# 0 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
# 22 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
# 1 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 1
# 24 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 1 3 4
# 61 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types.h" 1 3 4
# 27 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types.h" 1 3 4
# 32 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 1 3 4
# 649 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_symbol_aliasing.h" 1 3 4
# 650 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 2 3 4
# 715 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_posix_availability.h" 1 3 4
# 716 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/cdefs.h" 2 3 4
# 33 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_types.h" 1 3 4
# 32 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_types.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_types.h" 1 3 4
# 37 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_types.h" 3 4

# 37 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_types.h" 3 4
typedef signed char __int8_t;



typedef unsigned char __uint8_t;
typedef short __int16_t;
typedef unsigned short __uint16_t;
typedef int __int32_t;
typedef unsigned int __uint32_t;
typedef long long __int64_t;
typedef unsigned long long __uint64_t;

typedef long __darwin_intptr_t;
typedef unsigned int __darwin_natural_t;
# 70 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_types.h" 3 4
typedef int __darwin_ct_rune_t;





typedef union {
 char __mbstate8[128];
 long long _mbstateL;
} __mbstate_t;

typedef __mbstate_t __darwin_mbstate_t;


typedef long int __darwin_ptrdiff_t;







typedef long unsigned int __darwin_size_t;





typedef __builtin_va_list __darwin_va_list;





typedef int __darwin_wchar_t;




typedef __darwin_wchar_t __darwin_rune_t;


typedef int __darwin_wint_t;




typedef unsigned long __darwin_clock_t;
typedef __uint32_t __darwin_socklen_t;
typedef long __darwin_ssize_t;
typedef long __darwin_time_t;
# 33 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_types.h" 2 3 4
# 34 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types.h" 2 3 4
# 55 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types.h" 3 4
typedef __int64_t __darwin_blkcnt_t;
typedef __int32_t __darwin_blksize_t;
typedef __int32_t __darwin_dev_t;
typedef unsigned int __darwin_fsblkcnt_t;
typedef unsigned int __darwin_fsfilcnt_t;
typedef __uint32_t __darwin_gid_t;
typedef __uint32_t __darwin_id_t;
typedef __uint64_t __darwin_ino64_t;

typedef __darwin_ino64_t __darwin_ino_t;



typedef __darwin_natural_t __darwin_mach_port_name_t;
typedef __darwin_mach_port_name_t __darwin_mach_port_t;
typedef __uint16_t __darwin_mode_t;
typedef __int64_t __darwin_off_t;
typedef __int32_t __darwin_pid_t;
typedef __uint32_t __darwin_sigset_t;
typedef __int32_t __darwin_suseconds_t;
typedef __uint32_t __darwin_uid_t;
typedef __uint32_t __darwin_useconds_t;
typedef unsigned char __darwin_uuid_t[16];
typedef char __darwin_uuid_string_t[37];

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_pthread/_pthread_types.h" 1 3 4
# 57 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_pthread/_pthread_types.h" 3 4
struct __darwin_pthread_handler_rec {
 void (*__routine)(void *);
 void *__arg;
 struct __darwin_pthread_handler_rec *__next;
};

struct _opaque_pthread_attr_t {
 long __sig;
 char __opaque[56];
};

struct _opaque_pthread_cond_t {
 long __sig;
 char __opaque[40];
};

struct _opaque_pthread_condattr_t {
 long __sig;
 char __opaque[8];
};

struct _opaque_pthread_mutex_t {
 long __sig;
 char __opaque[56];
};

struct _opaque_pthread_mutexattr_t {
 long __sig;
 char __opaque[8];
};

struct _opaque_pthread_once_t {
 long __sig;
 char __opaque[8];
};

struct _opaque_pthread_rwlock_t {
 long __sig;
 char __opaque[192];
};

struct _opaque_pthread_rwlockattr_t {
 long __sig;
 char __opaque[16];
};

struct _opaque_pthread_t {
 long __sig;
 struct __darwin_pthread_handler_rec *__cleanup_stack;
 char __opaque[8176];
};

typedef struct _opaque_pthread_attr_t __darwin_pthread_attr_t;
typedef struct _opaque_pthread_cond_t __darwin_pthread_cond_t;
typedef struct _opaque_pthread_condattr_t __darwin_pthread_condattr_t;
typedef unsigned long __darwin_pthread_key_t;
typedef struct _opaque_pthread_mutex_t __darwin_pthread_mutex_t;
typedef struct _opaque_pthread_mutexattr_t __darwin_pthread_mutexattr_t;
typedef struct _opaque_pthread_once_t __darwin_pthread_once_t;
typedef struct _opaque_pthread_rwlock_t __darwin_pthread_rwlock_t;
typedef struct _opaque_pthread_rwlockattr_t __darwin_pthread_rwlockattr_t;
typedef struct _opaque_pthread_t *__darwin_pthread_t;
# 81 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types.h" 2 3 4
# 28 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types.h" 2 3 4
# 40 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types.h" 3 4
typedef int __darwin_nl_item;
typedef int __darwin_wctrans_t;

typedef __uint32_t __darwin_wctype_t;
# 62 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 2 3 4

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 1 3 4
# 135 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/AvailabilityVersions.h" 1 3 4
# 136 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 2 3 4
# 1 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/AvailabilityInternal.h" 1 3 4
# 137 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/Availability.h" 2 3 4
# 64 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_size_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_size_t.h" 3 4
typedef __darwin_size_t size_t;
# 65 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_null.h" 1 3 4
# 66 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 2 3 4




void *memchr(const void *__s, int __c, size_t __n);
int memcmp(const void *__s1, const void *__s2, size_t __n);
void *memcpy(void *__dst, const void *__src, size_t __n);
void *memmove(void *__dst, const void *__src, size_t __len);
void *memset(void *__b, int __c, size_t __len);
char *strcat(char *__s1, const char *__s2);
char *strchr(const char *__s, int __c);
int strcmp(const char *__s1, const char *__s2);
int strcoll(const char *__s1, const char *__s2);
char *strcpy(char *__dst, const char *__src);
size_t strcspn(const char *__s, const char *__charset);
char *strerror(int __errnum) __asm("_" "strerror" );
size_t strlen(const char *__s);
char *strncat(char *__s1, const char *__s2, size_t __n);
int strncmp(const char *__s1, const char *__s2, size_t __n);
char *strncpy(char *__dst, const char *__src, size_t __n);
char *strpbrk(const char *__s, const char *__charset);
char *strrchr(const char *__s, int __c);
size_t strspn(const char *__s, const char *__charset);
char *strstr(const char *__big, const char *__little);
char *strtok(char *__str, const char *__sep);
size_t strxfrm(char *__s1, const char *__s2, size_t __n);

# 103 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 3 4

char *strtok_r(char *__str, const char *__sep, char **__lasts);

# 115 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 3 4

int strerror_r(int __errnum, char *__strerrbuf, size_t __buflen);
char *strdup(const char *__s1);
void *memccpy(void *__dst, const void *__src, int __c, size_t __n);

# 129 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 3 4

char *stpcpy(char *__dst, const char *__src);
char *stpncpy(char *__dst, const char *__src, size_t __n) ;
char *strndup(const char *__s1, size_t __n) ;
size_t strnlen(const char *__s1, size_t __n) ;
char *strsignal(int __sig);






# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_rsize_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_rsize_t.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/types.h" 1 3 4
# 35 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/types.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 1 3 4
# 76 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int8_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int8_t.h" 3 4
typedef signed char int8_t;
# 77 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int16_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int16_t.h" 3 4
typedef short int16_t;
# 78 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int32_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int32_t.h" 3 4
typedef int int32_t;
# 79 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int64_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_int64_t.h" 3 4
typedef long long int64_t;
# 80 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int8_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int8_t.h" 3 4
typedef unsigned char u_int8_t;
# 82 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int16_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int16_t.h" 3 4
typedef unsigned short u_int16_t;
# 83 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int32_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int32_t.h" 3 4
typedef unsigned int u_int32_t;
# 84 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int64_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_u_int64_t.h" 3 4
typedef unsigned long long u_int64_t;
# 85 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4


typedef int64_t register_t;




# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_intptr_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_intptr_t.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/types.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_intptr_t.h" 2 3 4

typedef __darwin_intptr_t intptr_t;
# 93 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_uintptr_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_uintptr_t.h" 3 4
typedef unsigned long uintptr_t;
# 94 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/types.h" 2 3 4



typedef u_int64_t user_addr_t;
typedef u_int64_t user_size_t;
typedef int64_t user_ssize_t;
typedef int64_t user_long_t;
typedef u_int64_t user_ulong_t;
typedef int64_t user_time_t;
typedef int64_t user_off_t;







typedef u_int64_t syscall_arg_t;
# 36 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/types.h" 2 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_rsize_t.h" 2 3 4
typedef __darwin_size_t rsize_t;
# 142 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_errno_t.h" 1 3 4
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_errno_t.h" 3 4
typedef int errno_t;
# 143 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 2 3 4


errno_t memset_s(void *__s, rsize_t __smax, int __c, rsize_t __n) ;






# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ssize_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ssize_t.h" 3 4
typedef __darwin_ssize_t ssize_t;
# 153 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 2 3 4


void *memmem(const void *__big, size_t __big_len, const void *__little, size_t __little_len) ;
void memset_pattern4(void *__b, const void *__pattern4, size_t __len) ;
void memset_pattern8(void *__b, const void *__pattern8, size_t __len) ;
void memset_pattern16(void *__b, const void *__pattern16, size_t __len) ;

char *strcasestr(const char *__big, const char *__little);
char *strnstr(const char *__big, const char *__little, size_t __len);
size_t strlcat(char *__dst, const char *__source, size_t __size);
size_t strlcpy(char *__dst, const char *__source, size_t __size);
void strmode(int __mode, char *__bp);
char *strsep(char **__stringp, const char *__delim);


void swab(const void * restrict, void * restrict, ssize_t);



int timingsafe_bcmp(const void *__b1, const void *__b2, size_t __len);



int strsignal_r(int __sig, char *__strsignalbuf, size_t __buflen);







# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/strings.h" 1 3 4
# 67 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/strings.h" 3 4



int bcmp(const void *, const void *, size_t) ;
void bcopy(const void *, void *, size_t) ;
void bzero(void *, size_t) ;
char *index(const char *, int) ;
char *rindex(const char *, int) ;


int ffs(int);
int strcasecmp(const char *, const char *);
int strncasecmp(const char *, const char *, size_t);





int ffsl(long) ;
int ffsll(long long) ;
int fls(int) ;
int flsl(long) ;
int flsll(long long) ;


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 1 3 4
# 93 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/strings.h" 2 3 4




# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_strings.h" 1 3 4
# 33 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_strings.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_common.h" 1 3 4
# 34 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_strings.h" 2 3 4
# 98 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/strings.h" 2 3 4
# 185 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 2 3 4
# 194 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/secure/_string.h" 1 3 4
# 195 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/string.h" 2 3 4
# 25 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 2
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/assert.h" 1 3 4
# 75 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/assert.h" 3 4

void __assert_rtn(const char *, const char *, int, const char *) __attribute__((__noreturn__)) __attribute__((__cold__)) ;




# 26 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 2
# 1 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 1
# 25 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
# 1 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 1 3 4
# 35 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
# 1 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/ansidecl.h" 1 3 4
# 36 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 2 3 4
# 1 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/symcat.h" 1 3 4
# 37 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 2 3 4
# 62 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
typedef long long bfd_int64_t;
typedef unsigned long long bfd_uint64_t;
# 79 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
typedef struct bfd bfd;
# 91 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
typedef int bfd_boolean;
# 104 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
typedef unsigned long long bfd_vma;
typedef long long bfd_signed_vma;
typedef unsigned long long bfd_size_type;
typedef unsigned long long symvalue;
# 159 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
typedef long long file_ptr;
typedef unsigned long long ufile_ptr;

extern void bfd_sprintf_vma (bfd *, char *, bfd_vma);
extern void bfd_fprintf_vma (bfd *, void *, bfd_vma);




typedef unsigned int flagword;
typedef unsigned char bfd_byte;



typedef enum bfd_format
{
  bfd_unknown = 0,
  bfd_object,
  bfd_archive,
  bfd_core,
  bfd_type_end
}
bfd_format;
# 250 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
typedef unsigned long symindex;


typedef const struct reloc_howto_struct reloc_howto_type;
# 272 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
typedef struct carsym
{
  char *name;
  file_ptr file_offset;
}
carsym;



struct orl
{
  char **name;
  union
  {
    file_ptr pos;
    bfd *abfd;
  } u;
  int namidx;
};


typedef struct lineno_cache_entry
{
  unsigned int line_number;
  union
  {
    struct bfd_symbol *sym;
    bfd_vma offset;
  } u;
}
alent;






typedef struct bfd_section *sec_ptr;
# 334 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
typedef struct stat stat_type;

typedef enum bfd_print_symbol
{
  bfd_print_symbol_name,
  bfd_print_symbol_more,
  bfd_print_symbol_all
} bfd_print_symbol_type;



typedef struct _symbol_info
{
  symvalue value;
  char type;
  const char *name;
  unsigned char stab_type;
  char stab_other;
  short stab_desc;
  const char *stab_name;
} symbol_info;



extern const char *bfd_get_stab_name (int);






struct bfd_hash_entry
{

  struct bfd_hash_entry *next;

  const char *string;


  unsigned long hash;
};



struct bfd_hash_table
{

  struct bfd_hash_entry **table;

  unsigned int size;

  unsigned int entsize;







  struct bfd_hash_entry *(*newfunc)
    (struct bfd_hash_entry *, struct bfd_hash_table *, const char *);


  void *memory;
};


extern bfd_boolean bfd_hash_table_init
  (struct bfd_hash_table *,
   struct bfd_hash_entry *(*) (struct bfd_hash_entry *,
          struct bfd_hash_table *,
          const char *),
   unsigned int);


extern bfd_boolean bfd_hash_table_init_n
  (struct bfd_hash_table *,
   struct bfd_hash_entry *(*) (struct bfd_hash_entry *,
          struct bfd_hash_table *,
          const char *),
   unsigned int, unsigned int);


extern void bfd_hash_table_free
  (struct bfd_hash_table *);





extern struct bfd_hash_entry *bfd_hash_lookup
  (struct bfd_hash_table *, const char *, bfd_boolean create,
   bfd_boolean copy);


extern void bfd_hash_replace
  (struct bfd_hash_table *, struct bfd_hash_entry *old,
   struct bfd_hash_entry *nw);


extern struct bfd_hash_entry *bfd_hash_newfunc
  (struct bfd_hash_entry *, struct bfd_hash_table *, const char *);


extern void *bfd_hash_allocate
  (struct bfd_hash_table *, unsigned int);




extern void bfd_hash_traverse
  (struct bfd_hash_table *,
   bfd_boolean (*) (struct bfd_hash_entry *, void *),
   void *info);




extern void bfd_hash_set_default_size (bfd_size_type);




struct stab_info
{

  struct bfd_strtab_hash *strings;

  struct bfd_hash_table includes;

  struct bfd_section *stabstr;
};
# 474 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
extern bfd_size_type bfd_bread (void *, bfd_size_type, bfd *);
extern bfd_size_type bfd_bwrite (const void *, bfd_size_type, bfd *);
extern int bfd_seek (bfd *, file_ptr, int);
extern file_ptr bfd_tell (bfd *);
extern int bfd_flush (bfd *);
extern int bfd_stat (bfd *, struct stat *);
# 506 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
extern void warn_deprecated (const char *, const char *, int, const char *);
# 544 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
extern bfd_boolean bfd_cache_close
  (bfd *abfd);


extern bfd_boolean bfd_cache_close_all (void);

extern bfd_boolean bfd_record_phdr
  (bfd *, unsigned long, bfd_boolean, flagword, bfd_boolean, bfd_vma,
   bfd_boolean, bfd_boolean, unsigned int, struct bfd_section **);



bfd_uint64_t bfd_getb64 (const void *);
bfd_uint64_t bfd_getl64 (const void *);
bfd_int64_t bfd_getb_signed_64 (const void *);
bfd_int64_t bfd_getl_signed_64 (const void *);
bfd_signed_vma bfd_getb_signed_32 (const void *);
bfd_signed_vma bfd_getl_signed_32 (const void *);






bfd_signed_vma bfd_getb_signed_16 (const void *);
bfd_signed_vma bfd_getl_signed_16 (const void *);
void bfd_putb64 (bfd_uint64_t, void *);
void bfd_putl64 (bfd_uint64_t, void *);
void bfd_putb32 (bfd_vma, void *);
void bfd_putl32 (bfd_vma, void *);
void bfd_putb16 (bfd_vma, void *);
void bfd_putl16 (bfd_vma, void *);




static inline bfd_uint64_t
bfd_get_bits (const void *p, int bits, bfd_boolean big_p)
{
  const bfd_byte *addr = (const bfd_byte *) p;
  bfd_uint64_t data;
  int i;
  int bytes;

  if (bits % 8 != 0)
    return 0;

  data = 0;
  bytes = bits / 8;
  for (i = 0; i < bytes; i++)
    {
      int addr_index = big_p ? i : bytes - i - 1;

      data = (data << 8) | addr[addr_index];
    }

  return data;
}
void bfd_put_bits (bfd_uint64_t, void *, int, bfd_boolean);

extern bfd_boolean bfd_section_already_linked_table_init (void);
extern void bfd_section_already_linked_table_free (void);




struct ecoff_debug_info;
struct ecoff_debug_swap;
struct ecoff_extr;
struct bfd_symbol;
struct bfd_link_info;
struct bfd_link_hash_entry;
struct bfd_elf_version_tree;

extern bfd_vma bfd_ecoff_get_gp_value
  (bfd * abfd);
extern bfd_boolean bfd_ecoff_set_gp_value
  (bfd *abfd, bfd_vma gp_value);
extern bfd_boolean bfd_ecoff_set_regmasks
  (bfd *abfd, unsigned long gprmask, unsigned long fprmask,
   unsigned long *cprmask);
extern void *bfd_ecoff_debug_init
  (bfd *output_bfd, struct ecoff_debug_info *output_debug,
   const struct ecoff_debug_swap *output_swap, struct bfd_link_info *);
extern void bfd_ecoff_debug_free
  (void *handle, bfd *output_bfd, struct ecoff_debug_info *output_debug,
   const struct ecoff_debug_swap *output_swap, struct bfd_link_info *);
extern bfd_boolean bfd_ecoff_debug_accumulate
  (void *handle, bfd *output_bfd, struct ecoff_debug_info *output_debug,
   const struct ecoff_debug_swap *output_swap, bfd *input_bfd,
   struct ecoff_debug_info *input_debug,
   const struct ecoff_debug_swap *input_swap, struct bfd_link_info *);
extern bfd_boolean bfd_ecoff_debug_accumulate_other
  (void *handle, bfd *output_bfd, struct ecoff_debug_info *output_debug,
   const struct ecoff_debug_swap *output_swap, bfd *input_bfd,
   struct bfd_link_info *);
extern bfd_boolean bfd_ecoff_debug_externals
  (bfd *abfd, struct ecoff_debug_info *debug,
   const struct ecoff_debug_swap *swap, bfd_boolean relocatable,
   bfd_boolean (*get_extr) (struct bfd_symbol *, struct ecoff_extr *),
   void (*set_index) (struct bfd_symbol *, bfd_size_type));
extern bfd_boolean bfd_ecoff_debug_one_external
  (bfd *abfd, struct ecoff_debug_info *debug,
   const struct ecoff_debug_swap *swap, const char *name,
   struct ecoff_extr *esym);
extern bfd_size_type bfd_ecoff_debug_size
  (bfd *abfd, struct ecoff_debug_info *debug,
   const struct ecoff_debug_swap *swap);
extern bfd_boolean bfd_ecoff_write_debug
  (bfd *abfd, struct ecoff_debug_info *debug,
   const struct ecoff_debug_swap *swap, file_ptr where);
extern bfd_boolean bfd_ecoff_write_accumulated_debug
  (void *handle, bfd *abfd, struct ecoff_debug_info *debug,
   const struct ecoff_debug_swap *swap,
   struct bfd_link_info *info, file_ptr where);



struct bfd_link_needed_list
{
  struct bfd_link_needed_list *next;
  bfd *by;
  const char *name;
};

enum dynamic_lib_link_class {
  DYN_NORMAL = 0,
  DYN_AS_NEEDED = 1,
  DYN_DT_NEEDED = 2,
  DYN_NO_ADD_NEEDED = 4,
  DYN_NO_NEEDED = 8
};

extern bfd_boolean bfd_elf_record_link_assignment
  (bfd *, struct bfd_link_info *, const char *, bfd_boolean,
   bfd_boolean);
extern struct bfd_link_needed_list *bfd_elf_get_needed_list
  (bfd *, struct bfd_link_info *);
extern bfd_boolean bfd_elf_get_bfd_needed_list
  (bfd *, struct bfd_link_needed_list **);
extern bfd_boolean bfd_elf_size_dynamic_sections
  (bfd *, const char *, const char *, const char *, const char * const *,
   struct bfd_link_info *, struct bfd_section **,
   struct bfd_elf_version_tree *);
extern bfd_boolean bfd_elf_size_dynsym_hash_dynstr
  (bfd *, struct bfd_link_info *);
extern void bfd_elf_set_dt_needed_name
  (bfd *, const char *);
extern const char *bfd_elf_get_dt_soname
  (bfd *);
extern void bfd_elf_set_dyn_lib_class
  (bfd *, int);
extern int bfd_elf_get_dyn_lib_class
  (bfd *);
extern struct bfd_link_needed_list *bfd_elf_get_runpath_list
  (bfd *, struct bfd_link_info *);
extern bfd_boolean bfd_elf_discard_info
  (bfd *, struct bfd_link_info *);
extern unsigned int _bfd_elf_default_action_discarded
  (struct bfd_section *);




extern long bfd_get_elf_phdr_upper_bound
  (bfd *abfd);
# 718 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
extern int bfd_get_elf_phdrs
  (bfd *abfd, void *phdrs);
# 733 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
extern bfd *bfd_elf_bfd_from_remote_memory
  (bfd *templ, bfd_vma ehdr_vma, bfd_vma *loadbasep,
   int (*target_read_memory) (bfd_vma vma, bfd_byte *myaddr, int len));


extern int bfd_get_arch_size
  (bfd *);


extern int bfd_get_sign_extend_vma
  (bfd *);

extern struct bfd_section *_bfd_elf_tls_setup
  (bfd *, struct bfd_link_info *);

extern void _bfd_fix_excluded_sec_syms
  (bfd *, struct bfd_link_info *);

extern unsigned bfd_m68k_mach_to_features (int);

extern int bfd_m68k_features_to_mach (unsigned);

extern bfd_boolean bfd_m68k_elf32_create_embedded_relocs
  (bfd *, struct bfd_link_info *, struct bfd_section *, struct bfd_section *,
   char **);

extern bfd_boolean bfd_bfin_elf32_create_embedded_relocs
  (bfd *, struct bfd_link_info *, struct bfd_section *, struct bfd_section *,
   char **);



extern struct bfd_link_needed_list *bfd_sunos_get_needed_list
  (bfd *, struct bfd_link_info *);
extern bfd_boolean bfd_sunos_record_link_assignment
  (bfd *, struct bfd_link_info *, const char *);
extern bfd_boolean bfd_sunos_size_dynamic_sections
  (bfd *, struct bfd_link_info *, struct bfd_section **,
   struct bfd_section **, struct bfd_section **);



extern bfd_boolean bfd_i386linux_size_dynamic_sections
  (bfd *, struct bfd_link_info *);
extern bfd_boolean bfd_m68klinux_size_dynamic_sections
  (bfd *, struct bfd_link_info *);
extern bfd_boolean bfd_sparclinux_size_dynamic_sections
  (bfd *, struct bfd_link_info *);



struct _bfd_window_internal;
typedef struct _bfd_window_internal bfd_window_internal;

typedef struct _bfd_window
{

  void *data;
  bfd_size_type size;






  struct _bfd_window_internal *i;
}
bfd_window;

extern void bfd_init_window
  (bfd_window *);
extern void bfd_free_window
  (bfd_window *);
extern bfd_boolean bfd_get_file_window
  (bfd *, file_ptr, bfd_size_type, bfd_window *, bfd_boolean);



extern bfd_boolean bfd_xcoff_link_record_set
  (bfd *, struct bfd_link_info *, struct bfd_link_hash_entry *, bfd_size_type);
extern bfd_boolean bfd_xcoff_import_symbol
  (bfd *, struct bfd_link_info *, struct bfd_link_hash_entry *, bfd_vma,
   const char *, const char *, const char *, unsigned int);
extern bfd_boolean bfd_xcoff_export_symbol
  (bfd *, struct bfd_link_info *, struct bfd_link_hash_entry *);
extern bfd_boolean bfd_xcoff_link_count_reloc
  (bfd *, struct bfd_link_info *, const char *);
extern bfd_boolean bfd_xcoff_record_link_assignment
  (bfd *, struct bfd_link_info *, const char *);
extern bfd_boolean bfd_xcoff_size_dynamic_sections
  (bfd *, struct bfd_link_info *, const char *, const char *,
   unsigned long, unsigned long, unsigned long, bfd_boolean,
   int, bfd_boolean, bfd_boolean, struct bfd_section **, bfd_boolean);
extern bfd_boolean bfd_xcoff_link_generate_rtinit
  (bfd *, const char *, const char *, bfd_boolean);


extern bfd_boolean bfd_xcoff_ar_archive_set_magic
  (bfd *, char *);




struct internal_syment;
union internal_auxent;


extern bfd_boolean bfd_coff_get_syment
  (bfd *, struct bfd_symbol *, struct internal_syment *);

extern bfd_boolean bfd_coff_get_auxent
  (bfd *, struct bfd_symbol *, int, union internal_auxent *);

extern bfd_boolean bfd_coff_set_symbol_class
  (bfd *, struct bfd_symbol *, unsigned int);

extern bfd_boolean bfd_m68k_coff_create_embedded_relocs
  (bfd *, struct bfd_link_info *, struct bfd_section *, struct bfd_section *, char **);


extern bfd_boolean bfd_arm_allocate_interworking_sections
  (struct bfd_link_info *);

extern bfd_boolean bfd_arm_process_before_allocation
  (bfd *, struct bfd_link_info *, int);

extern bfd_boolean bfd_arm_get_bfd_for_interworking
  (bfd *, struct bfd_link_info *);


extern bfd_boolean bfd_arm_pe_allocate_interworking_sections
  (struct bfd_link_info *);

extern bfd_boolean bfd_arm_pe_process_before_allocation
  (bfd *, struct bfd_link_info *, int);

extern bfd_boolean bfd_arm_pe_get_bfd_for_interworking
  (bfd *, struct bfd_link_info *);


extern bfd_boolean bfd_elf32_arm_allocate_interworking_sections
  (struct bfd_link_info *);

extern bfd_boolean bfd_elf32_arm_process_before_allocation
  (bfd *, struct bfd_link_info *, int);

void bfd_elf32_arm_set_target_relocs
  (struct bfd_link_info *, int, char *, int, int);

extern bfd_boolean bfd_elf32_arm_get_bfd_for_interworking
  (bfd *, struct bfd_link_info *);

extern bfd_boolean bfd_elf32_arm_add_glue_sections_to_bfd
  (bfd *, struct bfd_link_info *);


extern bfd_boolean bfd_is_arm_mapping_symbol_name
  (const char * name);


extern bfd_boolean bfd_arm_merge_machines
  (bfd *, bfd *);

extern bfd_boolean bfd_arm_update_notes
  (bfd *, const char *);

extern unsigned int bfd_arm_get_mach_from_notes
  (bfd *, const char *);


extern void bfd_ticoff_set_section_load_page
  (struct bfd_section *, int);

extern int bfd_ticoff_get_section_load_page
  (struct bfd_section *);


extern bfd_vma bfd_h8300_pad_address
  (bfd *, bfd_vma);


extern void bfd_elf32_ia64_after_parse
  (int);

extern void bfd_elf64_ia64_after_parse
  (int);






struct coff_comdat_info
{

  const char *name;





  long symbol;
};

extern struct coff_comdat_info *bfd_coff_get_comdat_section
  (bfd *, struct bfd_section *);


void bfd_init (void);


bfd *bfd_fopen (const char *filename, const char *target,
    const char *mode, int fd);

bfd *bfd_openr (const char *filename, const char *target);

bfd *bfd_fdopenr (const char *filename, const char *target, int fd);

bfd *bfd_openstreamr (const char *, const char *, void *);

bfd *bfd_openr_iovec (const char *filename, const char *target,
    void *(*open) (struct bfd *nbfd,
    void *open_closure),
    void *open_closure,
    file_ptr (*pread) (struct bfd *nbfd,
    void *stream,
    void *buf,
    file_ptr nbytes,
    file_ptr offset),
    int (*close) (struct bfd *nbfd,
    void *stream));

bfd *bfd_openw (const char *filename, const char *target);

bfd_boolean bfd_close (bfd *abfd);

bfd_boolean bfd_close_all_done (bfd *);

bfd *bfd_create (const char *filename, bfd *templ);

bfd_boolean bfd_make_writable (bfd *abfd);

bfd_boolean bfd_make_readable (bfd *abfd);

unsigned long bfd_calc_gnu_debuglink_crc32
   (unsigned long crc, const unsigned char *buf, bfd_size_type len);

char *bfd_follow_gnu_debuglink (bfd *abfd, const char *dir);

struct bfd_section *bfd_create_gnu_debuglink_section
   (bfd *abfd, const char *filename);

bfd_boolean bfd_fill_in_gnu_debuglink_section
   (bfd *abfd, struct bfd_section *sect, const char *filename);
# 1102 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
long bfd_get_mtime (bfd *abfd);

long bfd_get_size (bfd *abfd);



typedef struct bfd_section
{


  const char *name;


  int id;


  int index;


  struct bfd_section *next;


  struct bfd_section *prev;




  flagword flags;
# 1304 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  unsigned int user_set_vma : 1;


  unsigned int linker_mark : 1;



  unsigned int linker_has_input : 1;


  unsigned int gc_mark : 1;
  unsigned int gc_mark_from_eh : 1;




  unsigned int segment_mark : 1;


  unsigned int sec_info_type:3;







  unsigned int use_rela_p:1;





  unsigned int has_tls_reloc:1;


  unsigned int has_gp_reloc:1;


  unsigned int need_finalize_relax:1;


  unsigned int reloc_done : 1;
# 1356 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_vma vma;




  bfd_vma lma;




  bfd_size_type size;
# 1376 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_size_type rawsize;
# 1385 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_vma output_offset;


  struct bfd_section *output_section;



  unsigned int alignment_power;



  struct reloc_cache_entry *relocation;



  struct reloc_cache_entry **orelocation;


  unsigned reloc_count;





  file_ptr filepos;


  file_ptr rel_filepos;


  file_ptr line_filepos;


  void *userdata;



  unsigned char *contents;


  alent *lineno;


  unsigned int lineno_count;


  unsigned int entsize;



  struct bfd_section *kept_section;



  file_ptr moving_line_filepos;


  int target_index;

  void *used_by_bfd;



  struct relent_chain *constructor_chain;


  bfd *owner;


  struct bfd_symbol *symbol;
  struct bfd_symbol **symbol_ptr_ptr;





  union {
    struct bfd_link_order *link_order;
    struct bfd_section *s;
  } map_head, map_tail;
} asection;
# 1478 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
extern asection bfd_abs_section;



extern asection bfd_und_section;



extern asection bfd_com_section;


extern asection bfd_ind_section;
# 1499 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
extern const struct bfd_symbol * const bfd_abs_symbol;
extern const struct bfd_symbol * const bfd_com_symbol;
extern const struct bfd_symbol * const bfd_und_symbol;
extern const struct bfd_symbol * const bfd_ind_symbol;
# 1635 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
void bfd_section_list_clear (bfd *);

asection *bfd_get_section_by_name (bfd *abfd, const char *name);

asection *bfd_get_section_by_name_if
   (bfd *abfd,
    const char *name,
    bfd_boolean (*func) (bfd *abfd, asection *sect, void *obj),
    void *obj);

char *bfd_get_unique_section_name
   (bfd *abfd, const char *templat, int *count);

asection *bfd_make_section_old_way (bfd *abfd, const char *name);

asection *bfd_make_section_anyway_with_flags
   (bfd *abfd, const char *name, flagword flags);

asection *bfd_make_section_anyway (bfd *abfd, const char *name);

asection *bfd_make_section_with_flags
   (bfd *, const char *name, flagword flags);

asection *bfd_make_section (bfd *, const char *name);

bfd_boolean bfd_set_section_flags
   (bfd *abfd, asection *sec, flagword flags);

void bfd_map_over_sections
   (bfd *abfd,
    void (*func) (bfd *abfd, asection *sect, void *obj),
    void *obj);

asection *bfd_sections_find_if
   (bfd *abfd,
    bfd_boolean (*operation) (bfd *abfd, asection *sect, void *obj),
    void *obj);

bfd_boolean bfd_set_section_size
   (bfd *abfd, asection *sec, bfd_size_type val);

bfd_boolean bfd_set_section_contents
   (bfd *abfd, asection *section, const void *data,
    file_ptr offset, bfd_size_type count);

bfd_boolean bfd_get_section_contents
   (bfd *abfd, asection *section, void *location, file_ptr offset,
    bfd_size_type count);

bfd_boolean bfd_malloc_and_get_section
   (bfd *abfd, asection *section, bfd_byte **buf);

bfd_boolean bfd_copy_private_section_data
   (bfd *ibfd, asection *isec, bfd *obfd, asection *osec);




bfd_boolean bfd_generic_is_group_section (bfd *, const asection *sec);

bfd_boolean bfd_generic_discard_group (bfd *abfd, asection *group);


enum bfd_architecture
{
  bfd_arch_unknown,
  bfd_arch_obscure,
  bfd_arch_m68k,
# 1727 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_arch_vax,
  bfd_arch_i960,
# 1746 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_arch_or32,

  bfd_arch_sparc,
# 1767 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_arch_mips,
# 1816 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_arch_i386,





  bfd_arch_we32k,
  bfd_arch_tahoe,
  bfd_arch_i860,
  bfd_arch_i370,
  bfd_arch_romp,
  bfd_arch_convex,
  bfd_arch_m88k,
  bfd_arch_m98k,
  bfd_arch_pyramid,
  bfd_arch_h8300,







  bfd_arch_pdp11,
  bfd_arch_powerpc,
# 1861 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_arch_rs6000,




  bfd_arch_hppa,




  bfd_arch_d10v,



  bfd_arch_d30v,
  bfd_arch_dlx,
  bfd_arch_m68hc11,
  bfd_arch_m68hc12,



  bfd_arch_z8k,


  bfd_arch_h8500,
  bfd_arch_sh,
# 1908 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_arch_alpha,



  bfd_arch_arm,
# 1927 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_arch_ns32k,
  bfd_arch_w65,
  bfd_arch_tic30,
  bfd_arch_tic4x,


  bfd_arch_tic54x,
  bfd_arch_tic80,
  bfd_arch_v850,



  bfd_arch_arc,




 bfd_arch_m32c,


  bfd_arch_m32r,



  bfd_arch_mn10200,
  bfd_arch_mn10300,



  bfd_arch_fr30,

  bfd_arch_frv,
# 1967 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_arch_mcore,
  bfd_arch_ia64,


  bfd_arch_ip2k,


 bfd_arch_iq2000,


  bfd_arch_mt,



  bfd_arch_pj,
  bfd_arch_avr,






  bfd_arch_bfin,

  bfd_arch_cr16c,

  bfd_arch_crx,

  bfd_arch_cris,



  bfd_arch_s390,


  bfd_arch_openrisc,
  bfd_arch_mmix,
  bfd_arch_xstormy16,

  bfd_arch_msp430,
# 2022 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_arch_xc16x,



  bfd_arch_xtensa,

  bfd_arch_tricore,

   bfd_arch_maxq,


  bfd_arch_z80,




  bfd_arch_last
  };

typedef struct bfd_arch_info
{
  int bits_per_word;
  int bits_per_address;
  int bits_per_byte;
  enum bfd_architecture arch;
  unsigned long mach;
  const char *arch_name;
  const char *printable_name;
  unsigned int section_align_power;



  bfd_boolean the_default;
  const struct bfd_arch_info * (*compatible)
    (const struct bfd_arch_info *a, const struct bfd_arch_info *b);

  bfd_boolean (*scan) (const struct bfd_arch_info *, const char *);

  const struct bfd_arch_info *next;
}
bfd_arch_info_type;

const char *bfd_printable_name (bfd *abfd);

const bfd_arch_info_type *bfd_scan_arch (const char *string);

const char **bfd_arch_list (void);

const bfd_arch_info_type *bfd_arch_get_compatible
   (const bfd *abfd, const bfd *bbfd, bfd_boolean accept_unknowns);

void bfd_set_arch_info (bfd *abfd, const bfd_arch_info_type *arg);

enum bfd_architecture bfd_get_arch (bfd *abfd);

unsigned long bfd_get_mach (bfd *abfd);

unsigned int bfd_arch_bits_per_byte (bfd *abfd);

unsigned int bfd_arch_bits_per_address (bfd *abfd);

const bfd_arch_info_type *bfd_get_arch_info (bfd *abfd);

const bfd_arch_info_type *bfd_lookup_arch
   (enum bfd_architecture arch, unsigned long machine);

const char *bfd_printable_arch_mach
   (enum bfd_architecture arch, unsigned long machine);

unsigned int bfd_octets_per_byte (bfd *abfd);

unsigned int bfd_arch_mach_octets_per_byte
   (enum bfd_architecture arch, unsigned long machine);


typedef enum bfd_reloc_status
{

  bfd_reloc_ok,


  bfd_reloc_overflow,


  bfd_reloc_outofrange,


  bfd_reloc_continue,


  bfd_reloc_notsupported,


  bfd_reloc_other,


  bfd_reloc_undefined,





  bfd_reloc_dangerous
 }
 bfd_reloc_status_type;


typedef struct reloc_cache_entry
{

  struct bfd_symbol **sym_ptr_ptr;


  bfd_size_type address;


  bfd_vma addend;


  reloc_howto_type *howto;

}
arelent;

enum complain_overflow
{

  complain_overflow_dont,




  complain_overflow_bitfield,



  complain_overflow_signed,



  complain_overflow_unsigned
};

struct reloc_howto_struct
{






  unsigned int type;



  unsigned int rightshift;




  int size;



  unsigned int bitsize;





  bfd_boolean pc_relative;



  unsigned int bitpos;



  enum complain_overflow complain_on_overflow;





  bfd_reloc_status_type (*special_function)
    (bfd *, arelent *, struct bfd_symbol *, void *, asection *,
     bfd *, char **);


  char *name;
# 2228 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_boolean partial_inplace;
# 2238 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_vma src_mask;



  bfd_vma dst_mask;







  bfd_boolean pcrel_offset;
};
# 2278 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
unsigned int bfd_get_reloc_size (reloc_howto_type *);

typedef struct relent_chain
{
  arelent relent;
  struct relent_chain *next;
}
arelent_chain;

bfd_reloc_status_type bfd_check_overflow
   (enum complain_overflow how,
    unsigned int bitsize,
    unsigned int rightshift,
    unsigned int addrsize,
    bfd_vma relocation);

bfd_reloc_status_type bfd_perform_relocation
   (bfd *abfd,
    arelent *reloc_entry,
    void *data,
    asection *input_section,
    bfd *output_bfd,
    char **error_message);

bfd_reloc_status_type bfd_install_relocation
   (bfd *abfd,
    arelent *reloc_entry,
    void *data, bfd_vma data_start,
    asection *input_section,
    char **error_message);

enum bfd_reloc_code_real {
  _dummy_first_bfd_reloc_code_real,



  BFD_RELOC_64,
  BFD_RELOC_32,
  BFD_RELOC_26,
  BFD_RELOC_24,
  BFD_RELOC_16,
  BFD_RELOC_14,
  BFD_RELOC_8,






  BFD_RELOC_64_PCREL,
  BFD_RELOC_32_PCREL,
  BFD_RELOC_24_PCREL,
  BFD_RELOC_16_PCREL,
  BFD_RELOC_12_PCREL,
  BFD_RELOC_8_PCREL,


  BFD_RELOC_32_SECREL,


  BFD_RELOC_32_GOT_PCREL,
  BFD_RELOC_16_GOT_PCREL,
  BFD_RELOC_8_GOT_PCREL,
  BFD_RELOC_32_GOTOFF,
  BFD_RELOC_16_GOTOFF,
  BFD_RELOC_LO16_GOTOFF,
  BFD_RELOC_HI16_GOTOFF,
  BFD_RELOC_HI16_S_GOTOFF,
  BFD_RELOC_8_GOTOFF,
  BFD_RELOC_64_PLT_PCREL,
  BFD_RELOC_32_PLT_PCREL,
  BFD_RELOC_24_PLT_PCREL,
  BFD_RELOC_16_PLT_PCREL,
  BFD_RELOC_8_PLT_PCREL,
  BFD_RELOC_64_PLTOFF,
  BFD_RELOC_32_PLTOFF,
  BFD_RELOC_16_PLTOFF,
  BFD_RELOC_LO16_PLTOFF,
  BFD_RELOC_HI16_PLTOFF,
  BFD_RELOC_HI16_S_PLTOFF,
  BFD_RELOC_8_PLTOFF,


  BFD_RELOC_68K_GLOB_DAT,
  BFD_RELOC_68K_JMP_SLOT,
  BFD_RELOC_68K_RELATIVE,


  BFD_RELOC_32_BASEREL,
  BFD_RELOC_16_BASEREL,
  BFD_RELOC_LO16_BASEREL,
  BFD_RELOC_HI16_BASEREL,
  BFD_RELOC_HI16_S_BASEREL,
  BFD_RELOC_8_BASEREL,
  BFD_RELOC_RVA,


  BFD_RELOC_8_FFnn,







  BFD_RELOC_32_PCREL_S2,
  BFD_RELOC_16_PCREL_S2,
  BFD_RELOC_23_PCREL_S2,



  BFD_RELOC_HI22,
  BFD_RELOC_LO10,





  BFD_RELOC_GPREL16,
  BFD_RELOC_GPREL32,


  BFD_RELOC_I960_CALLJ,



  BFD_RELOC_NONE,
  BFD_RELOC_SPARC_WDISP22,
  BFD_RELOC_SPARC22,
  BFD_RELOC_SPARC13,
  BFD_RELOC_SPARC_GOT10,
  BFD_RELOC_SPARC_GOT13,
  BFD_RELOC_SPARC_GOT22,
  BFD_RELOC_SPARC_PC10,
  BFD_RELOC_SPARC_PC22,
  BFD_RELOC_SPARC_WPLT30,
  BFD_RELOC_SPARC_COPY,
  BFD_RELOC_SPARC_GLOB_DAT,
  BFD_RELOC_SPARC_JMP_SLOT,
  BFD_RELOC_SPARC_RELATIVE,
  BFD_RELOC_SPARC_UA16,
  BFD_RELOC_SPARC_UA32,
  BFD_RELOC_SPARC_UA64,


  BFD_RELOC_SPARC_BASE13,
  BFD_RELOC_SPARC_BASE22,



  BFD_RELOC_SPARC_10,
  BFD_RELOC_SPARC_11,
  BFD_RELOC_SPARC_OLO10,
  BFD_RELOC_SPARC_HH22,
  BFD_RELOC_SPARC_HM10,
  BFD_RELOC_SPARC_LM22,
  BFD_RELOC_SPARC_PC_HH22,
  BFD_RELOC_SPARC_PC_HM10,
  BFD_RELOC_SPARC_PC_LM22,
  BFD_RELOC_SPARC_WDISP16,
  BFD_RELOC_SPARC_WDISP19,
  BFD_RELOC_SPARC_7,
  BFD_RELOC_SPARC_6,
  BFD_RELOC_SPARC_5,

  BFD_RELOC_SPARC_PLT32,
  BFD_RELOC_SPARC_PLT64,
  BFD_RELOC_SPARC_HIX22,
  BFD_RELOC_SPARC_LOX10,
  BFD_RELOC_SPARC_H44,
  BFD_RELOC_SPARC_M44,
  BFD_RELOC_SPARC_L44,
  BFD_RELOC_SPARC_REGISTER,


  BFD_RELOC_SPARC_REV32,


  BFD_RELOC_SPARC_TLS_GD_HI22,
  BFD_RELOC_SPARC_TLS_GD_LO10,
  BFD_RELOC_SPARC_TLS_GD_ADD,
  BFD_RELOC_SPARC_TLS_GD_CALL,
  BFD_RELOC_SPARC_TLS_LDM_HI22,
  BFD_RELOC_SPARC_TLS_LDM_LO10,
  BFD_RELOC_SPARC_TLS_LDM_ADD,
  BFD_RELOC_SPARC_TLS_LDM_CALL,
  BFD_RELOC_SPARC_TLS_LDO_HIX22,
  BFD_RELOC_SPARC_TLS_LDO_LOX10,
  BFD_RELOC_SPARC_TLS_LDO_ADD,
  BFD_RELOC_SPARC_TLS_IE_HI22,
  BFD_RELOC_SPARC_TLS_IE_LO10,
  BFD_RELOC_SPARC_TLS_IE_LD,
  BFD_RELOC_SPARC_TLS_IE_LDX,
  BFD_RELOC_SPARC_TLS_IE_ADD,
  BFD_RELOC_SPARC_TLS_LE_HIX22,
  BFD_RELOC_SPARC_TLS_LE_LOX10,
  BFD_RELOC_SPARC_TLS_DTPMOD32,
  BFD_RELOC_SPARC_TLS_DTPMOD64,
  BFD_RELOC_SPARC_TLS_DTPOFF32,
  BFD_RELOC_SPARC_TLS_DTPOFF64,
  BFD_RELOC_SPARC_TLS_TPOFF32,
  BFD_RELOC_SPARC_TLS_TPOFF64,







  BFD_RELOC_ALPHA_GPDISP_HI16,





  BFD_RELOC_ALPHA_GPDISP_LO16,




  BFD_RELOC_ALPHA_GPDISP,
# 2523 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  BFD_RELOC_ALPHA_LITERAL,
  BFD_RELOC_ALPHA_ELF_LITERAL,
  BFD_RELOC_ALPHA_LITUSE,




  BFD_RELOC_ALPHA_HINT,



  BFD_RELOC_ALPHA_LINKAGE,



  BFD_RELOC_ALPHA_CODEADDR,



  BFD_RELOC_ALPHA_GPREL_HI16,
  BFD_RELOC_ALPHA_GPREL_LO16,




  BFD_RELOC_ALPHA_BRSGP,


  BFD_RELOC_ALPHA_TLSGD,
  BFD_RELOC_ALPHA_TLSLDM,
  BFD_RELOC_ALPHA_DTPMOD64,
  BFD_RELOC_ALPHA_GOTDTPREL16,
  BFD_RELOC_ALPHA_DTPREL64,
  BFD_RELOC_ALPHA_DTPREL_HI16,
  BFD_RELOC_ALPHA_DTPREL_LO16,
  BFD_RELOC_ALPHA_DTPREL16,
  BFD_RELOC_ALPHA_GOTTPREL16,
  BFD_RELOC_ALPHA_TPREL64,
  BFD_RELOC_ALPHA_TPREL_HI16,
  BFD_RELOC_ALPHA_TPREL_LO16,
  BFD_RELOC_ALPHA_TPREL16,



  BFD_RELOC_MIPS_JMP,


  BFD_RELOC_MIPS16_JMP,


  BFD_RELOC_MIPS16_GPREL,


  BFD_RELOC_HI16,





  BFD_RELOC_HI16_S,


  BFD_RELOC_LO16,


  BFD_RELOC_HI16_PCREL,


  BFD_RELOC_HI16_S_PCREL,


  BFD_RELOC_LO16_PCREL,


  BFD_RELOC_MIPS16_HI16,





  BFD_RELOC_MIPS16_HI16_S,


  BFD_RELOC_MIPS16_LO16,


  BFD_RELOC_MIPS_LITERAL,


  BFD_RELOC_MIPS_GOT16,
  BFD_RELOC_MIPS_CALL16,
  BFD_RELOC_MIPS_GOT_HI16,
  BFD_RELOC_MIPS_GOT_LO16,
  BFD_RELOC_MIPS_CALL_HI16,
  BFD_RELOC_MIPS_CALL_LO16,
  BFD_RELOC_MIPS_SUB,
  BFD_RELOC_MIPS_GOT_PAGE,
  BFD_RELOC_MIPS_GOT_OFST,
  BFD_RELOC_MIPS_GOT_DISP,
  BFD_RELOC_MIPS_SHIFT5,
  BFD_RELOC_MIPS_SHIFT6,
  BFD_RELOC_MIPS_INSERT_A,
  BFD_RELOC_MIPS_INSERT_B,
  BFD_RELOC_MIPS_DELETE,
  BFD_RELOC_MIPS_HIGHEST,
  BFD_RELOC_MIPS_HIGHER,
  BFD_RELOC_MIPS_SCN_DISP,
  BFD_RELOC_MIPS_REL16,
  BFD_RELOC_MIPS_RELGOT,
  BFD_RELOC_MIPS_JALR,
  BFD_RELOC_MIPS_TLS_DTPMOD32,
  BFD_RELOC_MIPS_TLS_DTPREL32,
  BFD_RELOC_MIPS_TLS_DTPMOD64,
  BFD_RELOC_MIPS_TLS_DTPREL64,
  BFD_RELOC_MIPS_TLS_GD,
  BFD_RELOC_MIPS_TLS_LDM,
  BFD_RELOC_MIPS_TLS_DTPREL_HI16,
  BFD_RELOC_MIPS_TLS_DTPREL_LO16,
  BFD_RELOC_MIPS_TLS_GOTTPREL,
  BFD_RELOC_MIPS_TLS_TPREL32,
  BFD_RELOC_MIPS_TLS_TPREL64,
  BFD_RELOC_MIPS_TLS_TPREL_HI16,
  BFD_RELOC_MIPS_TLS_TPREL_LO16,



  BFD_RELOC_MIPS_COPY,
  BFD_RELOC_MIPS_JUMP_SLOT,



  BFD_RELOC_FRV_LABEL16,
  BFD_RELOC_FRV_LABEL24,
  BFD_RELOC_FRV_LO16,
  BFD_RELOC_FRV_HI16,
  BFD_RELOC_FRV_GPREL12,
  BFD_RELOC_FRV_GPRELU12,
  BFD_RELOC_FRV_GPREL32,
  BFD_RELOC_FRV_GPRELHI,
  BFD_RELOC_FRV_GPRELLO,
  BFD_RELOC_FRV_GOT12,
  BFD_RELOC_FRV_GOTHI,
  BFD_RELOC_FRV_GOTLO,
  BFD_RELOC_FRV_FUNCDESC,
  BFD_RELOC_FRV_FUNCDESC_GOT12,
  BFD_RELOC_FRV_FUNCDESC_GOTHI,
  BFD_RELOC_FRV_FUNCDESC_GOTLO,
  BFD_RELOC_FRV_FUNCDESC_VALUE,
  BFD_RELOC_FRV_FUNCDESC_GOTOFF12,
  BFD_RELOC_FRV_FUNCDESC_GOTOFFHI,
  BFD_RELOC_FRV_FUNCDESC_GOTOFFLO,
  BFD_RELOC_FRV_GOTOFF12,
  BFD_RELOC_FRV_GOTOFFHI,
  BFD_RELOC_FRV_GOTOFFLO,
  BFD_RELOC_FRV_GETTLSOFF,
  BFD_RELOC_FRV_TLSDESC_VALUE,
  BFD_RELOC_FRV_GOTTLSDESC12,
  BFD_RELOC_FRV_GOTTLSDESCHI,
  BFD_RELOC_FRV_GOTTLSDESCLO,
  BFD_RELOC_FRV_TLSMOFF12,
  BFD_RELOC_FRV_TLSMOFFHI,
  BFD_RELOC_FRV_TLSMOFFLO,
  BFD_RELOC_FRV_GOTTLSOFF12,
  BFD_RELOC_FRV_GOTTLSOFFHI,
  BFD_RELOC_FRV_GOTTLSOFFLO,
  BFD_RELOC_FRV_TLSOFF,
  BFD_RELOC_FRV_TLSDESC_RELAX,
  BFD_RELOC_FRV_GETTLSOFF_RELAX,
  BFD_RELOC_FRV_TLSOFF_RELAX,
  BFD_RELOC_FRV_TLSMOFF,



  BFD_RELOC_MN10300_GOTOFF24,



  BFD_RELOC_MN10300_GOT32,



  BFD_RELOC_MN10300_GOT24,



  BFD_RELOC_MN10300_GOT16,


  BFD_RELOC_MN10300_COPY,


  BFD_RELOC_MN10300_GLOB_DAT,


  BFD_RELOC_MN10300_JMP_SLOT,


  BFD_RELOC_MN10300_RELATIVE,



  BFD_RELOC_386_GOT32,
  BFD_RELOC_386_PLT32,
  BFD_RELOC_386_COPY,
  BFD_RELOC_386_GLOB_DAT,
  BFD_RELOC_386_JUMP_SLOT,
  BFD_RELOC_386_RELATIVE,
  BFD_RELOC_386_GOTOFF,
  BFD_RELOC_386_GOTPC,
  BFD_RELOC_386_TLS_TPOFF,
  BFD_RELOC_386_TLS_IE,
  BFD_RELOC_386_TLS_GOTIE,
  BFD_RELOC_386_TLS_LE,
  BFD_RELOC_386_TLS_GD,
  BFD_RELOC_386_TLS_LDM,
  BFD_RELOC_386_TLS_LDO_32,
  BFD_RELOC_386_TLS_IE_32,
  BFD_RELOC_386_TLS_LE_32,
  BFD_RELOC_386_TLS_DTPMOD32,
  BFD_RELOC_386_TLS_DTPOFF32,
  BFD_RELOC_386_TLS_TPOFF32,
  BFD_RELOC_386_TLS_GOTDESC,
  BFD_RELOC_386_TLS_DESC_CALL,
  BFD_RELOC_386_TLS_DESC,


  BFD_RELOC_X86_64_GOT32,
  BFD_RELOC_X86_64_PLT32,
  BFD_RELOC_X86_64_COPY,
  BFD_RELOC_X86_64_GLOB_DAT,
  BFD_RELOC_X86_64_JUMP_SLOT,
  BFD_RELOC_X86_64_RELATIVE,
  BFD_RELOC_X86_64_GOTPCREL,
  BFD_RELOC_X86_64_32S,
  BFD_RELOC_X86_64_DTPMOD64,
  BFD_RELOC_X86_64_DTPOFF64,
  BFD_RELOC_X86_64_TPOFF64,
  BFD_RELOC_X86_64_TLSGD,
  BFD_RELOC_X86_64_TLSLD,
  BFD_RELOC_X86_64_DTPOFF32,
  BFD_RELOC_X86_64_GOTTPOFF,
  BFD_RELOC_X86_64_TPOFF32,
  BFD_RELOC_X86_64_GOTOFF64,
  BFD_RELOC_X86_64_GOTPC32,
  BFD_RELOC_X86_64_GOT64,
  BFD_RELOC_X86_64_GOTPCREL64,
  BFD_RELOC_X86_64_GOTPC64,
  BFD_RELOC_X86_64_GOTPLT64,
  BFD_RELOC_X86_64_PLTOFF64,
  BFD_RELOC_X86_64_GOTPC32_TLSDESC,
  BFD_RELOC_X86_64_TLSDESC_CALL,
  BFD_RELOC_X86_64_TLSDESC,


  BFD_RELOC_NS32K_IMM_8,
  BFD_RELOC_NS32K_IMM_16,
  BFD_RELOC_NS32K_IMM_32,
  BFD_RELOC_NS32K_IMM_8_PCREL,
  BFD_RELOC_NS32K_IMM_16_PCREL,
  BFD_RELOC_NS32K_IMM_32_PCREL,
  BFD_RELOC_NS32K_DISP_8,
  BFD_RELOC_NS32K_DISP_16,
  BFD_RELOC_NS32K_DISP_32,
  BFD_RELOC_NS32K_DISP_8_PCREL,
  BFD_RELOC_NS32K_DISP_16_PCREL,
  BFD_RELOC_NS32K_DISP_32_PCREL,


  BFD_RELOC_PDP11_DISP_8_PCREL,
  BFD_RELOC_PDP11_DISP_6_PCREL,


  BFD_RELOC_PJ_CODE_HI16,
  BFD_RELOC_PJ_CODE_LO16,
  BFD_RELOC_PJ_CODE_DIR16,
  BFD_RELOC_PJ_CODE_DIR32,
  BFD_RELOC_PJ_CODE_REL16,
  BFD_RELOC_PJ_CODE_REL32,


  BFD_RELOC_PPC_B26,
  BFD_RELOC_PPC_BA26,
  BFD_RELOC_PPC_TOC16,
  BFD_RELOC_PPC_B16,
  BFD_RELOC_PPC_B16_BRTAKEN,
  BFD_RELOC_PPC_B16_BRNTAKEN,
  BFD_RELOC_PPC_BA16,
  BFD_RELOC_PPC_BA16_BRTAKEN,
  BFD_RELOC_PPC_BA16_BRNTAKEN,
  BFD_RELOC_PPC_COPY,
  BFD_RELOC_PPC_GLOB_DAT,
  BFD_RELOC_PPC_JMP_SLOT,
  BFD_RELOC_PPC_RELATIVE,
  BFD_RELOC_PPC_LOCAL24PC,
  BFD_RELOC_PPC_EMB_NADDR32,
  BFD_RELOC_PPC_EMB_NADDR16,
  BFD_RELOC_PPC_EMB_NADDR16_LO,
  BFD_RELOC_PPC_EMB_NADDR16_HI,
  BFD_RELOC_PPC_EMB_NADDR16_HA,
  BFD_RELOC_PPC_EMB_SDAI16,
  BFD_RELOC_PPC_EMB_SDA2I16,
  BFD_RELOC_PPC_EMB_SDA2REL,
  BFD_RELOC_PPC_EMB_SDA21,
  BFD_RELOC_PPC_EMB_MRKREF,
  BFD_RELOC_PPC_EMB_RELSEC16,
  BFD_RELOC_PPC_EMB_RELST_LO,
  BFD_RELOC_PPC_EMB_RELST_HI,
  BFD_RELOC_PPC_EMB_RELST_HA,
  BFD_RELOC_PPC_EMB_BIT_FLD,
  BFD_RELOC_PPC_EMB_RELSDA,
  BFD_RELOC_PPC64_HIGHER,
  BFD_RELOC_PPC64_HIGHER_S,
  BFD_RELOC_PPC64_HIGHEST,
  BFD_RELOC_PPC64_HIGHEST_S,
  BFD_RELOC_PPC64_TOC16_LO,
  BFD_RELOC_PPC64_TOC16_HI,
  BFD_RELOC_PPC64_TOC16_HA,
  BFD_RELOC_PPC64_TOC,
  BFD_RELOC_PPC64_PLTGOT16,
  BFD_RELOC_PPC64_PLTGOT16_LO,
  BFD_RELOC_PPC64_PLTGOT16_HI,
  BFD_RELOC_PPC64_PLTGOT16_HA,
  BFD_RELOC_PPC64_ADDR16_DS,
  BFD_RELOC_PPC64_ADDR16_LO_DS,
  BFD_RELOC_PPC64_GOT16_DS,
  BFD_RELOC_PPC64_GOT16_LO_DS,
  BFD_RELOC_PPC64_PLT16_LO_DS,
  BFD_RELOC_PPC64_SECTOFF_DS,
  BFD_RELOC_PPC64_SECTOFF_LO_DS,
  BFD_RELOC_PPC64_TOC16_DS,
  BFD_RELOC_PPC64_TOC16_LO_DS,
  BFD_RELOC_PPC64_PLTGOT16_DS,
  BFD_RELOC_PPC64_PLTGOT16_LO_DS,


  BFD_RELOC_PPC_TLS,
  BFD_RELOC_PPC_DTPMOD,
  BFD_RELOC_PPC_TPREL16,
  BFD_RELOC_PPC_TPREL16_LO,
  BFD_RELOC_PPC_TPREL16_HI,
  BFD_RELOC_PPC_TPREL16_HA,
  BFD_RELOC_PPC_TPREL,
  BFD_RELOC_PPC_DTPREL16,
  BFD_RELOC_PPC_DTPREL16_LO,
  BFD_RELOC_PPC_DTPREL16_HI,
  BFD_RELOC_PPC_DTPREL16_HA,
  BFD_RELOC_PPC_DTPREL,
  BFD_RELOC_PPC_GOT_TLSGD16,
  BFD_RELOC_PPC_GOT_TLSGD16_LO,
  BFD_RELOC_PPC_GOT_TLSGD16_HI,
  BFD_RELOC_PPC_GOT_TLSGD16_HA,
  BFD_RELOC_PPC_GOT_TLSLD16,
  BFD_RELOC_PPC_GOT_TLSLD16_LO,
  BFD_RELOC_PPC_GOT_TLSLD16_HI,
  BFD_RELOC_PPC_GOT_TLSLD16_HA,
  BFD_RELOC_PPC_GOT_TPREL16,
  BFD_RELOC_PPC_GOT_TPREL16_LO,
  BFD_RELOC_PPC_GOT_TPREL16_HI,
  BFD_RELOC_PPC_GOT_TPREL16_HA,
  BFD_RELOC_PPC_GOT_DTPREL16,
  BFD_RELOC_PPC_GOT_DTPREL16_LO,
  BFD_RELOC_PPC_GOT_DTPREL16_HI,
  BFD_RELOC_PPC_GOT_DTPREL16_HA,
  BFD_RELOC_PPC64_TPREL16_DS,
  BFD_RELOC_PPC64_TPREL16_LO_DS,
  BFD_RELOC_PPC64_TPREL16_HIGHER,
  BFD_RELOC_PPC64_TPREL16_HIGHERA,
  BFD_RELOC_PPC64_TPREL16_HIGHEST,
  BFD_RELOC_PPC64_TPREL16_HIGHESTA,
  BFD_RELOC_PPC64_DTPREL16_DS,
  BFD_RELOC_PPC64_DTPREL16_LO_DS,
  BFD_RELOC_PPC64_DTPREL16_HIGHER,
  BFD_RELOC_PPC64_DTPREL16_HIGHERA,
  BFD_RELOC_PPC64_DTPREL16_HIGHEST,
  BFD_RELOC_PPC64_DTPREL16_HIGHESTA,


  BFD_RELOC_I370_D12,




  BFD_RELOC_CTOR,



  BFD_RELOC_ARM_PCREL_BRANCH,




  BFD_RELOC_ARM_PCREL_BLX,




  BFD_RELOC_THUMB_PCREL_BLX,


  BFD_RELOC_ARM_PCREL_CALL,


  BFD_RELOC_ARM_PCREL_JUMP,






  BFD_RELOC_THUMB_PCREL_BRANCH7,
  BFD_RELOC_THUMB_PCREL_BRANCH9,
  BFD_RELOC_THUMB_PCREL_BRANCH12,
  BFD_RELOC_THUMB_PCREL_BRANCH20,
  BFD_RELOC_THUMB_PCREL_BRANCH23,
  BFD_RELOC_THUMB_PCREL_BRANCH25,


  BFD_RELOC_ARM_OFFSET_IMM,


  BFD_RELOC_ARM_THUMB_OFFSET,



  BFD_RELOC_ARM_TARGET1,


  BFD_RELOC_ARM_ROSEGREL32,


  BFD_RELOC_ARM_SBREL32,




  BFD_RELOC_ARM_TARGET2,


  BFD_RELOC_ARM_PREL31,


  BFD_RELOC_ARM_JUMP_SLOT,
  BFD_RELOC_ARM_GLOB_DAT,
  BFD_RELOC_ARM_GOT32,
  BFD_RELOC_ARM_PLT32,
  BFD_RELOC_ARM_RELATIVE,
  BFD_RELOC_ARM_GOTOFF,
  BFD_RELOC_ARM_GOTPC,


  BFD_RELOC_ARM_TLS_GD32,
  BFD_RELOC_ARM_TLS_LDO32,
  BFD_RELOC_ARM_TLS_LDM32,
  BFD_RELOC_ARM_TLS_DTPOFF32,
  BFD_RELOC_ARM_TLS_DTPMOD32,
  BFD_RELOC_ARM_TLS_TPOFF32,
  BFD_RELOC_ARM_TLS_IE32,
  BFD_RELOC_ARM_TLS_LE32,



  BFD_RELOC_ARM_IMMEDIATE,
  BFD_RELOC_ARM_ADRL_IMMEDIATE,
  BFD_RELOC_ARM_T32_IMMEDIATE,
  BFD_RELOC_ARM_T32_IMM12,
  BFD_RELOC_ARM_T32_ADD_PC12,
  BFD_RELOC_ARM_SHIFT_IMM,
  BFD_RELOC_ARM_SMC,
  BFD_RELOC_ARM_SWI,
  BFD_RELOC_ARM_MULTI,
  BFD_RELOC_ARM_CP_OFF_IMM,
  BFD_RELOC_ARM_CP_OFF_IMM_S2,
  BFD_RELOC_ARM_T32_CP_OFF_IMM,
  BFD_RELOC_ARM_T32_CP_OFF_IMM_S2,
  BFD_RELOC_ARM_ADR_IMM,
  BFD_RELOC_ARM_LDR_IMM,
  BFD_RELOC_ARM_LITERAL,
  BFD_RELOC_ARM_IN_POOL,
  BFD_RELOC_ARM_OFFSET_IMM8,
  BFD_RELOC_ARM_T32_OFFSET_U8,
  BFD_RELOC_ARM_T32_OFFSET_IMM,
  BFD_RELOC_ARM_HWLITERAL,
  BFD_RELOC_ARM_THUMB_ADD,
  BFD_RELOC_ARM_THUMB_IMM,
  BFD_RELOC_ARM_THUMB_SHIFT,


  BFD_RELOC_SH_PCDISP8BY2,
  BFD_RELOC_SH_PCDISP12BY2,
  BFD_RELOC_SH_IMM3,
  BFD_RELOC_SH_IMM3U,
  BFD_RELOC_SH_DISP12,
  BFD_RELOC_SH_DISP12BY2,
  BFD_RELOC_SH_DISP12BY4,
  BFD_RELOC_SH_DISP12BY8,
  BFD_RELOC_SH_DISP20,
  BFD_RELOC_SH_DISP20BY8,
  BFD_RELOC_SH_IMM4,
  BFD_RELOC_SH_IMM4BY2,
  BFD_RELOC_SH_IMM4BY4,
  BFD_RELOC_SH_IMM8,
  BFD_RELOC_SH_IMM8BY2,
  BFD_RELOC_SH_IMM8BY4,
  BFD_RELOC_SH_PCRELIMM8BY2,
  BFD_RELOC_SH_PCRELIMM8BY4,
  BFD_RELOC_SH_SWITCH16,
  BFD_RELOC_SH_SWITCH32,
  BFD_RELOC_SH_USES,
  BFD_RELOC_SH_COUNT,
  BFD_RELOC_SH_ALIGN,
  BFD_RELOC_SH_CODE,
  BFD_RELOC_SH_DATA,
  BFD_RELOC_SH_LABEL,
  BFD_RELOC_SH_LOOP_START,
  BFD_RELOC_SH_LOOP_END,
  BFD_RELOC_SH_COPY,
  BFD_RELOC_SH_GLOB_DAT,
  BFD_RELOC_SH_JMP_SLOT,
  BFD_RELOC_SH_RELATIVE,
  BFD_RELOC_SH_GOTPC,
  BFD_RELOC_SH_GOT_LOW16,
  BFD_RELOC_SH_GOT_MEDLOW16,
  BFD_RELOC_SH_GOT_MEDHI16,
  BFD_RELOC_SH_GOT_HI16,
  BFD_RELOC_SH_GOTPLT_LOW16,
  BFD_RELOC_SH_GOTPLT_MEDLOW16,
  BFD_RELOC_SH_GOTPLT_MEDHI16,
  BFD_RELOC_SH_GOTPLT_HI16,
  BFD_RELOC_SH_PLT_LOW16,
  BFD_RELOC_SH_PLT_MEDLOW16,
  BFD_RELOC_SH_PLT_MEDHI16,
  BFD_RELOC_SH_PLT_HI16,
  BFD_RELOC_SH_GOTOFF_LOW16,
  BFD_RELOC_SH_GOTOFF_MEDLOW16,
  BFD_RELOC_SH_GOTOFF_MEDHI16,
  BFD_RELOC_SH_GOTOFF_HI16,
  BFD_RELOC_SH_GOTPC_LOW16,
  BFD_RELOC_SH_GOTPC_MEDLOW16,
  BFD_RELOC_SH_GOTPC_MEDHI16,
  BFD_RELOC_SH_GOTPC_HI16,
  BFD_RELOC_SH_COPY64,
  BFD_RELOC_SH_GLOB_DAT64,
  BFD_RELOC_SH_JMP_SLOT64,
  BFD_RELOC_SH_RELATIVE64,
  BFD_RELOC_SH_GOT10BY4,
  BFD_RELOC_SH_GOT10BY8,
  BFD_RELOC_SH_GOTPLT10BY4,
  BFD_RELOC_SH_GOTPLT10BY8,
  BFD_RELOC_SH_GOTPLT32,
  BFD_RELOC_SH_SHMEDIA_CODE,
  BFD_RELOC_SH_IMMU5,
  BFD_RELOC_SH_IMMS6,
  BFD_RELOC_SH_IMMS6BY32,
  BFD_RELOC_SH_IMMU6,
  BFD_RELOC_SH_IMMS10,
  BFD_RELOC_SH_IMMS10BY2,
  BFD_RELOC_SH_IMMS10BY4,
  BFD_RELOC_SH_IMMS10BY8,
  BFD_RELOC_SH_IMMS16,
  BFD_RELOC_SH_IMMU16,
  BFD_RELOC_SH_IMM_LOW16,
  BFD_RELOC_SH_IMM_LOW16_PCREL,
  BFD_RELOC_SH_IMM_MEDLOW16,
  BFD_RELOC_SH_IMM_MEDLOW16_PCREL,
  BFD_RELOC_SH_IMM_MEDHI16,
  BFD_RELOC_SH_IMM_MEDHI16_PCREL,
  BFD_RELOC_SH_IMM_HI16,
  BFD_RELOC_SH_IMM_HI16_PCREL,
  BFD_RELOC_SH_PT_16,
  BFD_RELOC_SH_TLS_GD_32,
  BFD_RELOC_SH_TLS_LD_32,
  BFD_RELOC_SH_TLS_LDO_32,
  BFD_RELOC_SH_TLS_IE_32,
  BFD_RELOC_SH_TLS_LE_32,
  BFD_RELOC_SH_TLS_DTPMOD32,
  BFD_RELOC_SH_TLS_DTPOFF32,
  BFD_RELOC_SH_TLS_TPOFF32,





  BFD_RELOC_ARC_B22_PCREL,




  BFD_RELOC_ARC_B26,


  BFD_RELOC_BFIN_16_IMM,


  BFD_RELOC_BFIN_16_HIGH,


  BFD_RELOC_BFIN_4_PCREL,


  BFD_RELOC_BFIN_5_PCREL,


  BFD_RELOC_BFIN_16_LOW,


  BFD_RELOC_BFIN_10_PCREL,


  BFD_RELOC_BFIN_11_PCREL,


  BFD_RELOC_BFIN_12_PCREL_JUMP,


  BFD_RELOC_BFIN_12_PCREL_JUMP_S,


  BFD_RELOC_BFIN_24_PCREL_CALL_X,


  BFD_RELOC_BFIN_24_PCREL_JUMP_L,


  BFD_RELOC_BFIN_GOT17M4,
  BFD_RELOC_BFIN_GOTHI,
  BFD_RELOC_BFIN_GOTLO,
  BFD_RELOC_BFIN_FUNCDESC,
  BFD_RELOC_BFIN_FUNCDESC_GOT17M4,
  BFD_RELOC_BFIN_FUNCDESC_GOTHI,
  BFD_RELOC_BFIN_FUNCDESC_GOTLO,
  BFD_RELOC_BFIN_FUNCDESC_VALUE,
  BFD_RELOC_BFIN_FUNCDESC_GOTOFF17M4,
  BFD_RELOC_BFIN_FUNCDESC_GOTOFFHI,
  BFD_RELOC_BFIN_FUNCDESC_GOTOFFLO,
  BFD_RELOC_BFIN_GOTOFF17M4,
  BFD_RELOC_BFIN_GOTOFFHI,
  BFD_RELOC_BFIN_GOTOFFLO,


  BFD_RELOC_BFIN_GOT,


  BFD_RELOC_BFIN_PLTPC,


  BFD_ARELOC_BFIN_PUSH,


  BFD_ARELOC_BFIN_CONST,


  BFD_ARELOC_BFIN_ADD,


  BFD_ARELOC_BFIN_SUB,


  BFD_ARELOC_BFIN_MULT,


  BFD_ARELOC_BFIN_DIV,


  BFD_ARELOC_BFIN_MOD,


  BFD_ARELOC_BFIN_LSHIFT,


  BFD_ARELOC_BFIN_RSHIFT,


  BFD_ARELOC_BFIN_AND,


  BFD_ARELOC_BFIN_OR,


  BFD_ARELOC_BFIN_XOR,


  BFD_ARELOC_BFIN_LAND,


  BFD_ARELOC_BFIN_LOR,


  BFD_ARELOC_BFIN_LEN,


  BFD_ARELOC_BFIN_NEG,


  BFD_ARELOC_BFIN_COMP,


  BFD_ARELOC_BFIN_PAGE,


  BFD_ARELOC_BFIN_HWPAGE,


  BFD_ARELOC_BFIN_ADDR,




  BFD_RELOC_D10V_10_PCREL_R,






  BFD_RELOC_D10V_10_PCREL_L,



  BFD_RELOC_D10V_18,



  BFD_RELOC_D10V_18_PCREL,



  BFD_RELOC_D30V_6,



  BFD_RELOC_D30V_9_PCREL,





  BFD_RELOC_D30V_9_PCREL_R,



  BFD_RELOC_D30V_15,



  BFD_RELOC_D30V_15_PCREL,





  BFD_RELOC_D30V_15_PCREL_R,



  BFD_RELOC_D30V_21,



  BFD_RELOC_D30V_21_PCREL,





  BFD_RELOC_D30V_21_PCREL_R,


  BFD_RELOC_D30V_32,


  BFD_RELOC_D30V_32_PCREL,


  BFD_RELOC_DLX_HI16_S,


  BFD_RELOC_DLX_LO16,


  BFD_RELOC_DLX_JMP26,


  BFD_RELOC_M32C_HI8,
  BFD_RELOC_M32C_RL_JUMP,
  BFD_RELOC_M32C_RL_1ADDR,
  BFD_RELOC_M32C_RL_2ADDR,



  BFD_RELOC_M32R_24,


  BFD_RELOC_M32R_10_PCREL,


  BFD_RELOC_M32R_18_PCREL,


  BFD_RELOC_M32R_26_PCREL,



  BFD_RELOC_M32R_HI16_ULO,



  BFD_RELOC_M32R_HI16_SLO,


  BFD_RELOC_M32R_LO16,



  BFD_RELOC_M32R_SDA16,


  BFD_RELOC_M32R_GOT24,
  BFD_RELOC_M32R_26_PLTREL,
  BFD_RELOC_M32R_COPY,
  BFD_RELOC_M32R_GLOB_DAT,
  BFD_RELOC_M32R_JMP_SLOT,
  BFD_RELOC_M32R_RELATIVE,
  BFD_RELOC_M32R_GOTOFF,
  BFD_RELOC_M32R_GOTOFF_HI_ULO,
  BFD_RELOC_M32R_GOTOFF_HI_SLO,
  BFD_RELOC_M32R_GOTOFF_LO,
  BFD_RELOC_M32R_GOTPC24,
  BFD_RELOC_M32R_GOT16_HI_ULO,
  BFD_RELOC_M32R_GOT16_HI_SLO,
  BFD_RELOC_M32R_GOT16_LO,
  BFD_RELOC_M32R_GOTPC_HI_ULO,
  BFD_RELOC_M32R_GOTPC_HI_SLO,
  BFD_RELOC_M32R_GOTPC_LO,



  BFD_RELOC_V850_9_PCREL,


  BFD_RELOC_V850_22_PCREL,


  BFD_RELOC_V850_SDA_16_16_OFFSET,



  BFD_RELOC_V850_SDA_15_16_OFFSET,


  BFD_RELOC_V850_ZDA_16_16_OFFSET,



  BFD_RELOC_V850_ZDA_15_16_OFFSET,



  BFD_RELOC_V850_TDA_6_8_OFFSET,



  BFD_RELOC_V850_TDA_7_8_OFFSET,


  BFD_RELOC_V850_TDA_7_7_OFFSET,


  BFD_RELOC_V850_TDA_16_16_OFFSET,



  BFD_RELOC_V850_TDA_4_5_OFFSET,


  BFD_RELOC_V850_TDA_4_4_OFFSET,



  BFD_RELOC_V850_SDA_16_16_SPLIT_OFFSET,



  BFD_RELOC_V850_ZDA_16_16_SPLIT_OFFSET,


  BFD_RELOC_V850_CALLT_6_7_OFFSET,


  BFD_RELOC_V850_CALLT_16_16_OFFSET,


  BFD_RELOC_V850_LONGCALL,


  BFD_RELOC_V850_LONGJUMP,


  BFD_RELOC_V850_ALIGN,



  BFD_RELOC_V850_LO16_SPLIT_OFFSET,


  BFD_RELOC_V850_16_PCREL,


  BFD_RELOC_V850_17_PCREL,


  BFD_RELOC_V850_23,


  BFD_RELOC_V850_32_PCREL,


  BFD_RELOC_V850_32_ABS,


  BFD_RELOC_V850_16_SPLIT_OFFSET,


  BFD_RELOC_V850_16_S1,


  BFD_RELOC_V850_LO16_S1,


  BFD_RELOC_V850_CALLT_15_16_OFFSET,


  BFD_RELOC_V850_32_GOTPCREL,


  BFD_RELOC_V850_16_GOT,


  BFD_RELOC_V850_32_GOT,


  BFD_RELOC_V850_22_PLT_PCREL,


  BFD_RELOC_V850_32_PLT_PCREL,


  BFD_RELOC_V850_COPY,


  BFD_RELOC_V850_GLOB_DAT,


  BFD_RELOC_V850_JMP_SLOT,


  BFD_RELOC_V850_RELATIVE,


  BFD_RELOC_V850_16_GOTOFF,


  BFD_RELOC_V850_32_GOTOFF,


  BFD_RELOC_V850_CODE,


  BFD_RELOC_V850_DATA,



  BFD_RELOC_MN10300_32_PCREL,



  BFD_RELOC_MN10300_16_PCREL,




  BFD_RELOC_TIC30_LDP,




  BFD_RELOC_TIC54X_PARTLS7,




  BFD_RELOC_TIC54X_PARTMS9,


  BFD_RELOC_TIC54X_23,




  BFD_RELOC_TIC54X_16_OF_23,




  BFD_RELOC_TIC54X_MS7_OF_23,


  BFD_RELOC_FR30_48,



  BFD_RELOC_FR30_20,



  BFD_RELOC_FR30_6_IN_4,



  BFD_RELOC_FR30_8_IN_8,



  BFD_RELOC_FR30_9_IN_8,



  BFD_RELOC_FR30_10_IN_8,



  BFD_RELOC_FR30_9_PCREL,



  BFD_RELOC_FR30_12_PCREL,


  BFD_RELOC_MCORE_PCREL_IMM8BY4,
  BFD_RELOC_MCORE_PCREL_IMM11BY2,
  BFD_RELOC_MCORE_PCREL_IMM4BY2,
  BFD_RELOC_MCORE_PCREL_32,
  BFD_RELOC_MCORE_PCREL_JSR_IMM11BY2,
  BFD_RELOC_MCORE_RVA,


  BFD_RELOC_MMIX_GETA,
  BFD_RELOC_MMIX_GETA_1,
  BFD_RELOC_MMIX_GETA_2,
  BFD_RELOC_MMIX_GETA_3,


  BFD_RELOC_MMIX_CBRANCH,
  BFD_RELOC_MMIX_CBRANCH_J,
  BFD_RELOC_MMIX_CBRANCH_1,
  BFD_RELOC_MMIX_CBRANCH_2,
  BFD_RELOC_MMIX_CBRANCH_3,


  BFD_RELOC_MMIX_PUSHJ,
  BFD_RELOC_MMIX_PUSHJ_1,
  BFD_RELOC_MMIX_PUSHJ_2,
  BFD_RELOC_MMIX_PUSHJ_3,
  BFD_RELOC_MMIX_PUSHJ_STUBBABLE,


  BFD_RELOC_MMIX_JMP,
  BFD_RELOC_MMIX_JMP_1,
  BFD_RELOC_MMIX_JMP_2,
  BFD_RELOC_MMIX_JMP_3,



  BFD_RELOC_MMIX_ADDR19,


  BFD_RELOC_MMIX_ADDR27,



  BFD_RELOC_MMIX_REG_OR_BYTE,



  BFD_RELOC_MMIX_REG,



  BFD_RELOC_MMIX_BASE_PLUS_OFFSET,



  BFD_RELOC_MMIX_LOCAL,



  BFD_RELOC_AVR_7_PCREL,



  BFD_RELOC_AVR_13_PCREL,



  BFD_RELOC_AVR_16_PM,



  BFD_RELOC_AVR_LO8_LDI,



  BFD_RELOC_AVR_HI8_LDI,



  BFD_RELOC_AVR_HH8_LDI,



  BFD_RELOC_AVR_MS8_LDI,



  BFD_RELOC_AVR_LO8_LDI_NEG,




  BFD_RELOC_AVR_HI8_LDI_NEG,




  BFD_RELOC_AVR_HH8_LDI_NEG,



  BFD_RELOC_AVR_MS8_LDI_NEG,



  BFD_RELOC_AVR_LO8_LDI_PM,





  BFD_RELOC_AVR_LO8_LDI_GS,



  BFD_RELOC_AVR_HI8_LDI_PM,





  BFD_RELOC_AVR_HI8_LDI_GS,



  BFD_RELOC_AVR_HH8_LDI_PM,



  BFD_RELOC_AVR_LO8_LDI_PM_NEG,




  BFD_RELOC_AVR_HI8_LDI_PM_NEG,




  BFD_RELOC_AVR_HH8_LDI_PM_NEG,



  BFD_RELOC_AVR_CALL,



  BFD_RELOC_AVR_LDI,



  BFD_RELOC_AVR_6,



  BFD_RELOC_AVR_6_ADIW,


  BFD_RELOC_390_12,


  BFD_RELOC_390_GOT12,


  BFD_RELOC_390_PLT32,


  BFD_RELOC_390_COPY,


  BFD_RELOC_390_GLOB_DAT,


  BFD_RELOC_390_JMP_SLOT,


  BFD_RELOC_390_RELATIVE,


  BFD_RELOC_390_GOTPC,


  BFD_RELOC_390_GOT16,


  BFD_RELOC_390_PC16DBL,


  BFD_RELOC_390_PLT16DBL,


  BFD_RELOC_390_PC32DBL,


  BFD_RELOC_390_PLT32DBL,


  BFD_RELOC_390_GOTPCDBL,


  BFD_RELOC_390_GOT64,


  BFD_RELOC_390_PLT64,


  BFD_RELOC_390_GOTENT,


  BFD_RELOC_390_GOTOFF64,


  BFD_RELOC_390_GOTPLT12,


  BFD_RELOC_390_GOTPLT16,


  BFD_RELOC_390_GOTPLT32,


  BFD_RELOC_390_GOTPLT64,


  BFD_RELOC_390_GOTPLTENT,


  BFD_RELOC_390_PLTOFF16,


  BFD_RELOC_390_PLTOFF32,


  BFD_RELOC_390_PLTOFF64,


  BFD_RELOC_390_TLS_LOAD,
  BFD_RELOC_390_TLS_GDCALL,
  BFD_RELOC_390_TLS_LDCALL,
  BFD_RELOC_390_TLS_GD32,
  BFD_RELOC_390_TLS_GD64,
  BFD_RELOC_390_TLS_GOTIE12,
  BFD_RELOC_390_TLS_GOTIE32,
  BFD_RELOC_390_TLS_GOTIE64,
  BFD_RELOC_390_TLS_LDM32,
  BFD_RELOC_390_TLS_LDM64,
  BFD_RELOC_390_TLS_IE32,
  BFD_RELOC_390_TLS_IE64,
  BFD_RELOC_390_TLS_IEENT,
  BFD_RELOC_390_TLS_LE32,
  BFD_RELOC_390_TLS_LE64,
  BFD_RELOC_390_TLS_LDO32,
  BFD_RELOC_390_TLS_LDO64,
  BFD_RELOC_390_TLS_DTPMOD,
  BFD_RELOC_390_TLS_DTPOFF,
  BFD_RELOC_390_TLS_TPOFF,


  BFD_RELOC_390_20,
  BFD_RELOC_390_GOT20,
  BFD_RELOC_390_GOTPLT20,
  BFD_RELOC_390_TLS_GOTIE20,


  BFD_RELOC_IP2K_FR9,


  BFD_RELOC_IP2K_BANK,


  BFD_RELOC_IP2K_ADDR16CJP,


  BFD_RELOC_IP2K_PAGE3,


  BFD_RELOC_IP2K_LO8DATA,
  BFD_RELOC_IP2K_HI8DATA,
  BFD_RELOC_IP2K_EX8DATA,


  BFD_RELOC_IP2K_LO8INSN,
  BFD_RELOC_IP2K_HI8INSN,


  BFD_RELOC_IP2K_PC_SKIP,


  BFD_RELOC_IP2K_TEXT,


  BFD_RELOC_IP2K_FR_OFFSET,


  BFD_RELOC_VPE4KMATH_DATA,
  BFD_RELOC_VPE4KMATH_INSN,
# 3873 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  BFD_RELOC_VTABLE_INHERIT,
  BFD_RELOC_VTABLE_ENTRY,


  BFD_RELOC_IA64_IMM14,
  BFD_RELOC_IA64_IMM22,
  BFD_RELOC_IA64_IMM64,
  BFD_RELOC_IA64_DIR32MSB,
  BFD_RELOC_IA64_DIR32LSB,
  BFD_RELOC_IA64_DIR64MSB,
  BFD_RELOC_IA64_DIR64LSB,
  BFD_RELOC_IA64_GPREL22,
  BFD_RELOC_IA64_GPREL64I,
  BFD_RELOC_IA64_GPREL32MSB,
  BFD_RELOC_IA64_GPREL32LSB,
  BFD_RELOC_IA64_GPREL64MSB,
  BFD_RELOC_IA64_GPREL64LSB,
  BFD_RELOC_IA64_LTOFF22,
  BFD_RELOC_IA64_LTOFF64I,
  BFD_RELOC_IA64_PLTOFF22,
  BFD_RELOC_IA64_PLTOFF64I,
  BFD_RELOC_IA64_PLTOFF64MSB,
  BFD_RELOC_IA64_PLTOFF64LSB,
  BFD_RELOC_IA64_FPTR64I,
  BFD_RELOC_IA64_FPTR32MSB,
  BFD_RELOC_IA64_FPTR32LSB,
  BFD_RELOC_IA64_FPTR64MSB,
  BFD_RELOC_IA64_FPTR64LSB,
  BFD_RELOC_IA64_PCREL21B,
  BFD_RELOC_IA64_PCREL21BI,
  BFD_RELOC_IA64_PCREL21M,
  BFD_RELOC_IA64_PCREL21F,
  BFD_RELOC_IA64_PCREL22,
  BFD_RELOC_IA64_PCREL60B,
  BFD_RELOC_IA64_PCREL64I,
  BFD_RELOC_IA64_PCREL32MSB,
  BFD_RELOC_IA64_PCREL32LSB,
  BFD_RELOC_IA64_PCREL64MSB,
  BFD_RELOC_IA64_PCREL64LSB,
  BFD_RELOC_IA64_LTOFF_FPTR22,
  BFD_RELOC_IA64_LTOFF_FPTR64I,
  BFD_RELOC_IA64_LTOFF_FPTR32MSB,
  BFD_RELOC_IA64_LTOFF_FPTR32LSB,
  BFD_RELOC_IA64_LTOFF_FPTR64MSB,
  BFD_RELOC_IA64_LTOFF_FPTR64LSB,
  BFD_RELOC_IA64_SEGREL32MSB,
  BFD_RELOC_IA64_SEGREL32LSB,
  BFD_RELOC_IA64_SEGREL64MSB,
  BFD_RELOC_IA64_SEGREL64LSB,
  BFD_RELOC_IA64_SECREL32MSB,
  BFD_RELOC_IA64_SECREL32LSB,
  BFD_RELOC_IA64_SECREL64MSB,
  BFD_RELOC_IA64_SECREL64LSB,
  BFD_RELOC_IA64_REL32MSB,
  BFD_RELOC_IA64_REL32LSB,
  BFD_RELOC_IA64_REL64MSB,
  BFD_RELOC_IA64_REL64LSB,
  BFD_RELOC_IA64_LTV32MSB,
  BFD_RELOC_IA64_LTV32LSB,
  BFD_RELOC_IA64_LTV64MSB,
  BFD_RELOC_IA64_LTV64LSB,
  BFD_RELOC_IA64_IPLTMSB,
  BFD_RELOC_IA64_IPLTLSB,
  BFD_RELOC_IA64_COPY,
  BFD_RELOC_IA64_LTOFF22X,
  BFD_RELOC_IA64_LDXMOV,
  BFD_RELOC_IA64_TPREL14,
  BFD_RELOC_IA64_TPREL22,
  BFD_RELOC_IA64_TPREL64I,
  BFD_RELOC_IA64_TPREL64MSB,
  BFD_RELOC_IA64_TPREL64LSB,
  BFD_RELOC_IA64_LTOFF_TPREL22,
  BFD_RELOC_IA64_DTPMOD64MSB,
  BFD_RELOC_IA64_DTPMOD64LSB,
  BFD_RELOC_IA64_LTOFF_DTPMOD22,
  BFD_RELOC_IA64_DTPREL14,
  BFD_RELOC_IA64_DTPREL22,
  BFD_RELOC_IA64_DTPREL64I,
  BFD_RELOC_IA64_DTPREL32MSB,
  BFD_RELOC_IA64_DTPREL32LSB,
  BFD_RELOC_IA64_DTPREL64MSB,
  BFD_RELOC_IA64_DTPREL64LSB,
  BFD_RELOC_IA64_LTOFF_DTPREL22,



  BFD_RELOC_M68HC11_HI8,



  BFD_RELOC_M68HC11_LO8,



  BFD_RELOC_M68HC11_3B,






  BFD_RELOC_M68HC11_RL_JUMP,





  BFD_RELOC_M68HC11_RL_GROUP,





  BFD_RELOC_M68HC11_LO16,





  BFD_RELOC_M68HC11_PAGE,





  BFD_RELOC_M68HC11_24,



  BFD_RELOC_M68HC12_5B,


  BFD_RELOC_16C_NUM08,
  BFD_RELOC_16C_NUM08_C,
  BFD_RELOC_16C_NUM16,
  BFD_RELOC_16C_NUM16_C,
  BFD_RELOC_16C_NUM32,
  BFD_RELOC_16C_NUM32_C,
  BFD_RELOC_16C_DISP04,
  BFD_RELOC_16C_DISP04_C,
  BFD_RELOC_16C_DISP08,
  BFD_RELOC_16C_DISP08_C,
  BFD_RELOC_16C_DISP16,
  BFD_RELOC_16C_DISP16_C,
  BFD_RELOC_16C_DISP24,
  BFD_RELOC_16C_DISP24_C,
  BFD_RELOC_16C_DISP24a,
  BFD_RELOC_16C_DISP24a_C,
  BFD_RELOC_16C_REG04,
  BFD_RELOC_16C_REG04_C,
  BFD_RELOC_16C_REG04a,
  BFD_RELOC_16C_REG04a_C,
  BFD_RELOC_16C_REG14,
  BFD_RELOC_16C_REG14_C,
  BFD_RELOC_16C_REG16,
  BFD_RELOC_16C_REG16_C,
  BFD_RELOC_16C_REG20,
  BFD_RELOC_16C_REG20_C,
  BFD_RELOC_16C_ABS20,
  BFD_RELOC_16C_ABS20_C,
  BFD_RELOC_16C_ABS24,
  BFD_RELOC_16C_ABS24_C,
  BFD_RELOC_16C_IMM04,
  BFD_RELOC_16C_IMM04_C,
  BFD_RELOC_16C_IMM16,
  BFD_RELOC_16C_IMM16_C,
  BFD_RELOC_16C_IMM20,
  BFD_RELOC_16C_IMM20_C,
  BFD_RELOC_16C_IMM24,
  BFD_RELOC_16C_IMM24_C,
  BFD_RELOC_16C_IMM32,
  BFD_RELOC_16C_IMM32_C,


  BFD_RELOC_CRX_REL4,
  BFD_RELOC_CRX_REL8,
  BFD_RELOC_CRX_REL8_CMP,
  BFD_RELOC_CRX_REL16,
  BFD_RELOC_CRX_REL24,
  BFD_RELOC_CRX_REL32,
  BFD_RELOC_CRX_REGREL12,
  BFD_RELOC_CRX_REGREL22,
  BFD_RELOC_CRX_REGREL28,
  BFD_RELOC_CRX_REGREL32,
  BFD_RELOC_CRX_ABS16,
  BFD_RELOC_CRX_ABS32,
  BFD_RELOC_CRX_NUM8,
  BFD_RELOC_CRX_NUM16,
  BFD_RELOC_CRX_NUM32,
  BFD_RELOC_CRX_IMM16,
  BFD_RELOC_CRX_IMM32,
  BFD_RELOC_CRX_SWITCH8,
  BFD_RELOC_CRX_SWITCH16,
  BFD_RELOC_CRX_SWITCH32,



  BFD_RELOC_CRIS_BDISP8,
  BFD_RELOC_CRIS_UNSIGNED_5,
  BFD_RELOC_CRIS_SIGNED_6,
  BFD_RELOC_CRIS_UNSIGNED_6,
  BFD_RELOC_CRIS_SIGNED_8,
  BFD_RELOC_CRIS_UNSIGNED_8,
  BFD_RELOC_CRIS_SIGNED_16,
  BFD_RELOC_CRIS_UNSIGNED_16,
  BFD_RELOC_CRIS_LAPCQ_OFFSET,
  BFD_RELOC_CRIS_UNSIGNED_4,


  BFD_RELOC_CRIS_COPY,
  BFD_RELOC_CRIS_GLOB_DAT,
  BFD_RELOC_CRIS_JUMP_SLOT,
  BFD_RELOC_CRIS_RELATIVE,


  BFD_RELOC_CRIS_32_GOT,


  BFD_RELOC_CRIS_16_GOT,


  BFD_RELOC_CRIS_32_GOTPLT,


  BFD_RELOC_CRIS_16_GOTPLT,


  BFD_RELOC_CRIS_32_GOTREL,


  BFD_RELOC_CRIS_32_PLT_GOTREL,


  BFD_RELOC_CRIS_32_PLT_PCREL,


  BFD_RELOC_860_COPY,
  BFD_RELOC_860_GLOB_DAT,
  BFD_RELOC_860_JUMP_SLOT,
  BFD_RELOC_860_RELATIVE,
  BFD_RELOC_860_PC26,
  BFD_RELOC_860_PLT26,
  BFD_RELOC_860_PC16,
  BFD_RELOC_860_LOW0,
  BFD_RELOC_860_SPLIT0,
  BFD_RELOC_860_LOW1,
  BFD_RELOC_860_SPLIT1,
  BFD_RELOC_860_LOW2,
  BFD_RELOC_860_SPLIT2,
  BFD_RELOC_860_LOW3,
  BFD_RELOC_860_LOGOT0,
  BFD_RELOC_860_SPGOT0,
  BFD_RELOC_860_LOGOT1,
  BFD_RELOC_860_SPGOT1,
  BFD_RELOC_860_LOGOTOFF0,
  BFD_RELOC_860_SPGOTOFF0,
  BFD_RELOC_860_LOGOTOFF1,
  BFD_RELOC_860_SPGOTOFF1,
  BFD_RELOC_860_LOGOTOFF2,
  BFD_RELOC_860_LOGOTOFF3,
  BFD_RELOC_860_LOPC,
  BFD_RELOC_860_HIGHADJ,
  BFD_RELOC_860_HAGOT,
  BFD_RELOC_860_HAGOTOFF,
  BFD_RELOC_860_HAPC,
  BFD_RELOC_860_HIGH,
  BFD_RELOC_860_HIGOT,
  BFD_RELOC_860_HIGOTOFF,


  BFD_RELOC_OPENRISC_ABS_26,
  BFD_RELOC_OPENRISC_REL_26,


  BFD_RELOC_H8_DIR16A8,
  BFD_RELOC_H8_DIR16R8,
  BFD_RELOC_H8_DIR24A8,
  BFD_RELOC_H8_DIR24R8,
  BFD_RELOC_H8_DIR32A16,


  BFD_RELOC_XSTORMY16_REL_12,
  BFD_RELOC_XSTORMY16_12,
  BFD_RELOC_XSTORMY16_24,
  BFD_RELOC_XSTORMY16_FPTR16,


  BFD_RELOC_XC16X_PAG,
  BFD_RELOC_XC16X_POF,
  BFD_RELOC_XC16X_SEG,
  BFD_RELOC_XC16X_SOF,


  BFD_RELOC_VAX_GLOB_DAT,
  BFD_RELOC_VAX_JMP_SLOT,
  BFD_RELOC_VAX_RELATIVE,


  BFD_RELOC_MT_PC16,


  BFD_RELOC_MT_HI16,


  BFD_RELOC_MT_LO16,


  BFD_RELOC_MT_GNU_VTINHERIT,


  BFD_RELOC_MT_GNU_VTENTRY,


  BFD_RELOC_MT_PCINSN8,


  BFD_RELOC_MSP430_10_PCREL,
  BFD_RELOC_MSP430_16_PCREL,
  BFD_RELOC_MSP430_16,
  BFD_RELOC_MSP430_16_PCREL_BYTE,
  BFD_RELOC_MSP430_16_BYTE,
  BFD_RELOC_MSP430_2X_PCREL,
  BFD_RELOC_MSP430_RL_PCREL,


  BFD_RELOC_IQ2000_OFFSET_16,
  BFD_RELOC_IQ2000_OFFSET_21,
  BFD_RELOC_IQ2000_UHI16,




  BFD_RELOC_XTENSA_RTLD,


  BFD_RELOC_XTENSA_GLOB_DAT,
  BFD_RELOC_XTENSA_JMP_SLOT,
  BFD_RELOC_XTENSA_RELATIVE,



  BFD_RELOC_XTENSA_PLT,







  BFD_RELOC_XTENSA_DIFF8,
  BFD_RELOC_XTENSA_DIFF16,
  BFD_RELOC_XTENSA_DIFF32,





  BFD_RELOC_XTENSA_SLOT0_OP,
  BFD_RELOC_XTENSA_SLOT1_OP,
  BFD_RELOC_XTENSA_SLOT2_OP,
  BFD_RELOC_XTENSA_SLOT3_OP,
  BFD_RELOC_XTENSA_SLOT4_OP,
  BFD_RELOC_XTENSA_SLOT5_OP,
  BFD_RELOC_XTENSA_SLOT6_OP,
  BFD_RELOC_XTENSA_SLOT7_OP,
  BFD_RELOC_XTENSA_SLOT8_OP,
  BFD_RELOC_XTENSA_SLOT9_OP,
  BFD_RELOC_XTENSA_SLOT10_OP,
  BFD_RELOC_XTENSA_SLOT11_OP,
  BFD_RELOC_XTENSA_SLOT12_OP,
  BFD_RELOC_XTENSA_SLOT13_OP,
  BFD_RELOC_XTENSA_SLOT14_OP,



  BFD_RELOC_XTENSA_SLOT0_ALT,
  BFD_RELOC_XTENSA_SLOT1_ALT,
  BFD_RELOC_XTENSA_SLOT2_ALT,
  BFD_RELOC_XTENSA_SLOT3_ALT,
  BFD_RELOC_XTENSA_SLOT4_ALT,
  BFD_RELOC_XTENSA_SLOT5_ALT,
  BFD_RELOC_XTENSA_SLOT6_ALT,
  BFD_RELOC_XTENSA_SLOT7_ALT,
  BFD_RELOC_XTENSA_SLOT8_ALT,
  BFD_RELOC_XTENSA_SLOT9_ALT,
  BFD_RELOC_XTENSA_SLOT10_ALT,
  BFD_RELOC_XTENSA_SLOT11_ALT,
  BFD_RELOC_XTENSA_SLOT12_ALT,
  BFD_RELOC_XTENSA_SLOT13_ALT,
  BFD_RELOC_XTENSA_SLOT14_ALT,



  BFD_RELOC_XTENSA_OP0,
  BFD_RELOC_XTENSA_OP1,
  BFD_RELOC_XTENSA_OP2,




  BFD_RELOC_XTENSA_ASM_EXPAND,





  BFD_RELOC_XTENSA_ASM_SIMPLIFY,


  BFD_RELOC_Z80_DISP8,


  BFD_RELOC_Z8K_DISP7,


  BFD_RELOC_Z8K_CALLR,


  BFD_RELOC_Z8K_IMM4L,
  BFD_RELOC_UNUSED };
typedef enum bfd_reloc_code_real bfd_reloc_code_real_type;
reloc_howto_type *bfd_reloc_type_lookup
   (bfd *abfd, bfd_reloc_code_real_type code);

const char *bfd_get_reloc_code_name (bfd_reloc_code_real_type code);



typedef struct bfd_symbol
{
# 4312 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  struct bfd *the_bfd;



  const char *name;




  symvalue value;
# 4408 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  flagword flags;




  struct bfd_section *section;


  union
    {
      void *p;
      bfd_vma i;
    }
  udata;
}
asymbol;




bfd_boolean bfd_is_local_label (bfd *abfd, asymbol *sym);

bfd_boolean bfd_is_local_label_name (bfd *abfd, const char *name);




bfd_boolean bfd_is_target_special_symbol (bfd *abfd, asymbol *sym);







bfd_boolean bfd_set_symtab
   (bfd *abfd, asymbol **location, unsigned int count);

void bfd_print_symbol_vandf (bfd *abfd, void *file, asymbol *symbol);




asymbol *_bfd_generic_make_empty_symbol (bfd *);




int bfd_decode_symclass (asymbol *symbol);

bfd_boolean bfd_is_undefined_symclass (int symclass);

void bfd_symbol_info (asymbol *symbol, symbol_info *ret);

bfd_boolean bfd_copy_private_symbol_data
   (bfd *ibfd, asymbol *isym, bfd *obfd, asymbol *osym);






struct bfd
{

  unsigned int id;


  const char *filename;


  const struct bfd_target *xvec;



  void *iostream;
  const struct bfd_iovec *iovec;



  bfd_boolean cacheable;




  bfd_boolean target_defaulted;



  struct bfd *lru_prev, *lru_next;



  ufile_ptr where;


  bfd_boolean opened_once;



  bfd_boolean mtime_set;


  long mtime;


  int ifd;


  bfd_format format;


  enum bfd_direction
    {
      no_direction = 0,
      read_direction = 1,
      write_direction = 2,
      both_direction = 3
    }
  direction;


  flagword flags;




  ufile_ptr origin;



  bfd_boolean output_has_begun;


  struct bfd_hash_table section_htab;


  struct bfd_section *sections;


  struct bfd_section *section_last;


  unsigned int section_count;



  bfd_vma start_address;


  unsigned int symcount;


  struct bfd_symbol **outsymbols;


  unsigned int dynsymcount;


  const struct bfd_arch_info *arch_info;


  bfd_boolean no_export;


  void *arelt_data;
  struct bfd *my_archive;
  struct bfd *next;
  struct bfd *archive_head;
  bfd_boolean has_armap;


  struct bfd *link_next;



  int archive_pass;


  union
    {
      struct aout_data_struct *aout_data;
      struct artdata *aout_ar_data;
      struct _oasys_data *oasys_obj_data;
      struct _oasys_ar_data *oasys_ar_data;
      struct coff_tdata *coff_obj_data;
      struct pe_tdata *pe_obj_data;
      struct xcoff_tdata *xcoff_obj_data;
      struct ecoff_tdata *ecoff_obj_data;
      struct ieee_data_struct *ieee_data;
      struct ieee_ar_data_struct *ieee_ar_data;
      struct srec_data_struct *srec_data;
      struct ihex_data_struct *ihex_data;
      struct tekhex_data_struct *tekhex_data;
      struct elf_obj_tdata *elf_obj_data;
      struct nlm_obj_tdata *nlm_obj_data;
      struct bout_data_struct *bout_data;
      struct mmo_data_struct *mmo_data;
      struct sun_core_struct *sun_core_data;
      struct sco5_core_struct *sco5_core_data;
      struct trad_core_struct *trad_core_data;
      struct som_data_struct *som_data;
      struct hpux_core_struct *hpux_core_data;
      struct hppabsd_core_struct *hppabsd_core_data;
      struct sgi_core_struct *sgi_core_data;
      struct lynx_core_struct *lynx_core_data;
      struct osf_core_struct *osf_core_data;
      struct cisco_core_struct *cisco_core_data;
      struct versados_data_struct *versados_data;
      struct netbsd_core_struct *netbsd_core_data;
      struct mach_o_data_struct *mach_o_data;
      struct mach_o_fat_data_struct *mach_o_fat_data;
      struct bfd_pef_data_struct *pef_data;
      struct bfd_pef_xlib_data_struct *pef_xlib_data;
      struct bfd_sym_data_struct *sym_data;
      void *any;
    }
  tdata;


  void *usrdata;




  void *memory;
};

typedef enum bfd_error
{
  bfd_error_no_error = 0,
  bfd_error_system_call,
  bfd_error_invalid_target,
  bfd_error_wrong_format,
  bfd_error_wrong_object_format,
  bfd_error_invalid_operation,
  bfd_error_no_memory,
  bfd_error_no_symbols,
  bfd_error_no_armap,
  bfd_error_no_more_archived_files,
  bfd_error_malformed_archive,
  bfd_error_file_not_recognized,
  bfd_error_file_ambiguously_recognized,
  bfd_error_no_contents,
  bfd_error_nonrepresentable_section,
  bfd_error_no_debug_section,
  bfd_error_bad_value,
  bfd_error_file_truncated,
  bfd_error_file_too_big,
  bfd_error_invalid_error_code
}
bfd_error_type;

bfd_error_type bfd_get_error (void);

void bfd_set_error (bfd_error_type error_tag);

const char *bfd_errmsg (bfd_error_type error_tag);

void bfd_perror (const char *message);

typedef void (*bfd_error_plugin_type) (const char *, ...);

bfd_error_plugin_type bfd_set_error_handler (bfd_error_plugin_type);

void bfd_set_error_program_name (const char *);

bfd_error_plugin_type bfd_get_error_handler (void);

long bfd_get_reloc_upper_bound (bfd *abfd, asection *sect);

long bfd_canonicalize_reloc
   (bfd *abfd, asection *sec, arelent **loc, asymbol **syms);

void bfd_set_reloc
   (bfd *abfd, asection *sec, arelent **rel, unsigned int count);

bfd_boolean bfd_set_file_flags (bfd *abfd, flagword flags);

int bfd_get_arch_size (bfd *abfd);

int bfd_get_sign_extend_vma (bfd *abfd);

bfd_boolean bfd_set_start_address (bfd *abfd, bfd_vma vma);

unsigned int bfd_get_gp_size (bfd *abfd);

void bfd_set_gp_size (bfd *abfd, unsigned int i);

bfd_vma bfd_scan_vma (const char *string, const char **end, int base);

bfd_boolean bfd_copy_private_header_data (bfd *ibfd, bfd *obfd);




bfd_boolean bfd_copy_private_bfd_data (bfd *ibfd, bfd *obfd);




bfd_boolean bfd_merge_private_bfd_data (bfd *ibfd, bfd *obfd);




bfd_boolean bfd_set_private_flags (bfd *abfd, flagword flags);
# 4803 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
extern bfd_byte *bfd_get_relocated_section_contents
  (bfd *, struct bfd_link_info *, struct bfd_link_order *, bfd_byte *,
   bfd_boolean, asymbol **);

bfd_boolean bfd_alt_mach_code (bfd *abfd, int alternative);

struct bfd_preserve
{
  void *marker;
  void *tdata;
  flagword flags;
  const struct bfd_arch_info *arch_info;
  struct bfd_section *sections;
  struct bfd_section *section_last;
  unsigned int section_count;
  struct bfd_hash_table section_htab;
};

bfd_boolean bfd_preserve_save (bfd *, struct bfd_preserve *);

void bfd_preserve_restore (bfd *, struct bfd_preserve *);

void bfd_preserve_finish (bfd *, struct bfd_preserve *);


symindex bfd_get_next_mapent
   (bfd *abfd, symindex previous, carsym **sym);

bfd_boolean bfd_set_archive_head (bfd *output, bfd *new_head);

bfd *bfd_openr_next_archived_file (bfd *archive, bfd *previous);


const char *bfd_core_file_failing_command (bfd *abfd);

int bfd_core_file_failing_signal (bfd *abfd);

bfd_boolean core_file_matches_executable_p
   (bfd *core_bfd, bfd *exec_bfd);

bfd_boolean generic_core_file_matches_executable_p
   (bfd *core_bfd, bfd *exec_bfd);
# 4868 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
enum bfd_flavour
{
  bfd_target_unknown_flavour,
  bfd_target_aout_flavour,
  bfd_target_coff_flavour,
  bfd_target_ecoff_flavour,
  bfd_target_xcoff_flavour,
  bfd_target_elf_flavour,
  bfd_target_ieee_flavour,
  bfd_target_nlm_flavour,
  bfd_target_oasys_flavour,
  bfd_target_tekhex_flavour,
  bfd_target_srec_flavour,
  bfd_target_ihex_flavour,
  bfd_target_som_flavour,
  bfd_target_os9k_flavour,
  bfd_target_versados_flavour,
  bfd_target_msdos_flavour,
  bfd_target_ovax_flavour,
  bfd_target_evax_flavour,
  bfd_target_mmo_flavour,
  bfd_target_mach_o_flavour,
  bfd_target_pef_flavour,
  bfd_target_pef_xlib_flavour,
  bfd_target_sym_flavour
};

enum bfd_endian { BFD_ENDIAN_BIG, BFD_ENDIAN_LITTLE, BFD_ENDIAN_UNKNOWN };


typedef struct bfd_link_info _bfd_link_info;

typedef struct bfd_target
{

  char *name;



  enum bfd_flavour flavour;


  enum bfd_endian byteorder;


  enum bfd_endian header_byteorder;



  flagword object_flags;



  flagword section_flags;



  char symbol_leading_char;


  char ar_pad_char;


  unsigned short ar_max_namelen;




  bfd_uint64_t (*bfd_getx64) (const void *);
  bfd_int64_t (*bfd_getx_signed_64) (const void *);
  void (*bfd_putx64) (bfd_uint64_t, void *);
  bfd_vma (*bfd_getx32) (const void *);
  bfd_signed_vma (*bfd_getx_signed_32) (const void *);
  void (*bfd_putx32) (bfd_vma, void *);
  bfd_vma (*bfd_getx16) (const void *);
  bfd_signed_vma (*bfd_getx_signed_16) (const void *);
  void (*bfd_putx16) (bfd_vma, void *);


  bfd_uint64_t (*bfd_h_getx64) (const void *);
  bfd_int64_t (*bfd_h_getx_signed_64) (const void *);
  void (*bfd_h_putx64) (bfd_uint64_t, void *);
  bfd_vma (*bfd_h_getx32) (const void *);
  bfd_signed_vma (*bfd_h_getx_signed_32) (const void *);
  void (*bfd_h_putx32) (bfd_vma, void *);
  bfd_vma (*bfd_h_getx16) (const void *);
  bfd_signed_vma (*bfd_h_getx_signed_16) (const void *);
  void (*bfd_h_putx16) (bfd_vma, void *);





  const struct bfd_target *(*_bfd_check_format[bfd_type_end]) (bfd *);


  bfd_boolean (*_bfd_set_format[bfd_type_end]) (bfd *);


  bfd_boolean (*_bfd_write_contents[bfd_type_end]) (bfd *);
# 4979 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_boolean (*_close_and_cleanup) (bfd *);

  bfd_boolean (*_bfd_free_cached_info) (bfd *);

  bfd_boolean (*_new_section_hook) (bfd *, sec_ptr);

  bfd_boolean (*_bfd_get_section_contents)
    (bfd *, sec_ptr, void *, file_ptr, bfd_size_type);
  bfd_boolean (*_bfd_get_section_contents_in_window)
    (bfd *, sec_ptr, bfd_window *, file_ptr, bfd_size_type);
# 5003 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_boolean (*_bfd_copy_private_bfd_data) (bfd *, bfd *);


  bfd_boolean (*_bfd_merge_private_bfd_data) (bfd *, bfd *);




  bfd_boolean (*_bfd_init_private_section_data)
    (bfd *, sec_ptr, bfd *, sec_ptr, struct bfd_link_info *);


  bfd_boolean (*_bfd_copy_private_section_data)
    (bfd *, sec_ptr, bfd *, sec_ptr);


  bfd_boolean (*_bfd_copy_private_symbol_data)
    (bfd *, asymbol *, bfd *, asymbol *);


  bfd_boolean (*_bfd_copy_private_header_data)
    (bfd *, bfd *);

  bfd_boolean (*_bfd_set_private_flags) (bfd *, flagword);


  bfd_boolean (*_bfd_print_private_bfd_data) (bfd *, void *);







  char * (*_core_file_failing_command) (bfd *);
  int (*_core_file_failing_signal) (bfd *);
  bfd_boolean (*_core_file_matches_executable_p) (bfd *, bfd *);
# 5054 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  bfd_boolean (*_bfd_slurp_armap) (bfd *);
  bfd_boolean (*_bfd_slurp_extended_name_table) (bfd *);
  bfd_boolean (*_bfd_construct_extended_name_table)
    (bfd *, char **, bfd_size_type *, const char **);
  void (*_bfd_truncate_arname) (bfd *, const char *, char *);
  bfd_boolean (*write_armap)
    (bfd *, unsigned int, struct orl *, unsigned int, int);
  void * (*_bfd_read_ar_hdr_fn) (bfd *);
  bfd * (*openr_next_archived_file) (bfd *, bfd *);

  bfd * (*_bfd_get_elt_at_index) (bfd *, symindex);
  int (*_bfd_stat_arch_elt) (bfd *, struct stat *);
  bfd_boolean (*_bfd_update_armap_timestamp) (bfd *);
# 5085 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  long (*_bfd_get_symtab_upper_bound) (bfd *);
  long (*_bfd_canonicalize_symtab)
    (bfd *, struct bfd_symbol **);
  struct bfd_symbol *
              (*_bfd_make_empty_symbol) (bfd *);
  void (*_bfd_print_symbol)
    (bfd *, void *, struct bfd_symbol *, bfd_print_symbol_type);

  void (*_bfd_get_symbol_info)
    (bfd *, struct bfd_symbol *, symbol_info *);

  bfd_boolean (*_bfd_is_local_label_name) (bfd *, const char *);
  bfd_boolean (*_bfd_is_target_special_symbol) (bfd *, asymbol *);
  alent * (*_get_lineno) (bfd *, struct bfd_symbol *);
  bfd_boolean (*_bfd_find_nearest_line)
    (bfd *, struct bfd_section *, struct bfd_symbol **, bfd_vma,
     const char **, const char **, unsigned int *);
  bfd_boolean (*_bfd_find_line)
    (bfd *, struct bfd_symbol **, struct bfd_symbol *,
     const char **, unsigned int *);
  bfd_boolean (*_bfd_find_inliner_info)
    (bfd *, const char **, const char **, unsigned int *);



  asymbol * (*_bfd_make_debug_symbol)
    (bfd *, void *, unsigned long size);


  long (*_read_minisymbols)
    (bfd *, bfd_boolean, void **, unsigned int *);


  asymbol * (*_minisymbol_to_symbol)
    (bfd *, bfd_boolean, const void *, asymbol *);







  long (*_get_reloc_upper_bound) (bfd *, sec_ptr);
  long (*_bfd_canonicalize_reloc)
    (bfd *, sec_ptr, arelent **, struct bfd_symbol **);

  reloc_howto_type *
              (*reloc_type_lookup) (bfd *, bfd_reloc_code_real_type);






  bfd_boolean (*_bfd_set_arch_mach)
    (bfd *, enum bfd_architecture, unsigned long);
  bfd_boolean (*_bfd_set_section_contents)
    (bfd *, sec_ptr, const void *, file_ptr, bfd_size_type);
# 5161 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  int (*_bfd_sizeof_headers) (bfd *, bfd_boolean);
  bfd_byte * (*_bfd_get_relocated_section_contents)
    (bfd *, struct bfd_link_info *, struct bfd_link_order *,
     bfd_byte *, bfd_boolean, struct bfd_symbol **);

  bfd_boolean (*_bfd_relax_section)
    (bfd *, struct bfd_section *, struct bfd_link_info *, bfd_boolean *);



  struct bfd_link_hash_table *
              (*_bfd_link_hash_table_create) (bfd *);


  void (*_bfd_link_hash_table_free) (struct bfd_link_hash_table *);


  bfd_boolean (*_bfd_link_add_symbols) (bfd *, struct bfd_link_info *);


  void (*_bfd_link_just_syms) (asection *, struct bfd_link_info *);



  bfd_boolean (*_bfd_final_link) (bfd *, struct bfd_link_info *);


  bfd_boolean (*_bfd_link_split_section) (bfd *, struct bfd_section *);


  bfd_boolean (*_bfd_gc_sections) (bfd *, struct bfd_link_info *);


  bfd_boolean (*_bfd_merge_sections) (bfd *, struct bfd_link_info *);


  bfd_boolean (*_bfd_is_group_section) (bfd *, const struct bfd_section *);


  bfd_boolean (*_bfd_discard_group) (bfd *, struct bfd_section *);



  void (*_section_already_linked) (bfd *, struct bfd_section *);
# 5215 "/Users/washi38/University/Labo/c_project_analysis/project/radare2/libr/asm/arch/include/mybfd.h" 3 4
  long (*_bfd_get_dynamic_symtab_upper_bound) (bfd *);

  long (*_bfd_canonicalize_dynamic_symtab)
    (bfd *, struct bfd_symbol **);

  long (*_bfd_get_synthetic_symtab)
    (bfd *, long, struct bfd_symbol **, long, struct bfd_symbol **,
     struct bfd_symbol **);

  long (*_bfd_get_dynamic_reloc_upper_bound) (bfd *);

  long (*_bfd_canonicalize_dynamic_reloc)
    (bfd *, arelent **, struct bfd_symbol **);


  const struct bfd_target * alternative_target;



  const void *backend_data;

} bfd_target;

bfd_boolean bfd_set_default_target (const char *name);

const bfd_target *bfd_find_target (const char *target_name, bfd *abfd);

const char ** bfd_target_list (void);

const bfd_target *bfd_search_for_target
   (int (*search_func) (const bfd_target *, void *),
    void *);


bfd_boolean bfd_check_format (bfd *abfd, bfd_format format);

bfd_boolean bfd_check_format_matches
   (bfd *abfd, bfd_format format, char ***matching);

bfd_boolean bfd_set_format (bfd *abfd, bfd_format format);

const char *bfd_format_string (bfd_format format);


bfd_boolean bfd_link_split_section (bfd *abfd, asection *sec);




void bfd_section_already_linked (bfd *abfd, asection *sec);





bfd_byte *bfd_simple_get_relocated_section_contents
   (bfd *abfd, asection *sec, bfd_byte *outbuf, asymbol **symbol_table);







static inline bfd_vma bfd_getl16 (const void *p) {
  const bfd_byte *addr = p;
  return (addr[1] << 8) | addr[0];
}

static inline bfd_vma bfd_getb16 (const void *p) {
  const bfd_byte *addr = p;
  return (addr[0] << 8) | addr[1];
}


static inline bfd_vma bfd_getb32 (const void *p) {
  const bfd_byte *addr = p;
  unsigned long v;

  v = (unsigned long) addr[0] << 24;
  v |= (unsigned long) addr[1] << 16;
  v |= (unsigned long) addr[2] << 8;
  v |= (unsigned long) addr[3];
  return v;
}

static inline bfd_vma bfd_getl32 (const void *p) {
  const bfd_byte *addr = p;
  unsigned long v;

  v = (unsigned long) addr[0];
  v |= (unsigned long) addr[1] << 8;
  v |= (unsigned long) addr[2] << 16;
  v |= (unsigned long) addr[3] << 24;
  return v;
}
# 26 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 2

# 1 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stdint.h" 1 3 4
# 9 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stdint.h" 3 4
# 1 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 1 3 4
# 32 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint8_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint8_t.h" 3 4
typedef unsigned char uint8_t;
# 33 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint16_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint16_t.h" 3 4
typedef unsigned short uint16_t;
# 34 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint32_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint32_t.h" 3 4
typedef unsigned int uint32_t;
# 35 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint64_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uint64_t.h" 3 4
typedef unsigned long long uint64_t;
# 36 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 2 3 4


typedef int8_t int_least8_t;
typedef int16_t int_least16_t;
typedef int32_t int_least32_t;
typedef int64_t int_least64_t;
typedef uint8_t uint_least8_t;
typedef uint16_t uint_least16_t;
typedef uint32_t uint_least32_t;
typedef uint64_t uint_least64_t;



typedef int8_t int_fast8_t;
typedef int16_t int_fast16_t;
typedef int32_t int_fast32_t;
typedef int64_t int_fast64_t;
typedef uint8_t uint_fast8_t;
typedef uint16_t uint_fast16_t;
typedef uint32_t uint_fast32_t;
typedef uint64_t uint_fast64_t;
# 67 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_intmax_t.h" 1 3 4
# 32 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_intmax_t.h" 3 4
typedef long int intmax_t;
# 68 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uintmax_t.h" 1 3 4
# 32 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/_types/_uintmax_t.h" 3 4
typedef long unsigned int uintmax_t;
# 69 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include-fixed/stdint.h" 2 3 4
# 10 "/usr/local/Cellar/gcc/11.2.0_3/lib/gcc/11/gcc/x86_64-apple-darwin20/11/include/stdint.h" 2 3 4
# 28 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 2
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 1 3 4
# 66 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 1 3 4
# 79 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 3 4
typedef enum {
 P_ALL,
 P_PID,
 P_PGID
} idtype_t;





# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_pid_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_pid_t.h" 3 4
typedef __darwin_pid_t pid_t;
# 90 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_id_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_id_t.h" 3 4
typedef __darwin_id_t id_t;
# 91 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 2 3 4
# 109 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 1 3 4
# 73 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/appleapiopts.h" 1 3 4
# 74 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4
# 82 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/signal.h" 1 3 4
# 32 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/signal.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/signal.h" 1 3 4
# 39 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/signal.h" 3 4
typedef int sig_atomic_t;
# 33 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/signal.h" 2 3 4
# 83 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4
# 146 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_mcontext.h" 1 3 4
# 29 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_mcontext.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_mcontext.h" 1 3 4
# 34 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_mcontext.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/machine/_structs.h" 1 3 4
# 33 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/machine/_structs.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 1 3 4
# 46 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_i386_thread_state
{
    unsigned int __eax;
    unsigned int __ebx;
    unsigned int __ecx;
    unsigned int __edx;
    unsigned int __edi;
    unsigned int __esi;
    unsigned int __ebp;
    unsigned int __esp;
    unsigned int __ss;
    unsigned int __eflags;
    unsigned int __eip;
    unsigned int __cs;
    unsigned int __ds;
    unsigned int __es;
    unsigned int __fs;
    unsigned int __gs;
};
# 92 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_fp_control
{
    unsigned short __invalid :1,
        __denorm :1,
    __zdiv :1,
    __ovrfl :1,
    __undfl :1,
    __precis :1,
      :2,
    __pc :2,





    __rc :2,






             :1,
      :3;
};
typedef struct __darwin_fp_control __darwin_fp_control_t;
# 150 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_fp_status
{
    unsigned short __invalid :1,
        __denorm :1,
    __zdiv :1,
    __ovrfl :1,
    __undfl :1,
    __precis :1,
    __stkflt :1,
    __errsumm :1,
    __c0 :1,
    __c1 :1,
    __c2 :1,
    __tos :3,
    __c3 :1,
    __busy :1;
};
typedef struct __darwin_fp_status __darwin_fp_status_t;
# 194 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_mmst_reg
{
 char __mmst_reg[10];
 char __mmst_rsrv[6];
};
# 213 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_xmm_reg
{
 char __xmm_reg[16];
};
# 229 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_ymm_reg
{
 char __ymm_reg[32];
};
# 245 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_zmm_reg
{
 char __zmm_reg[64];
};
# 259 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_opmask_reg
{
 char __opmask_reg[8];
};
# 281 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_i386_float_state
{
 int __fpu_reserved[2];
 struct __darwin_fp_control __fpu_fcw;
 struct __darwin_fp_status __fpu_fsw;
 __uint8_t __fpu_ftw;
 __uint8_t __fpu_rsrv1;
 __uint16_t __fpu_fop;
 __uint32_t __fpu_ip;
 __uint16_t __fpu_cs;
 __uint16_t __fpu_rsrv2;
 __uint32_t __fpu_dp;
 __uint16_t __fpu_ds;
 __uint16_t __fpu_rsrv3;
 __uint32_t __fpu_mxcsr;
 __uint32_t __fpu_mxcsrmask;
 struct __darwin_mmst_reg __fpu_stmm0;
 struct __darwin_mmst_reg __fpu_stmm1;
 struct __darwin_mmst_reg __fpu_stmm2;
 struct __darwin_mmst_reg __fpu_stmm3;
 struct __darwin_mmst_reg __fpu_stmm4;
 struct __darwin_mmst_reg __fpu_stmm5;
 struct __darwin_mmst_reg __fpu_stmm6;
 struct __darwin_mmst_reg __fpu_stmm7;
 struct __darwin_xmm_reg __fpu_xmm0;
 struct __darwin_xmm_reg __fpu_xmm1;
 struct __darwin_xmm_reg __fpu_xmm2;
 struct __darwin_xmm_reg __fpu_xmm3;
 struct __darwin_xmm_reg __fpu_xmm4;
 struct __darwin_xmm_reg __fpu_xmm5;
 struct __darwin_xmm_reg __fpu_xmm6;
 struct __darwin_xmm_reg __fpu_xmm7;
 char __fpu_rsrv4[14*16];
 int __fpu_reserved1;
};


struct __darwin_i386_avx_state
{
 int __fpu_reserved[2];
 struct __darwin_fp_control __fpu_fcw;
 struct __darwin_fp_status __fpu_fsw;
 __uint8_t __fpu_ftw;
 __uint8_t __fpu_rsrv1;
 __uint16_t __fpu_fop;
 __uint32_t __fpu_ip;
 __uint16_t __fpu_cs;
 __uint16_t __fpu_rsrv2;
 __uint32_t __fpu_dp;
 __uint16_t __fpu_ds;
 __uint16_t __fpu_rsrv3;
 __uint32_t __fpu_mxcsr;
 __uint32_t __fpu_mxcsrmask;
 struct __darwin_mmst_reg __fpu_stmm0;
 struct __darwin_mmst_reg __fpu_stmm1;
 struct __darwin_mmst_reg __fpu_stmm2;
 struct __darwin_mmst_reg __fpu_stmm3;
 struct __darwin_mmst_reg __fpu_stmm4;
 struct __darwin_mmst_reg __fpu_stmm5;
 struct __darwin_mmst_reg __fpu_stmm6;
 struct __darwin_mmst_reg __fpu_stmm7;
 struct __darwin_xmm_reg __fpu_xmm0;
 struct __darwin_xmm_reg __fpu_xmm1;
 struct __darwin_xmm_reg __fpu_xmm2;
 struct __darwin_xmm_reg __fpu_xmm3;
 struct __darwin_xmm_reg __fpu_xmm4;
 struct __darwin_xmm_reg __fpu_xmm5;
 struct __darwin_xmm_reg __fpu_xmm6;
 struct __darwin_xmm_reg __fpu_xmm7;
 char __fpu_rsrv4[14*16];
 int __fpu_reserved1;
 char __avx_reserved1[64];
 struct __darwin_xmm_reg __fpu_ymmh0;
 struct __darwin_xmm_reg __fpu_ymmh1;
 struct __darwin_xmm_reg __fpu_ymmh2;
 struct __darwin_xmm_reg __fpu_ymmh3;
 struct __darwin_xmm_reg __fpu_ymmh4;
 struct __darwin_xmm_reg __fpu_ymmh5;
 struct __darwin_xmm_reg __fpu_ymmh6;
 struct __darwin_xmm_reg __fpu_ymmh7;
};


struct __darwin_i386_avx512_state
{
 int __fpu_reserved[2];
 struct __darwin_fp_control __fpu_fcw;
 struct __darwin_fp_status __fpu_fsw;
 __uint8_t __fpu_ftw;
 __uint8_t __fpu_rsrv1;
 __uint16_t __fpu_fop;
 __uint32_t __fpu_ip;
 __uint16_t __fpu_cs;
 __uint16_t __fpu_rsrv2;
 __uint32_t __fpu_dp;
 __uint16_t __fpu_ds;
 __uint16_t __fpu_rsrv3;
 __uint32_t __fpu_mxcsr;
 __uint32_t __fpu_mxcsrmask;
 struct __darwin_mmst_reg __fpu_stmm0;
 struct __darwin_mmst_reg __fpu_stmm1;
 struct __darwin_mmst_reg __fpu_stmm2;
 struct __darwin_mmst_reg __fpu_stmm3;
 struct __darwin_mmst_reg __fpu_stmm4;
 struct __darwin_mmst_reg __fpu_stmm5;
 struct __darwin_mmst_reg __fpu_stmm6;
 struct __darwin_mmst_reg __fpu_stmm7;
 struct __darwin_xmm_reg __fpu_xmm0;
 struct __darwin_xmm_reg __fpu_xmm1;
 struct __darwin_xmm_reg __fpu_xmm2;
 struct __darwin_xmm_reg __fpu_xmm3;
 struct __darwin_xmm_reg __fpu_xmm4;
 struct __darwin_xmm_reg __fpu_xmm5;
 struct __darwin_xmm_reg __fpu_xmm6;
 struct __darwin_xmm_reg __fpu_xmm7;
 char __fpu_rsrv4[14*16];
 int __fpu_reserved1;
 char __avx_reserved1[64];
 struct __darwin_xmm_reg __fpu_ymmh0;
 struct __darwin_xmm_reg __fpu_ymmh1;
 struct __darwin_xmm_reg __fpu_ymmh2;
 struct __darwin_xmm_reg __fpu_ymmh3;
 struct __darwin_xmm_reg __fpu_ymmh4;
 struct __darwin_xmm_reg __fpu_ymmh5;
 struct __darwin_xmm_reg __fpu_ymmh6;
 struct __darwin_xmm_reg __fpu_ymmh7;
 struct __darwin_opmask_reg __fpu_k0;
 struct __darwin_opmask_reg __fpu_k1;
 struct __darwin_opmask_reg __fpu_k2;
 struct __darwin_opmask_reg __fpu_k3;
 struct __darwin_opmask_reg __fpu_k4;
 struct __darwin_opmask_reg __fpu_k5;
 struct __darwin_opmask_reg __fpu_k6;
 struct __darwin_opmask_reg __fpu_k7;
 struct __darwin_ymm_reg __fpu_zmmh0;
 struct __darwin_ymm_reg __fpu_zmmh1;
 struct __darwin_ymm_reg __fpu_zmmh2;
 struct __darwin_ymm_reg __fpu_zmmh3;
 struct __darwin_ymm_reg __fpu_zmmh4;
 struct __darwin_ymm_reg __fpu_zmmh5;
 struct __darwin_ymm_reg __fpu_zmmh6;
 struct __darwin_ymm_reg __fpu_zmmh7;
};
# 575 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_i386_exception_state
{
 __uint16_t __trapno;
 __uint16_t __cpu;
 __uint32_t __err;
 __uint32_t __faultvaddr;
};
# 595 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_x86_debug_state32
{
 unsigned int __dr0;
 unsigned int __dr1;
 unsigned int __dr2;
 unsigned int __dr3;
 unsigned int __dr4;
 unsigned int __dr5;
 unsigned int __dr6;
 unsigned int __dr7;
};


struct __x86_instruction_state
{
        int __insn_stream_valid_bytes;
        int __insn_offset;
 int __out_of_synch;





        __uint8_t __insn_bytes[(2448 - 64 - 4)];

 __uint8_t __insn_cacheline[64];
};


struct __last_branch_record
{
 __uint64_t __from_ip;
 __uint64_t __to_ip;
 __uint32_t __mispredict : 1,
   __tsx_abort : 1,
   __in_tsx : 1,
   __cycle_count: 16,
   __reserved : 13;
};


struct __last_branch_state
{
        int __lbr_count;
 __uint32_t __lbr_supported_tsx : 1,
     __lbr_supported_cycle_count : 1,
     __reserved : 30;

 struct __last_branch_record __lbrs[32];
};
# 702 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __x86_pagein_state
{
 int __pagein_error;
};







struct __darwin_x86_thread_state64
{
 __uint64_t __rax;
 __uint64_t __rbx;
 __uint64_t __rcx;
 __uint64_t __rdx;
 __uint64_t __rdi;
 __uint64_t __rsi;
 __uint64_t __rbp;
 __uint64_t __rsp;
 __uint64_t __r8;
 __uint64_t __r9;
 __uint64_t __r10;
 __uint64_t __r11;
 __uint64_t __r12;
 __uint64_t __r13;
 __uint64_t __r14;
 __uint64_t __r15;
 __uint64_t __rip;
 __uint64_t __rflags;
 __uint64_t __cs;
 __uint64_t __fs;
 __uint64_t __gs;
};
# 771 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_x86_thread_full_state64
{
 struct __darwin_x86_thread_state64 __ss64;
 __uint64_t __ds;
 __uint64_t __es;
 __uint64_t __ss;
 __uint64_t __gsbase;
};
# 794 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_x86_float_state64
{
 int __fpu_reserved[2];
 struct __darwin_fp_control __fpu_fcw;
 struct __darwin_fp_status __fpu_fsw;
 __uint8_t __fpu_ftw;
 __uint8_t __fpu_rsrv1;
 __uint16_t __fpu_fop;


 __uint32_t __fpu_ip;
 __uint16_t __fpu_cs;

 __uint16_t __fpu_rsrv2;


 __uint32_t __fpu_dp;
 __uint16_t __fpu_ds;

 __uint16_t __fpu_rsrv3;
 __uint32_t __fpu_mxcsr;
 __uint32_t __fpu_mxcsrmask;
 struct __darwin_mmst_reg __fpu_stmm0;
 struct __darwin_mmst_reg __fpu_stmm1;
 struct __darwin_mmst_reg __fpu_stmm2;
 struct __darwin_mmst_reg __fpu_stmm3;
 struct __darwin_mmst_reg __fpu_stmm4;
 struct __darwin_mmst_reg __fpu_stmm5;
 struct __darwin_mmst_reg __fpu_stmm6;
 struct __darwin_mmst_reg __fpu_stmm7;
 struct __darwin_xmm_reg __fpu_xmm0;
 struct __darwin_xmm_reg __fpu_xmm1;
 struct __darwin_xmm_reg __fpu_xmm2;
 struct __darwin_xmm_reg __fpu_xmm3;
 struct __darwin_xmm_reg __fpu_xmm4;
 struct __darwin_xmm_reg __fpu_xmm5;
 struct __darwin_xmm_reg __fpu_xmm6;
 struct __darwin_xmm_reg __fpu_xmm7;
 struct __darwin_xmm_reg __fpu_xmm8;
 struct __darwin_xmm_reg __fpu_xmm9;
 struct __darwin_xmm_reg __fpu_xmm10;
 struct __darwin_xmm_reg __fpu_xmm11;
 struct __darwin_xmm_reg __fpu_xmm12;
 struct __darwin_xmm_reg __fpu_xmm13;
 struct __darwin_xmm_reg __fpu_xmm14;
 struct __darwin_xmm_reg __fpu_xmm15;
 char __fpu_rsrv4[6*16];
 int __fpu_reserved1;
};


struct __darwin_x86_avx_state64
{
 int __fpu_reserved[2];
 struct __darwin_fp_control __fpu_fcw;
 struct __darwin_fp_status __fpu_fsw;
 __uint8_t __fpu_ftw;
 __uint8_t __fpu_rsrv1;
 __uint16_t __fpu_fop;


 __uint32_t __fpu_ip;
 __uint16_t __fpu_cs;

 __uint16_t __fpu_rsrv2;


 __uint32_t __fpu_dp;
 __uint16_t __fpu_ds;

 __uint16_t __fpu_rsrv3;
 __uint32_t __fpu_mxcsr;
 __uint32_t __fpu_mxcsrmask;
 struct __darwin_mmst_reg __fpu_stmm0;
 struct __darwin_mmst_reg __fpu_stmm1;
 struct __darwin_mmst_reg __fpu_stmm2;
 struct __darwin_mmst_reg __fpu_stmm3;
 struct __darwin_mmst_reg __fpu_stmm4;
 struct __darwin_mmst_reg __fpu_stmm5;
 struct __darwin_mmst_reg __fpu_stmm6;
 struct __darwin_mmst_reg __fpu_stmm7;
 struct __darwin_xmm_reg __fpu_xmm0;
 struct __darwin_xmm_reg __fpu_xmm1;
 struct __darwin_xmm_reg __fpu_xmm2;
 struct __darwin_xmm_reg __fpu_xmm3;
 struct __darwin_xmm_reg __fpu_xmm4;
 struct __darwin_xmm_reg __fpu_xmm5;
 struct __darwin_xmm_reg __fpu_xmm6;
 struct __darwin_xmm_reg __fpu_xmm7;
 struct __darwin_xmm_reg __fpu_xmm8;
 struct __darwin_xmm_reg __fpu_xmm9;
 struct __darwin_xmm_reg __fpu_xmm10;
 struct __darwin_xmm_reg __fpu_xmm11;
 struct __darwin_xmm_reg __fpu_xmm12;
 struct __darwin_xmm_reg __fpu_xmm13;
 struct __darwin_xmm_reg __fpu_xmm14;
 struct __darwin_xmm_reg __fpu_xmm15;
 char __fpu_rsrv4[6*16];
 int __fpu_reserved1;
 char __avx_reserved1[64];
 struct __darwin_xmm_reg __fpu_ymmh0;
 struct __darwin_xmm_reg __fpu_ymmh1;
 struct __darwin_xmm_reg __fpu_ymmh2;
 struct __darwin_xmm_reg __fpu_ymmh3;
 struct __darwin_xmm_reg __fpu_ymmh4;
 struct __darwin_xmm_reg __fpu_ymmh5;
 struct __darwin_xmm_reg __fpu_ymmh6;
 struct __darwin_xmm_reg __fpu_ymmh7;
 struct __darwin_xmm_reg __fpu_ymmh8;
 struct __darwin_xmm_reg __fpu_ymmh9;
 struct __darwin_xmm_reg __fpu_ymmh10;
 struct __darwin_xmm_reg __fpu_ymmh11;
 struct __darwin_xmm_reg __fpu_ymmh12;
 struct __darwin_xmm_reg __fpu_ymmh13;
 struct __darwin_xmm_reg __fpu_ymmh14;
 struct __darwin_xmm_reg __fpu_ymmh15;
};


struct __darwin_x86_avx512_state64
{
 int __fpu_reserved[2];
 struct __darwin_fp_control __fpu_fcw;
 struct __darwin_fp_status __fpu_fsw;
 __uint8_t __fpu_ftw;
 __uint8_t __fpu_rsrv1;
 __uint16_t __fpu_fop;


 __uint32_t __fpu_ip;
 __uint16_t __fpu_cs;

 __uint16_t __fpu_rsrv2;


 __uint32_t __fpu_dp;
 __uint16_t __fpu_ds;

 __uint16_t __fpu_rsrv3;
 __uint32_t __fpu_mxcsr;
 __uint32_t __fpu_mxcsrmask;
 struct __darwin_mmst_reg __fpu_stmm0;
 struct __darwin_mmst_reg __fpu_stmm1;
 struct __darwin_mmst_reg __fpu_stmm2;
 struct __darwin_mmst_reg __fpu_stmm3;
 struct __darwin_mmst_reg __fpu_stmm4;
 struct __darwin_mmst_reg __fpu_stmm5;
 struct __darwin_mmst_reg __fpu_stmm6;
 struct __darwin_mmst_reg __fpu_stmm7;
 struct __darwin_xmm_reg __fpu_xmm0;
 struct __darwin_xmm_reg __fpu_xmm1;
 struct __darwin_xmm_reg __fpu_xmm2;
 struct __darwin_xmm_reg __fpu_xmm3;
 struct __darwin_xmm_reg __fpu_xmm4;
 struct __darwin_xmm_reg __fpu_xmm5;
 struct __darwin_xmm_reg __fpu_xmm6;
 struct __darwin_xmm_reg __fpu_xmm7;
 struct __darwin_xmm_reg __fpu_xmm8;
 struct __darwin_xmm_reg __fpu_xmm9;
 struct __darwin_xmm_reg __fpu_xmm10;
 struct __darwin_xmm_reg __fpu_xmm11;
 struct __darwin_xmm_reg __fpu_xmm12;
 struct __darwin_xmm_reg __fpu_xmm13;
 struct __darwin_xmm_reg __fpu_xmm14;
 struct __darwin_xmm_reg __fpu_xmm15;
 char __fpu_rsrv4[6*16];
 int __fpu_reserved1;
 char __avx_reserved1[64];
 struct __darwin_xmm_reg __fpu_ymmh0;
 struct __darwin_xmm_reg __fpu_ymmh1;
 struct __darwin_xmm_reg __fpu_ymmh2;
 struct __darwin_xmm_reg __fpu_ymmh3;
 struct __darwin_xmm_reg __fpu_ymmh4;
 struct __darwin_xmm_reg __fpu_ymmh5;
 struct __darwin_xmm_reg __fpu_ymmh6;
 struct __darwin_xmm_reg __fpu_ymmh7;
 struct __darwin_xmm_reg __fpu_ymmh8;
 struct __darwin_xmm_reg __fpu_ymmh9;
 struct __darwin_xmm_reg __fpu_ymmh10;
 struct __darwin_xmm_reg __fpu_ymmh11;
 struct __darwin_xmm_reg __fpu_ymmh12;
 struct __darwin_xmm_reg __fpu_ymmh13;
 struct __darwin_xmm_reg __fpu_ymmh14;
 struct __darwin_xmm_reg __fpu_ymmh15;
 struct __darwin_opmask_reg __fpu_k0;
 struct __darwin_opmask_reg __fpu_k1;
 struct __darwin_opmask_reg __fpu_k2;
 struct __darwin_opmask_reg __fpu_k3;
 struct __darwin_opmask_reg __fpu_k4;
 struct __darwin_opmask_reg __fpu_k5;
 struct __darwin_opmask_reg __fpu_k6;
 struct __darwin_opmask_reg __fpu_k7;
 struct __darwin_ymm_reg __fpu_zmmh0;
 struct __darwin_ymm_reg __fpu_zmmh1;
 struct __darwin_ymm_reg __fpu_zmmh2;
 struct __darwin_ymm_reg __fpu_zmmh3;
 struct __darwin_ymm_reg __fpu_zmmh4;
 struct __darwin_ymm_reg __fpu_zmmh5;
 struct __darwin_ymm_reg __fpu_zmmh6;
 struct __darwin_ymm_reg __fpu_zmmh7;
 struct __darwin_ymm_reg __fpu_zmmh8;
 struct __darwin_ymm_reg __fpu_zmmh9;
 struct __darwin_ymm_reg __fpu_zmmh10;
 struct __darwin_ymm_reg __fpu_zmmh11;
 struct __darwin_ymm_reg __fpu_zmmh12;
 struct __darwin_ymm_reg __fpu_zmmh13;
 struct __darwin_ymm_reg __fpu_zmmh14;
 struct __darwin_ymm_reg __fpu_zmmh15;
 struct __darwin_zmm_reg __fpu_zmm16;
 struct __darwin_zmm_reg __fpu_zmm17;
 struct __darwin_zmm_reg __fpu_zmm18;
 struct __darwin_zmm_reg __fpu_zmm19;
 struct __darwin_zmm_reg __fpu_zmm20;
 struct __darwin_zmm_reg __fpu_zmm21;
 struct __darwin_zmm_reg __fpu_zmm22;
 struct __darwin_zmm_reg __fpu_zmm23;
 struct __darwin_zmm_reg __fpu_zmm24;
 struct __darwin_zmm_reg __fpu_zmm25;
 struct __darwin_zmm_reg __fpu_zmm26;
 struct __darwin_zmm_reg __fpu_zmm27;
 struct __darwin_zmm_reg __fpu_zmm28;
 struct __darwin_zmm_reg __fpu_zmm29;
 struct __darwin_zmm_reg __fpu_zmm30;
 struct __darwin_zmm_reg __fpu_zmm31;
};
# 1252 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_x86_exception_state64
{
    __uint16_t __trapno;
    __uint16_t __cpu;
    __uint32_t __err;
    __uint64_t __faultvaddr;
};
# 1272 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_x86_debug_state64
{
 __uint64_t __dr0;
 __uint64_t __dr1;
 __uint64_t __dr2;
 __uint64_t __dr3;
 __uint64_t __dr4;
 __uint64_t __dr5;
 __uint64_t __dr6;
 __uint64_t __dr7;
};
# 1300 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/i386/_structs.h" 3 4
struct __darwin_x86_cpmu_state64
{
 __uint64_t __ctrs[16];
};
# 34 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/mach/machine/_structs.h" 2 3 4
# 35 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_mcontext.h" 2 3 4




struct __darwin_mcontext32
{
 struct __darwin_i386_exception_state __es;
 struct __darwin_i386_thread_state __ss;
 struct __darwin_i386_float_state __fs;
};


struct __darwin_mcontext_avx32
{
 struct __darwin_i386_exception_state __es;
 struct __darwin_i386_thread_state __ss;
 struct __darwin_i386_avx_state __fs;
};



struct __darwin_mcontext_avx512_32
{
 struct __darwin_i386_exception_state __es;
 struct __darwin_i386_thread_state __ss;
 struct __darwin_i386_avx512_state __fs;
};
# 97 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_mcontext.h" 3 4
struct __darwin_mcontext64
{
 struct __darwin_x86_exception_state64 __es;
 struct __darwin_x86_thread_state64 __ss;
 struct __darwin_x86_float_state64 __fs;
};


struct __darwin_mcontext64_full
{
 struct __darwin_x86_exception_state64 __es;
 struct __darwin_x86_thread_full_state64 __ss;
 struct __darwin_x86_float_state64 __fs;
};


struct __darwin_mcontext_avx64
{
 struct __darwin_x86_exception_state64 __es;
 struct __darwin_x86_thread_state64 __ss;
 struct __darwin_x86_avx_state64 __fs;
};


struct __darwin_mcontext_avx64_full
{
 struct __darwin_x86_exception_state64 __es;
 struct __darwin_x86_thread_full_state64 __ss;
 struct __darwin_x86_avx_state64 __fs;
};



struct __darwin_mcontext_avx512_64
{
 struct __darwin_x86_exception_state64 __es;
 struct __darwin_x86_thread_state64 __ss;
 struct __darwin_x86_avx512_state64 __fs;
};


struct __darwin_mcontext_avx512_64_full
{
 struct __darwin_x86_exception_state64 __es;
 struct __darwin_x86_thread_full_state64 __ss;
 struct __darwin_x86_avx512_state64 __fs;
};
# 204 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/_mcontext.h" 3 4
typedef struct __darwin_mcontext64 *mcontext_t;
# 30 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_mcontext.h" 2 3 4
# 147 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_pthread/_pthread_attr_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_pthread/_pthread_attr_t.h" 3 4
typedef __darwin_pthread_attr_t pthread_attr_t;
# 149 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_sigaltstack.h" 1 3 4
# 42 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_sigaltstack.h" 3 4
struct __darwin_sigaltstack
{
 void *ss_sp;
 __darwin_size_t ss_size;
 int ss_flags;
};
typedef struct __darwin_sigaltstack stack_t;
# 151 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ucontext.h" 1 3 4
# 39 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ucontext.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/_mcontext.h" 1 3 4
# 40 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ucontext.h" 2 3 4



struct __darwin_ucontext
{
 int uc_onstack;
 __darwin_sigset_t uc_sigmask;
 struct __darwin_sigaltstack uc_stack;
 struct __darwin_ucontext *uc_link;
 __darwin_size_t uc_mcsize;
 struct __darwin_mcontext64 *uc_mcontext;



};


typedef struct __darwin_ucontext ucontext_t;
# 152 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_sigset_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_sigset_t.h" 3 4
typedef __darwin_sigset_t sigset_t;
# 155 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_uid_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_uid_t.h" 3 4
typedef __darwin_uid_t uid_t;
# 157 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 2 3 4

union sigval {

 int sival_int;
 void *sival_ptr;
};





struct sigevent {
 int sigev_notify;
 int sigev_signo;
 union sigval sigev_value;
 void (*sigev_notify_function)(union sigval);
 pthread_attr_t *sigev_notify_attributes;
};


typedef struct __siginfo {
 int si_signo;
 int si_errno;
 int si_code;
 pid_t si_pid;
 uid_t si_uid;
 int si_status;
 void *si_addr;
 union sigval si_value;
 long si_band;
 unsigned long __pad[7];
} siginfo_t;
# 269 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 3 4
union __sigaction_u {
 void (*__sa_handler)(int);
 void (*__sa_sigaction)(int, struct __siginfo *,
     void *);
};


struct __sigaction {
 union __sigaction_u __sigaction_u;
 void (*sa_tramp)(void *, int, int, siginfo_t *, void *);
 sigset_t sa_mask;
 int sa_flags;
};




struct sigaction {
 union __sigaction_u __sigaction_u;
 sigset_t sa_mask;
 int sa_flags;
};
# 331 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 3 4
typedef void (*sig_t)(int);
# 348 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 3 4
struct sigvec {
 void (*sv_handler)(int);
 int sv_mask;
 int sv_flags;
};
# 367 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 3 4
struct sigstack {
 char *ss_sp;
 int ss_onstack;
};
# 389 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/signal.h" 3 4

    void(*signal(int, void (*)(int)))(int);

# 110 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 1 3 4
# 80 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_timeval.h" 1 3 4
# 34 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_timeval.h" 3 4
struct timeval
{
 __darwin_time_t tv_sec;
 __darwin_suseconds_t tv_usec;
};
# 81 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 2 3 4
# 89 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
typedef __uint64_t rlim_t;
# 152 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
struct rusage {
 struct timeval ru_utime;
 struct timeval ru_stime;
# 163 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
 long ru_maxrss;

 long ru_ixrss;
 long ru_idrss;
 long ru_isrss;
 long ru_minflt;
 long ru_majflt;
 long ru_nswap;
 long ru_inblock;
 long ru_oublock;
 long ru_msgsnd;
 long ru_msgrcv;
 long ru_nsignals;
 long ru_nvcsw;
 long ru_nivcsw;


};
# 199 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
typedef void *rusage_info_t;

struct rusage_info_v0 {
 uint8_t ri_uuid[16];
 uint64_t ri_user_time;
 uint64_t ri_system_time;
 uint64_t ri_pkg_idle_wkups;
 uint64_t ri_interrupt_wkups;
 uint64_t ri_pageins;
 uint64_t ri_wired_size;
 uint64_t ri_resident_size;
 uint64_t ri_phys_footprint;
 uint64_t ri_proc_start_abstime;
 uint64_t ri_proc_exit_abstime;
};

struct rusage_info_v1 {
 uint8_t ri_uuid[16];
 uint64_t ri_user_time;
 uint64_t ri_system_time;
 uint64_t ri_pkg_idle_wkups;
 uint64_t ri_interrupt_wkups;
 uint64_t ri_pageins;
 uint64_t ri_wired_size;
 uint64_t ri_resident_size;
 uint64_t ri_phys_footprint;
 uint64_t ri_proc_start_abstime;
 uint64_t ri_proc_exit_abstime;
 uint64_t ri_child_user_time;
 uint64_t ri_child_system_time;
 uint64_t ri_child_pkg_idle_wkups;
 uint64_t ri_child_interrupt_wkups;
 uint64_t ri_child_pageins;
 uint64_t ri_child_elapsed_abstime;
};

struct rusage_info_v2 {
 uint8_t ri_uuid[16];
 uint64_t ri_user_time;
 uint64_t ri_system_time;
 uint64_t ri_pkg_idle_wkups;
 uint64_t ri_interrupt_wkups;
 uint64_t ri_pageins;
 uint64_t ri_wired_size;
 uint64_t ri_resident_size;
 uint64_t ri_phys_footprint;
 uint64_t ri_proc_start_abstime;
 uint64_t ri_proc_exit_abstime;
 uint64_t ri_child_user_time;
 uint64_t ri_child_system_time;
 uint64_t ri_child_pkg_idle_wkups;
 uint64_t ri_child_interrupt_wkups;
 uint64_t ri_child_pageins;
 uint64_t ri_child_elapsed_abstime;
 uint64_t ri_diskio_bytesread;
 uint64_t ri_diskio_byteswritten;
};

struct rusage_info_v3 {
 uint8_t ri_uuid[16];
 uint64_t ri_user_time;
 uint64_t ri_system_time;
 uint64_t ri_pkg_idle_wkups;
 uint64_t ri_interrupt_wkups;
 uint64_t ri_pageins;
 uint64_t ri_wired_size;
 uint64_t ri_resident_size;
 uint64_t ri_phys_footprint;
 uint64_t ri_proc_start_abstime;
 uint64_t ri_proc_exit_abstime;
 uint64_t ri_child_user_time;
 uint64_t ri_child_system_time;
 uint64_t ri_child_pkg_idle_wkups;
 uint64_t ri_child_interrupt_wkups;
 uint64_t ri_child_pageins;
 uint64_t ri_child_elapsed_abstime;
 uint64_t ri_diskio_bytesread;
 uint64_t ri_diskio_byteswritten;
 uint64_t ri_cpu_time_qos_default;
 uint64_t ri_cpu_time_qos_maintenance;
 uint64_t ri_cpu_time_qos_background;
 uint64_t ri_cpu_time_qos_utility;
 uint64_t ri_cpu_time_qos_legacy;
 uint64_t ri_cpu_time_qos_user_initiated;
 uint64_t ri_cpu_time_qos_user_interactive;
 uint64_t ri_billed_system_time;
 uint64_t ri_serviced_system_time;
};

struct rusage_info_v4 {
 uint8_t ri_uuid[16];
 uint64_t ri_user_time;
 uint64_t ri_system_time;
 uint64_t ri_pkg_idle_wkups;
 uint64_t ri_interrupt_wkups;
 uint64_t ri_pageins;
 uint64_t ri_wired_size;
 uint64_t ri_resident_size;
 uint64_t ri_phys_footprint;
 uint64_t ri_proc_start_abstime;
 uint64_t ri_proc_exit_abstime;
 uint64_t ri_child_user_time;
 uint64_t ri_child_system_time;
 uint64_t ri_child_pkg_idle_wkups;
 uint64_t ri_child_interrupt_wkups;
 uint64_t ri_child_pageins;
 uint64_t ri_child_elapsed_abstime;
 uint64_t ri_diskio_bytesread;
 uint64_t ri_diskio_byteswritten;
 uint64_t ri_cpu_time_qos_default;
 uint64_t ri_cpu_time_qos_maintenance;
 uint64_t ri_cpu_time_qos_background;
 uint64_t ri_cpu_time_qos_utility;
 uint64_t ri_cpu_time_qos_legacy;
 uint64_t ri_cpu_time_qos_user_initiated;
 uint64_t ri_cpu_time_qos_user_interactive;
 uint64_t ri_billed_system_time;
 uint64_t ri_serviced_system_time;
 uint64_t ri_logical_writes;
 uint64_t ri_lifetime_max_phys_footprint;
 uint64_t ri_instructions;
 uint64_t ri_cycles;
 uint64_t ri_billed_energy;
 uint64_t ri_serviced_energy;
 uint64_t ri_interval_max_phys_footprint;
 uint64_t ri_runnable_time;
};

struct rusage_info_v5 {
 uint8_t ri_uuid[16];
 uint64_t ri_user_time;
 uint64_t ri_system_time;
 uint64_t ri_pkg_idle_wkups;
 uint64_t ri_interrupt_wkups;
 uint64_t ri_pageins;
 uint64_t ri_wired_size;
 uint64_t ri_resident_size;
 uint64_t ri_phys_footprint;
 uint64_t ri_proc_start_abstime;
 uint64_t ri_proc_exit_abstime;
 uint64_t ri_child_user_time;
 uint64_t ri_child_system_time;
 uint64_t ri_child_pkg_idle_wkups;
 uint64_t ri_child_interrupt_wkups;
 uint64_t ri_child_pageins;
 uint64_t ri_child_elapsed_abstime;
 uint64_t ri_diskio_bytesread;
 uint64_t ri_diskio_byteswritten;
 uint64_t ri_cpu_time_qos_default;
 uint64_t ri_cpu_time_qos_maintenance;
 uint64_t ri_cpu_time_qos_background;
 uint64_t ri_cpu_time_qos_utility;
 uint64_t ri_cpu_time_qos_legacy;
 uint64_t ri_cpu_time_qos_user_initiated;
 uint64_t ri_cpu_time_qos_user_interactive;
 uint64_t ri_billed_system_time;
 uint64_t ri_serviced_system_time;
 uint64_t ri_logical_writes;
 uint64_t ri_lifetime_max_phys_footprint;
 uint64_t ri_instructions;
 uint64_t ri_cycles;
 uint64_t ri_billed_energy;
 uint64_t ri_serviced_energy;
 uint64_t ri_interval_max_phys_footprint;
 uint64_t ri_runnable_time;
 uint64_t ri_flags;
};

typedef struct rusage_info_v5 rusage_info_current;
# 411 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
struct rlimit {
 rlim_t rlim_cur;
 rlim_t rlim_max;
};
# 446 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4
struct proc_rlimit_control_wakeupmon {
 uint32_t wm_flags;
 int32_t wm_rate;
};
# 506 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/resource.h" 3 4

int getpriority(int, id_t);

int getiopolicy_np(int, int) ;

int getrlimit(int, struct rlimit *) __asm("_" "getrlimit" );
int getrusage(int, struct rusage *);
int setpriority(int, id_t, int);

int setiopolicy_np(int, int, int) ;

int setrlimit(int, const struct rlimit *) __asm("_" "setrlimit" );

# 111 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 2 3 4
# 186 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/endian.h" 1 3 4
# 35 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/endian.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/endian.h" 1 3 4
# 99 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/endian.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_endian.h" 1 3 4
# 130 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_endian.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/_OSByteOrder.h" 1 3 4
# 76 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/_OSByteOrder.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/i386/_OSByteOrder.h" 1 3 4
# 44 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/i386/_OSByteOrder.h" 3 4
static inline
__uint16_t
_OSSwapInt16(
 __uint16_t _data
 )
{
 return (__uint16_t)((_data << 8) | (_data >> 8));
}

static inline
__uint32_t
_OSSwapInt32(
 __uint32_t _data
 )
{



 __asm__ ("bswap   %0" : "+r" (_data));
 return _data;

}
# 91 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/i386/_OSByteOrder.h" 3 4
static inline
__uint64_t
_OSSwapInt64(
 __uint64_t _data
 )
{
 __asm__ ("bswap   %0" : "+r" (_data));
 return _data;
}
# 77 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/libkern/_OSByteOrder.h" 2 3 4
# 131 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_endian.h" 2 3 4
# 100 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/i386/endian.h" 2 3 4
# 36 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/machine/endian.h" 2 3 4
# 187 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 2 3 4







union wait {
 int w_status;



 struct {

  unsigned int w_Termsig:7,
      w_Coredump:1,
      w_Retcode:8,
      w_Filler:16;







 } w_T;





 struct {

  unsigned int w_Stopval:8,
      w_Stopsig:8,
      w_Filler:16;






 } w_S;
};
# 247 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/wait.h" 3 4

pid_t wait(int *) __asm("_" "wait" );
pid_t waitpid(pid_t, int *, int) __asm("_" "waitpid" );

int waitid(idtype_t, id_t, siginfo_t *, int) __asm("_" "waitid" );


pid_t wait3(int *, int, struct rusage *);
pid_t wait4(pid_t, int *, int, struct rusage *);


# 67 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4

# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/alloca.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/alloca.h" 3 4

void *alloca(size_t);

# 69 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4
# 77 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ct_rune_t.h" 1 3 4
# 32 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_ct_rune_t.h" 3 4
typedef __darwin_ct_rune_t ct_rune_t;
# 78 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_rune_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_rune_t.h" 3 4
typedef __darwin_rune_t rune_t;
# 79 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4


# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_wchar_t.h" 1 3 4
# 34 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_wchar_t.h" 3 4
typedef __darwin_wchar_t wchar_t;
# 82 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4

typedef struct {
 int quot;
 int rem;
} div_t;

typedef struct {
 long quot;
 long rem;
} ldiv_t;


typedef struct {
 long long quot;
 long long rem;
} lldiv_t;
# 118 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 3 4
extern int __mb_cur_max;
# 128 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/malloc/_malloc.h" 1 3 4
# 38 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/malloc/_malloc.h" 3 4


void *malloc(size_t __size) __attribute__((__warn_unused_result__)) __attribute__((alloc_size(1)));
void *calloc(size_t __count, size_t __size) __attribute__((__warn_unused_result__)) __attribute__((alloc_size(1,2)));
void free(void *);
void *realloc(void *__ptr, size_t __size) __attribute__((__warn_unused_result__)) __attribute__((alloc_size(2)));

void *valloc(size_t) __attribute__((alloc_size(1)));




void *aligned_alloc(size_t __alignment, size_t __size) __attribute__((__warn_unused_result__)) __attribute__((alloc_size(2))) ;

int posix_memalign(void **__memptr, size_t __alignment, size_t __size) ;


# 129 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4


void abort(void) __attribute__((__cold__)) __attribute__((__noreturn__));
int abs(int) __attribute__((__const__));
int atexit(void (* )(void));
double atof(const char *);
int atoi(const char *);
long atol(const char *);

long long
  atoll(const char *);

void *bsearch(const void *__key, const void *__base, size_t __nel,
     size_t __width, int (* __compar)(const void *, const void *));

div_t div(int, int) __attribute__((__const__));
void exit(int) __attribute__((__noreturn__));

char *getenv(const char *);
long labs(long) __attribute__((__const__));
ldiv_t ldiv(long, long) __attribute__((__const__));

long long
  llabs(long long);
lldiv_t lldiv(long long, long long);


int mblen(const char *__s, size_t __n);
size_t mbstowcs(wchar_t * restrict , const char * restrict, size_t);
int mbtowc(wchar_t * restrict, const char * restrict, size_t);

void qsort(void *__base, size_t __nel, size_t __width,
     int (* __compar)(const void *, const void *));
int rand(void) ;

void srand(unsigned) ;
double strtod(const char *, char **) __asm("_" "strtod" );
float strtof(const char *, char **) __asm("_" "strtof" );
long strtol(const char *__str, char **__endptr, int __base);
long double
  strtold(const char *, char **);

long long
  strtoll(const char *__str, char **__endptr, int __base);

unsigned long
  strtoul(const char *__str, char **__endptr, int __base);

unsigned long long
  strtoull(const char *__str, char **__endptr, int __base);
# 187 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 3 4



int system(const char *) __asm("_" "system" );



size_t wcstombs(char * restrict, const wchar_t * restrict, size_t);
int wctomb(char *, wchar_t);


void _Exit(int) __attribute__((__noreturn__));
long a64l(const char *);
double drand48(void);
char *ecvt(double, int, int *restrict, int *restrict);
double erand48(unsigned short[3]);
char *fcvt(double, int, int *restrict, int *restrict);
char *gcvt(double, int, char *);
int getsubopt(char **, char * const *, char **);
int grantpt(int);

char *initstate(unsigned, char *, size_t);



long jrand48(unsigned short[3]) ;
char *l64a(long);
void lcong48(unsigned short[7]);
long lrand48(void) ;
char *mktemp(char *);
int mkstemp(char *);
long mrand48(void) ;
long nrand48(unsigned short[3]) ;
int posix_openpt(int);
char *ptsname(int);


int ptsname_r(int fildes, char *buffer, size_t buflen) ;


int putenv(char *) __asm("_" "putenv" );
long random(void) ;
int rand_r(unsigned *) ;

char *realpath(const char * restrict, char * restrict) __asm("_" "realpath" "$DARWIN_EXTSN");



unsigned short
 *seed48(unsigned short[3]);
int setenv(const char * __name, const char * __value, int __overwrite) __asm("_" "setenv" );

void setkey(const char *) __asm("_" "setkey" );



char *setstate(const char *);
void srand48(long);

void srandom(unsigned);



int unlockpt(int);

int unsetenv(const char *) __asm("_" "unsetenv" );







# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_dev_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_dev_t.h" 3 4
typedef __darwin_dev_t dev_t;
# 261 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4
# 1 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_mode_t.h" 1 3 4
# 31 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/sys/_types/_mode_t.h" 3 4
typedef __darwin_mode_t mode_t;
# 262 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 2 3 4


uint32_t arc4random(void);
void arc4random_addrandom(unsigned char * , int )
   
   
   
    ;
void arc4random_buf(void * __buf, size_t __nbytes) ;
void arc4random_stir(void);
uint32_t
  arc4random_uniform(uint32_t __upper_bound) ;







char *cgetcap(char *, const char *, int);
int cgetclose(void);
int cgetent(char **, char **, const char *);
int cgetfirst(char **, char **);
int cgetmatch(const char *, const char *);
int cgetnext(char **, char **);
int cgetnum(char *, const char *, long *);
int cgetset(const char *);
int cgetstr(char *, const char *, char **);
int cgetustr(char *, const char *, char **);

int daemon(int, int) __asm("_" "daemon" "$1050") ;
char *devname(dev_t, mode_t);
char *devname_r(dev_t, mode_t, char *buf, int len);
char *getbsize(int *, long *);
int getloadavg(double [], int);
const char
 *getprogname(void);
void setprogname(const char *);
# 309 "/Library/Developer/CommandLineTools/SDKs/MacOSX11.sdk/usr/include/stdlib.h" 3 4
int heapsort(void *__base, size_t __nel, size_t __width,
     int (* __compar)(const void *, const void *));





int mergesort(void *__base, size_t __nel, size_t __width,
     int (* __compar)(const void *, const void *));





void psort(void *__base, size_t __nel, size_t __width,
     int (* __compar)(const void *, const void *))
     ;





void psort_r(void *__base, size_t __nel, size_t __width, void *,
     int (* __compar)(void *, const void *, const void *))
     ;





void qsort_r(void *__base, size_t __nel, size_t __width, void *,
     int (* __compar)(void *, const void *, const void *));
int radixsort(const unsigned char **__base, int __nel, const unsigned char *__table,
     unsigned __endbyte);
int rpmatch(const char *)
 ;
int sradixsort(const unsigned char **__base, int __nel, const unsigned char *__table,
     unsigned __endbyte);
void sranddev(void);
void srandomdev(void);
void *reallocf(void *__ptr, size_t __size) __attribute__((alloc_size(2)));
long long
 strtonum(const char *__numstr, long long __minval, long long __maxval, const char **__errstrp)
 ;

long long
  strtoq(const char *__str, char **__endptr, int __base);
unsigned long long
  strtouq(const char *__str, char **__endptr, int __base);

extern char *suboptarg;








# 29 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 2
# 37 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"

# 37 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
typedef uint32_t aarch64_insn;
# 93 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
typedef unsigned long long aarch64_feature_set;
# 120 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
enum aarch64_operand_class
{
  AARCH64_OPND_CLASS_NIL,
  AARCH64_OPND_CLASS_INT_REG,
  AARCH64_OPND_CLASS_MODIFIED_REG,
  AARCH64_OPND_CLASS_FP_REG,
  AARCH64_OPND_CLASS_SIMD_REG,
  AARCH64_OPND_CLASS_SIMD_ELEMENT,
  AARCH64_OPND_CLASS_SISD_REG,
  AARCH64_OPND_CLASS_SIMD_REGLIST,
  AARCH64_OPND_CLASS_SVE_REG,
  AARCH64_OPND_CLASS_PRED_REG,
  AARCH64_OPND_CLASS_ADDRESS,
  AARCH64_OPND_CLASS_IMMEDIATE,
  AARCH64_OPND_CLASS_SYSTEM,
  AARCH64_OPND_CLASS_COND,
};




enum aarch64_opnd
{
  AARCH64_OPND_NIL,

  AARCH64_OPND_Rd,
  AARCH64_OPND_Rn,
  AARCH64_OPND_Rm,
  AARCH64_OPND_Rt,
  AARCH64_OPND_Rt2,
  AARCH64_OPND_Rs,
  AARCH64_OPND_Ra,
  AARCH64_OPND_Rt_SYS,

  AARCH64_OPND_Rd_SP,
  AARCH64_OPND_Rn_SP,
  AARCH64_OPND_Rm_SP,
  AARCH64_OPND_PAIRREG,
  AARCH64_OPND_Rm_EXT,
  AARCH64_OPND_Rm_SFT,

  AARCH64_OPND_Fd,
  AARCH64_OPND_Fn,
  AARCH64_OPND_Fm,
  AARCH64_OPND_Fa,
  AARCH64_OPND_Ft,
  AARCH64_OPND_Ft2,

  AARCH64_OPND_Sd,
  AARCH64_OPND_Sn,
  AARCH64_OPND_Sm,

  AARCH64_OPND_Va,
  AARCH64_OPND_Vd,
  AARCH64_OPND_Vn,
  AARCH64_OPND_Vm,
  AARCH64_OPND_VdD1,
  AARCH64_OPND_VnD1,
  AARCH64_OPND_Ed,
  AARCH64_OPND_En,
  AARCH64_OPND_Em,
  AARCH64_OPND_Em16,

  AARCH64_OPND_LVn,
  AARCH64_OPND_LVt,
  AARCH64_OPND_LVt_AL,

  AARCH64_OPND_LEt,

  AARCH64_OPND_CRn,
  AARCH64_OPND_CRm,

  AARCH64_OPND_IDX,
  AARCH64_OPND_MASK,
  AARCH64_OPND_IMM_VLSL,
  AARCH64_OPND_IMM_VLSR,
  AARCH64_OPND_SIMD_IMM,
  AARCH64_OPND_SIMD_IMM_SFT,
  AARCH64_OPND_SIMD_FPIMM,
  AARCH64_OPND_SHLL_IMM,

  AARCH64_OPND_IMM0,
  AARCH64_OPND_FPIMM0,
  AARCH64_OPND_FPIMM,
  AARCH64_OPND_IMMR,
  AARCH64_OPND_IMMS,
  AARCH64_OPND_WIDTH,
  AARCH64_OPND_IMM,
  AARCH64_OPND_IMM_2,
  AARCH64_OPND_UIMM3_OP1,
  AARCH64_OPND_UIMM3_OP2,
  AARCH64_OPND_UIMM4,
  AARCH64_OPND_UIMM7,
  AARCH64_OPND_BIT_NUM,
  AARCH64_OPND_EXCEPTION,
  AARCH64_OPND_CCMP_IMM,
  AARCH64_OPND_SIMM5,
  AARCH64_OPND_NZCV,


  AARCH64_OPND_LIMM,
  AARCH64_OPND_AIMM,
  AARCH64_OPND_HALF,
  AARCH64_OPND_FBITS,
  AARCH64_OPND_IMM_MOV,
  AARCH64_OPND_IMM_ROT1,
  AARCH64_OPND_IMM_ROT2,
  AARCH64_OPND_IMM_ROT3,

  AARCH64_OPND_COND,
  AARCH64_OPND_COND1,

  AARCH64_OPND_ADDR_ADRP,
  AARCH64_OPND_ADDR_PCREL14,
  AARCH64_OPND_ADDR_PCREL19,
  AARCH64_OPND_ADDR_PCREL21,
  AARCH64_OPND_ADDR_PCREL26,

  AARCH64_OPND_ADDR_SIMPLE,
  AARCH64_OPND_ADDR_REGOFF,
  AARCH64_OPND_ADDR_SIMM7,
  AARCH64_OPND_ADDR_SIMM9,
  AARCH64_OPND_ADDR_SIMM9_2,






  AARCH64_OPND_ADDR_SIMM10,
  AARCH64_OPND_ADDR_UIMM12,
  AARCH64_OPND_SIMD_ADDR_SIMPLE,
  AARCH64_OPND_ADDR_OFFSET,
  AARCH64_OPND_SIMD_ADDR_POST,

  AARCH64_OPND_SYSREG,
  AARCH64_OPND_PSTATEFIELD,
  AARCH64_OPND_SYSREG_AT,
  AARCH64_OPND_SYSREG_DC,
  AARCH64_OPND_SYSREG_IC,
  AARCH64_OPND_SYSREG_TLBI,
  AARCH64_OPND_BARRIER,
  AARCH64_OPND_BARRIER_ISB,
  AARCH64_OPND_PRFOP,
  AARCH64_OPND_BARRIER_PSB,

  AARCH64_OPND_SVE_ADDR_RI_S4x16,
  AARCH64_OPND_SVE_ADDR_RI_S4xVL,
  AARCH64_OPND_SVE_ADDR_RI_S4x2xVL,
  AARCH64_OPND_SVE_ADDR_RI_S4x3xVL,
  AARCH64_OPND_SVE_ADDR_RI_S4x4xVL,
  AARCH64_OPND_SVE_ADDR_RI_S6xVL,
  AARCH64_OPND_SVE_ADDR_RI_S9xVL,
  AARCH64_OPND_SVE_ADDR_RI_U6,
  AARCH64_OPND_SVE_ADDR_RI_U6x2,
  AARCH64_OPND_SVE_ADDR_RI_U6x4,
  AARCH64_OPND_SVE_ADDR_RI_U6x8,
  AARCH64_OPND_SVE_ADDR_R,
  AARCH64_OPND_SVE_ADDR_RR,
  AARCH64_OPND_SVE_ADDR_RR_LSL1,
  AARCH64_OPND_SVE_ADDR_RR_LSL2,
  AARCH64_OPND_SVE_ADDR_RR_LSL3,
  AARCH64_OPND_SVE_ADDR_RX,
  AARCH64_OPND_SVE_ADDR_RX_LSL1,
  AARCH64_OPND_SVE_ADDR_RX_LSL2,
  AARCH64_OPND_SVE_ADDR_RX_LSL3,
  AARCH64_OPND_SVE_ADDR_RZ,
  AARCH64_OPND_SVE_ADDR_RZ_LSL1,
  AARCH64_OPND_SVE_ADDR_RZ_LSL2,
  AARCH64_OPND_SVE_ADDR_RZ_LSL3,
  AARCH64_OPND_SVE_ADDR_RZ_XTW_14,

  AARCH64_OPND_SVE_ADDR_RZ_XTW_22,

  AARCH64_OPND_SVE_ADDR_RZ_XTW1_14,

  AARCH64_OPND_SVE_ADDR_RZ_XTW1_22,

  AARCH64_OPND_SVE_ADDR_RZ_XTW2_14,

  AARCH64_OPND_SVE_ADDR_RZ_XTW2_22,

  AARCH64_OPND_SVE_ADDR_RZ_XTW3_14,

  AARCH64_OPND_SVE_ADDR_RZ_XTW3_22,

  AARCH64_OPND_SVE_ADDR_ZI_U5,
  AARCH64_OPND_SVE_ADDR_ZI_U5x2,
  AARCH64_OPND_SVE_ADDR_ZI_U5x4,
  AARCH64_OPND_SVE_ADDR_ZI_U5x8,
  AARCH64_OPND_SVE_ADDR_ZZ_LSL,
  AARCH64_OPND_SVE_ADDR_ZZ_SXTW,
  AARCH64_OPND_SVE_ADDR_ZZ_UXTW,
  AARCH64_OPND_SVE_AIMM,
  AARCH64_OPND_SVE_ASIMM,
  AARCH64_OPND_SVE_FPIMM8,
  AARCH64_OPND_SVE_I1_HALF_ONE,
  AARCH64_OPND_SVE_I1_HALF_TWO,
  AARCH64_OPND_SVE_I1_ZERO_ONE,
  AARCH64_OPND_SVE_IMM_ROT1,
  AARCH64_OPND_SVE_IMM_ROT2,
  AARCH64_OPND_SVE_INV_LIMM,
  AARCH64_OPND_SVE_LIMM,
  AARCH64_OPND_SVE_LIMM_MOV,
  AARCH64_OPND_SVE_PATTERN,
  AARCH64_OPND_SVE_PATTERN_SCALED,
  AARCH64_OPND_SVE_PRFOP,
  AARCH64_OPND_SVE_Pd,
  AARCH64_OPND_SVE_Pg3,
  AARCH64_OPND_SVE_Pg4_5,
  AARCH64_OPND_SVE_Pg4_10,
  AARCH64_OPND_SVE_Pg4_16,
  AARCH64_OPND_SVE_Pm,
  AARCH64_OPND_SVE_Pn,
  AARCH64_OPND_SVE_Pt,
  AARCH64_OPND_SVE_Rm,
  AARCH64_OPND_SVE_Rn_SP,
  AARCH64_OPND_SVE_SHLIMM_PRED,
  AARCH64_OPND_SVE_SHLIMM_UNPRED,
  AARCH64_OPND_SVE_SHRIMM_PRED,
  AARCH64_OPND_SVE_SHRIMM_UNPRED,
  AARCH64_OPND_SVE_SIMM5,
  AARCH64_OPND_SVE_SIMM5B,
  AARCH64_OPND_SVE_SIMM6,
  AARCH64_OPND_SVE_SIMM8,
  AARCH64_OPND_SVE_UIMM3,
  AARCH64_OPND_SVE_UIMM7,
  AARCH64_OPND_SVE_UIMM8,
  AARCH64_OPND_SVE_UIMM8_53,
  AARCH64_OPND_SVE_VZn,
  AARCH64_OPND_SVE_Vd,
  AARCH64_OPND_SVE_Vm,
  AARCH64_OPND_SVE_Vn,
  AARCH64_OPND_SVE_Za_5,
  AARCH64_OPND_SVE_Za_16,
  AARCH64_OPND_SVE_Zd,
  AARCH64_OPND_SVE_Zm_5,
  AARCH64_OPND_SVE_Zm_16,
  AARCH64_OPND_SVE_Zm3_INDEX,
  AARCH64_OPND_SVE_Zm3_22_INDEX,
  AARCH64_OPND_SVE_Zm4_INDEX,
  AARCH64_OPND_SVE_Zn,
  AARCH64_OPND_SVE_Zn_INDEX,
  AARCH64_OPND_SVE_ZnxN,
  AARCH64_OPND_SVE_Zt,
  AARCH64_OPND_SVE_ZtxN,
  AARCH64_OPND_SM3_IMM2,
};






enum aarch64_opnd_qualifier
{

  AARCH64_OPND_QLF_NIL,



  AARCH64_OPND_QLF_W,
  AARCH64_OPND_QLF_X,
  AARCH64_OPND_QLF_WSP,
  AARCH64_OPND_QLF_SP,
# 397 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
  AARCH64_OPND_QLF_S_B,
  AARCH64_OPND_QLF_S_H,
  AARCH64_OPND_QLF_S_S,
  AARCH64_OPND_QLF_S_D,
  AARCH64_OPND_QLF_S_Q,




  AARCH64_OPND_QLF_S_4B,







  AARCH64_OPND_QLF_V_4B,
  AARCH64_OPND_QLF_V_8B,
  AARCH64_OPND_QLF_V_16B,
  AARCH64_OPND_QLF_V_2H,
  AARCH64_OPND_QLF_V_4H,
  AARCH64_OPND_QLF_V_8H,
  AARCH64_OPND_QLF_V_2S,
  AARCH64_OPND_QLF_V_4S,
  AARCH64_OPND_QLF_V_1D,
  AARCH64_OPND_QLF_V_2D,
  AARCH64_OPND_QLF_V_1Q,

  AARCH64_OPND_QLF_P_Z,
  AARCH64_OPND_QLF_P_M,


  AARCH64_OPND_QLF_CR,
  AARCH64_OPND_QLF_imm_0_7,
  AARCH64_OPND_QLF_imm_0_15,
  AARCH64_OPND_QLF_imm_0_31,
  AARCH64_OPND_QLF_imm_0_63,
  AARCH64_OPND_QLF_imm_1_32,
  AARCH64_OPND_QLF_imm_1_64,



  AARCH64_OPND_QLF_LSL,
  AARCH64_OPND_QLF_MSL,



  AARCH64_OPND_QLF_RETRIEVE,
};



enum aarch64_insn_class
{
  addsub_carry,
  addsub_ext,
  addsub_imm,
  addsub_shift,
  asimdall,
  asimddiff,
  asimdelem,
  asimdext,
  asimdimm,
  asimdins,
  asimdmisc,
  asimdperm,
  asimdsame,
  asimdshf,
  asimdtbl,
  asisddiff,
  asisdelem,
  asisdlse,
  asisdlsep,
  asisdlso,
  asisdlsop,
  asisdmisc,
  asisdone,
  asisdpair,
  asisdsame,
  asisdshf,
  bitfield,
  branch_imm,
  branch_reg,
  compbranch,
  condbranch,
  condcmp_imm,
  condcmp_reg,
  condsel,
  cryptoaes,
  cryptosha2,
  cryptosha3,
  dp_1src,
  dp_2src,
  dp_3src,
  exception,
  extract,
  float2fix,
  float2int,
  floatccmp,
  floatcmp,
  floatdp1,
  floatdp2,
  floatdp3,
  floatimm,
  floatsel,
  ldst_immpost,
  ldst_immpre,
  ldst_imm9,
  ldst_imm10,
  ldst_pos,
  ldst_regoff,
  ldst_unpriv,
  ldst_unscaled,
  ldstexcl,
  ldstnapair_offs,
  ldstpair_off,
  ldstpair_indexed,
  loadlit,
  log_imm,
  log_shift,
  lse_atomic,
  movewide,
  pcreladdr,
  ic_system,
  sve_cpy,
  sve_index,
  sve_limm,
  sve_misc,
  sve_movprfx,
  sve_pred_zm,
  sve_shift_pred,
  sve_shift_unpred,
  sve_size_bhs,
  sve_size_bhsd,
  sve_size_hsd,
  sve_size_sd,
  testbranch,
  cryptosm3,
  cryptosm4,
  dotproduct,
};



enum aarch64_op
{
  OP_NIL,
  OP_STRB_POS,
  OP_LDRB_POS,
  OP_LDRSB_POS,
  OP_STRH_POS,
  OP_LDRH_POS,
  OP_LDRSH_POS,
  OP_STR_POS,
  OP_LDR_POS,
  OP_STRF_POS,
  OP_LDRF_POS,
  OP_LDRSW_POS,
  OP_PRFM_POS,

  OP_STURB,
  OP_LDURB,
  OP_LDURSB,
  OP_STURH,
  OP_LDURH,
  OP_LDURSH,
  OP_STUR,
  OP_LDUR,
  OP_STURV,
  OP_LDURV,
  OP_LDURSW,
  OP_PRFUM,

  OP_LDR_LIT,
  OP_LDRV_LIT,
  OP_LDRSW_LIT,
  OP_PRFM_LIT,

  OP_ADD,
  OP_B,
  OP_BL,

  OP_MOVN,
  OP_MOVZ,
  OP_MOVK,

  OP_MOV_IMM_LOG,
  OP_MOV_IMM_WIDE,
  OP_MOV_IMM_WIDEN,

  OP_MOV_V,

  OP_ASR_IMM,
  OP_LSR_IMM,
  OP_LSL_IMM,

  OP_BIC,

  OP_UBFX,
  OP_BFXIL,
  OP_SBFX,
  OP_SBFIZ,
  OP_BFI,
  OP_BFC,
  OP_UBFIZ,
  OP_UXTB,
  OP_UXTH,
  OP_UXTW,

  OP_CINC,
  OP_CINV,
  OP_CNEG,
  OP_CSET,
  OP_CSETM,

  OP_FCVT,
  OP_FCVTN,
  OP_FCVTN2,
  OP_FCVTL,
  OP_FCVTL2,
  OP_FCVTXN_S,

  OP_ROR_IMM,

  OP_SXTL,
  OP_SXTL2,
  OP_UXTL,
  OP_UXTL2,

  OP_MOV_P_P,
  OP_MOV_Z_P_Z,
  OP_MOV_Z_V,
  OP_MOV_Z_Z,
  OP_MOV_Z_Zi,
  OP_MOVM_P_P_P,
  OP_MOVS_P_P,
  OP_MOVZS_P_P_P,
  OP_MOVZ_P_P_P,
  OP_NOTS_P_P_P_Z,
  OP_NOT_P_P_P_Z,

  OP_FCMLA_ELEM,

  OP_TOTAL_NUM,
};






typedef unsigned char aarch64_opnd_qualifier_t;

typedef aarch64_opnd_qualifier_t
   aarch64_opnd_qualifier_seq_t [6];


static inline bfd_boolean
empty_qualifier_sequence_p (const aarch64_opnd_qualifier_t *qualifiers)
{
  int i;
  for (i = 0; i < 6; ++i)
    if (qualifiers[i] != AARCH64_OPND_QLF_NIL)
      return 
# 661 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
            0
# 661 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                 ;
  return 
# 662 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
        1
# 662 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
            ;
}



struct aarch64_opcode
{

  const char *name;



  aarch64_insn opcode;





  aarch64_insn mask;


  enum aarch64_insn_class iclass;


  enum aarch64_op op;


  const aarch64_feature_set *avariant;




  enum aarch64_opnd operands[6];





  aarch64_opnd_qualifier_seq_t qualifiers_list[10];


  uint32_t flags;



  unsigned char tied_operand;


  bfd_boolean (* verifier) (const struct aarch64_opcode *, const aarch64_insn);
};

typedef struct aarch64_opcode aarch64_opcode;


extern aarch64_opcode aarch64_opcode_table[];
# 776 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
static inline bfd_boolean
alias_opcode_p (const aarch64_opcode *opcode)
{
  return (opcode->flags & (1 << 0)) ? 
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                    1 
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                                         : 
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                           0
# 779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                                                ;
}

static inline bfd_boolean
opcode_has_alias (const aarch64_opcode *opcode)
{
  return (opcode->flags & (1 << 1)) ? 
# 785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                        1 
# 785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                                             : 
# 785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                               0
# 785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                                                    ;
}


static inline int
opcode_priority (const aarch64_opcode *opcode)
{
  return (opcode->flags >> 2) & 0x3;
}

static inline bfd_boolean
pseudo_opcode_p (const aarch64_opcode *opcode)
{
  return (opcode->flags & (1 << 21)) != 0lu ? 
# 798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                            1 
# 798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                                                 : 
# 798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                                   0
# 798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                                                        ;
}

static inline bfd_boolean
optional_operand_p (const aarch64_opcode *opcode, unsigned int idx)
{
  return (((opcode->flags >> 12) & 0x7) == idx + 1)
    ? 
# 805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
     1 
# 805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
          : 
# 805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
            0
# 805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
                 ;
}

static inline aarch64_insn
get_optional_operand_default_value (const aarch64_opcode *opcode)
{
  return (opcode->flags >> 15) & 0x1f;
}

static inline unsigned int
get_opcode_dependent_value (const aarch64_opcode *opcode)
{
  return (opcode->flags >> 24) & 0x7;
}

static inline bfd_boolean
opcode_has_special_coder (const aarch64_opcode *opcode)
{
  return (opcode->flags & ((1 << 5) | (1 << 27) | (1 << 6) | (1 << 7) | (1 << 8) | (1 << 9)
   | (1 << 10) | (1 << 11) | (1 << 22) | (1 << 23) | (1 << 4))) ? 
# 824 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
                                                            1
    
# 825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
   : 
# 825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h" 3 4
     0
# 825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
          ;
}

struct aarch64_name_value_pair
{
  const char * name;
  aarch64_insn value;
};

extern const struct aarch64_name_value_pair aarch64_operand_modifiers [];
extern const struct aarch64_name_value_pair aarch64_barrier_options [16];
extern const struct aarch64_name_value_pair aarch64_prfops [32];
extern const struct aarch64_name_value_pair aarch64_hint_options [];

typedef struct
{
  const char * name;
  aarch64_insn value;
  uint32_t flags;
} aarch64_sys_reg;

extern const aarch64_sys_reg aarch64_sys_regs [];
extern const aarch64_sys_reg aarch64_pstatefields [];
extern bfd_boolean aarch64_sys_reg_deprecated_p (const aarch64_sys_reg *);
extern bfd_boolean aarch64_sys_reg_supported_p (const aarch64_feature_set,
      const aarch64_sys_reg *);
extern bfd_boolean aarch64_pstatefield_supported_p (const aarch64_feature_set,
          const aarch64_sys_reg *);

typedef struct
{
  const char *name;
  uint32_t value;
  uint32_t flags ;
} aarch64_sys_ins_reg;

extern bfd_boolean aarch64_sys_ins_reg_has_xt (const aarch64_sys_ins_reg *);
extern bfd_boolean
aarch64_sys_ins_reg_supported_p (const aarch64_feature_set,
     const aarch64_sys_ins_reg *);

extern const aarch64_sys_ins_reg aarch64_sys_regs_ic [];
extern const aarch64_sys_ins_reg aarch64_sys_regs_dc [];
extern const aarch64_sys_ins_reg aarch64_sys_regs_at [];
extern const aarch64_sys_ins_reg aarch64_sys_regs_tlbi [];



enum aarch64_modifier_kind
{
  AARCH64_MOD_NONE,
  AARCH64_MOD_MSL,
  AARCH64_MOD_ROR,
  AARCH64_MOD_ASR,
  AARCH64_MOD_LSR,
  AARCH64_MOD_LSL,
  AARCH64_MOD_UXTB,
  AARCH64_MOD_UXTH,
  AARCH64_MOD_UXTW,
  AARCH64_MOD_UXTX,
  AARCH64_MOD_SXTB,
  AARCH64_MOD_SXTH,
  AARCH64_MOD_SXTW,
  AARCH64_MOD_SXTX,
  AARCH64_MOD_MUL,
  AARCH64_MOD_MUL_VL,
};

bfd_boolean
aarch64_extend_operator_p (enum aarch64_modifier_kind);

enum aarch64_modifier_kind
aarch64_get_operand_modifier (const struct aarch64_name_value_pair *);


typedef struct
{


  const char *names[4];
  aarch64_insn value;
} aarch64_cond;

extern const aarch64_cond aarch64_conds[16];

const aarch64_cond* get_cond_from_value (aarch64_insn value);
const aarch64_cond* get_inverted_cond (const aarch64_cond *cond);



struct aarch64_opnd_info
{
  enum aarch64_opnd type;
  aarch64_opnd_qualifier_t qualifier;
  int idx;

  union
    {
      struct
 {
   unsigned regno;
 } reg;
      struct
 {
   unsigned int regno;
   int64_t index;
 } reglane;

      struct
 {
   unsigned first_regno : 5;
   unsigned num_regs : 3;

   unsigned has_index : 1;

   int64_t index;
 } reglist;

      struct
 {
   int64_t value;
   unsigned is_fp : 1;
 } imm;

      struct
 {
   unsigned base_regno;
   struct
     {
       union
  {
    int imm;
    unsigned regno;
  };
       unsigned is_reg;
     } offset;
   unsigned pcrel : 1;
   unsigned writeback : 1;
   unsigned preind : 1;
   unsigned postind : 1;
 } addr;

      struct
 {

   aarch64_insn value;


   uint32_t flags;
 } sysreg;

      const aarch64_cond *cond;

      aarch64_insn pstatefield;
      const aarch64_sys_ins_reg *sysins_op;
      const struct aarch64_name_value_pair *barrier;
      const struct aarch64_name_value_pair *hint_option;
      const struct aarch64_name_value_pair *prfop;
    };



  struct
    {
      enum aarch64_modifier_kind kind;
      unsigned operator_present: 1;

      unsigned amount_present: 1;
      int64_t amount;
    } shifter;

  unsigned skip:1;







  unsigned present:1;

};

typedef struct aarch64_opnd_info aarch64_opnd_info;
# 1020 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
struct aarch64_inst
{

  aarch64_insn value;


  const aarch64_opcode *opcode;


  const aarch64_cond *cond;


  aarch64_opnd_info operands[6];
};

typedef struct aarch64_inst aarch64_inst;
# 1089 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
enum aarch64_operand_error_kind
{
  AARCH64_OPDE_NIL,
  AARCH64_OPDE_RECOVERABLE,
  AARCH64_OPDE_SYNTAX_ERROR,
  AARCH64_OPDE_FATAL_SYNTAX_ERROR,
  AARCH64_OPDE_INVALID_VARIANT,
  AARCH64_OPDE_UNTIED_OPERAND,
  AARCH64_OPDE_OUT_OF_RANGE,
  AARCH64_OPDE_UNALIGNED,
  AARCH64_OPDE_REG_LIST,
  AARCH64_OPDE_OTHER_ERROR
};


struct aarch64_operand_error
{
  enum aarch64_operand_error_kind kind;
  int index;
  const char *error;
  int data[3];
  bfd_boolean non_fatal;
};

typedef struct aarch64_operand_error aarch64_operand_error;



extern int
aarch64_opcode_encode (const aarch64_opcode *, const aarch64_inst *,
         aarch64_insn *, aarch64_opnd_qualifier_t *,
         aarch64_operand_error *);

extern const aarch64_opcode *
aarch64_replace_opcode (struct aarch64_inst *,
   const aarch64_opcode *);




extern const aarch64_opcode *
aarch64_get_opcode (enum aarch64_op);


extern void
aarch64_print_operand (char *, size_t, bfd_vma, const aarch64_opcode *,
         const aarch64_opnd_info *, int, int *, bfd_vma *,
         char **);



extern int
aarch64_operand_index (const enum aarch64_opnd *, enum aarch64_opnd);

extern aarch64_opnd_qualifier_t
aarch64_get_expected_qualifier (const aarch64_opnd_qualifier_seq_t *, int,
    const aarch64_opnd_qualifier_t, int);

extern int
aarch64_num_of_operands (const aarch64_opcode *);

extern int
aarch64_stack_pointer_p (const aarch64_opnd_info *);

extern int
aarch64_zero_register_p (const aarch64_opnd_info *);

extern int
aarch64_decode_insn (aarch64_insn, aarch64_inst *, bfd_boolean,
       aarch64_operand_error *errors);



extern unsigned char
aarch64_get_qualifier_esize (aarch64_opnd_qualifier_t);

extern enum aarch64_operand_class
aarch64_get_operand_class (enum aarch64_opnd);

extern const char *
aarch64_get_operand_name (enum aarch64_opnd);

extern const char *
aarch64_get_operand_desc (enum aarch64_opnd);

extern bfd_boolean
aarch64_sve_dupm_mov_immediate_p (uint64_t, int);
# 1199 "project/radare2/libr/asm/arch/arm/aarch64/aarch64.h"
extern const char *const aarch64_sve_pattern_array[32];
extern const char *const aarch64_sve_prfop_array[16];
# 27 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 2



enum aarch64_field_kind
{
  FLD_NIL,
  FLD_cond2,
  FLD_nzcv,
  FLD_defgh,
  FLD_abc,
  FLD_imm19,
  FLD_immhi,
  FLD_immlo,
  FLD_size,
  FLD_vldst_size,
  FLD_op,
  FLD_Q,
  FLD_Rt,
  FLD_Rd,
  FLD_Rn,
  FLD_Rt2,
  FLD_Ra,
  FLD_op2,
  FLD_CRm,
  FLD_CRn,
  FLD_op1,
  FLD_op0,
  FLD_imm3,
  FLD_cond,
  FLD_opcode,
  FLD_cmode,
  FLD_asisdlso_opcode,
  FLD_len,
  FLD_Rm,
  FLD_Rs,
  FLD_option,
  FLD_S,
  FLD_hw,
  FLD_opc,
  FLD_opc1,
  FLD_shift,
  FLD_type,
  FLD_ldst_size,
  FLD_imm6,
  FLD_imm6_2,
  FLD_imm4,
  FLD_imm4_2,
  FLD_imm5,
  FLD_imm7,
  FLD_imm8,
  FLD_imm9,
  FLD_imm12,
  FLD_imm14,
  FLD_imm16,
  FLD_imm26,
  FLD_imms,
  FLD_immr,
  FLD_immb,
  FLD_immh,
  FLD_S_imm10,
  FLD_N,
  FLD_index,
  FLD_index2,
  FLD_sf,
  FLD_lse_sz,
  FLD_H,
  FLD_L,
  FLD_M,
  FLD_b5,
  FLD_b40,
  FLD_scale,
  FLD_SVE_M_4,
  FLD_SVE_M_14,
  FLD_SVE_M_16,
  FLD_SVE_N,
  FLD_SVE_Pd,
  FLD_SVE_Pg3,
  FLD_SVE_Pg4_5,
  FLD_SVE_Pg4_10,
  FLD_SVE_Pg4_16,
  FLD_SVE_Pm,
  FLD_SVE_Pn,
  FLD_SVE_Pt,
  FLD_SVE_Rm,
  FLD_SVE_Rn,
  FLD_SVE_Vd,
  FLD_SVE_Vm,
  FLD_SVE_Vn,
  FLD_SVE_Za_5,
  FLD_SVE_Za_16,
  FLD_SVE_Zd,
  FLD_SVE_Zm_5,
  FLD_SVE_Zm_16,
  FLD_SVE_Zn,
  FLD_SVE_Zt,
  FLD_SVE_i1,
  FLD_SVE_i3h,
  FLD_SVE_imm3,
  FLD_SVE_imm4,
  FLD_SVE_imm5,
  FLD_SVE_imm5b,
  FLD_SVE_imm6,
  FLD_SVE_imm7,
  FLD_SVE_imm8,
  FLD_SVE_imm9,
  FLD_SVE_immr,
  FLD_SVE_imms,
  FLD_SVE_msz,
  FLD_SVE_pattern,
  FLD_SVE_prfop,
  FLD_SVE_rot1,
  FLD_SVE_rot2,
  FLD_SVE_sz,
  FLD_SVE_tsz,
  FLD_SVE_tszh,
  FLD_SVE_tszl_8,
  FLD_SVE_tszl_19,
  FLD_SVE_xs_14,
  FLD_SVE_xs_22,
  FLD_rotate1,
  FLD_rotate2,
  FLD_rotate3,
  FLD_SM3_imm2
};


struct aarch64_field
{
  int lsb;
  int width;
};

typedef struct aarch64_field aarch64_field;

extern const aarch64_field fields[];



struct aarch64_operand
{
  enum aarch64_operand_class op_class;



  const char *name;

  unsigned int flags;



  enum aarch64_field_kind fields[4];


  const char *desc;
};

typedef struct aarch64_operand aarch64_operand;

extern const aarch64_operand aarch64_operands[];
# 220 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
static inline bfd_boolean
operand_has_inserter (const aarch64_operand *operand)
{
  return (operand->flags & 0x00000001) ? 
# 223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                                1 
# 223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                     : 
# 223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                                       0
# 223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                            ;
}

static inline bfd_boolean
operand_has_extractor (const aarch64_operand *operand)
{
  return (operand->flags & 0x00000002) ? 
# 229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                                 1 
# 229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                      : 
# 229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                                        0
# 229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                             ;
}

static inline bfd_boolean
operand_need_sign_extension (const aarch64_operand *operand)
{
  return (operand->flags & 0x00000004) ? 
# 235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                        1 
# 235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                             : 
# 235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                               0
# 235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                    ;
}

static inline bfd_boolean
operand_need_shift_by_two (const aarch64_operand *operand)
{
  return (operand->flags & 0x00000008) ? 
# 241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                              1 
# 241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                   : 
# 241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                                     0
# 241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                          ;
}

static inline bfd_boolean
operand_maybe_stack_pointer (const aarch64_operand *operand)
{
  return (operand->flags & 0x00000010) ? 
# 247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                            1 
# 247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                 : 
# 247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
                                                   0
# 247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                        ;
}


static inline unsigned int
get_operand_specific_data (const aarch64_operand *operand)
{
  return (operand->flags & 0x000000e0) >> 5;
}


static inline unsigned
get_operand_field_width (const aarch64_operand *operand, unsigned n)
{
  
# 261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 (__builtin_expect(!(
# 261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 operand->fields[n] != FLD_NIL
# 261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 261, 
# 261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 "operand->fields[n] != FLD_NIL"
# 261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ) : (void)0)
# 261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                       ;
  return fields[operand->fields[n]].width;
}


static inline unsigned
get_operand_fields_width (const aarch64_operand *operand)
{
  int i = 0;
  unsigned width = 0;
  while (operand->fields[i] != FLD_NIL)
    width += fields[operand->fields[i++]].width;
  
# 273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 (__builtin_expect(!(
# 273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 width > 0 && width < 32
# 273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 273, 
# 273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 "width > 0 && width < 32"
# 273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ) : (void)0)
# 273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                 ;
  return width;
}

static inline const aarch64_operand *
get_operand_from_code (enum aarch64_opnd code)
{
  return aarch64_operands + code;
}



int aarch64_match_operands_constraint (aarch64_inst *,
           aarch64_operand_error *);


const char* aarch64_get_qualifier_name (aarch64_opnd_qualifier_t);
unsigned char aarch64_get_qualifier_nelem (aarch64_opnd_qualifier_t);
aarch64_insn aarch64_get_qualifier_standard_value (aarch64_opnd_qualifier_t);
int aarch64_find_best_match (const aarch64_inst *,
        const aarch64_opnd_qualifier_seq_t *,
        int, aarch64_opnd_qualifier_t *);

static inline void
reset_operand_qualifier (aarch64_inst *inst, int idx)
{
  
# 299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 (__builtin_expect(!(
# 299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 idx >=0 && idx < aarch64_num_of_operands (inst->opcode)
# 299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 299, 
# 299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 "idx >=0 && idx < aarch64_num_of_operands (inst->opcode)"
# 299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ) : (void)0)
# 299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                                                 ;
  inst->operands[idx].qualifier = AARCH64_OPND_QLF_NIL;
}





static inline aarch64_insn
gen_mask (int width)
{
  return ((aarch64_insn) 1 << width) - 1;
}


static inline int
gen_sub_field (enum aarch64_field_kind kind, int lsb_rel, int width, aarch64_field *ret)
{
  const aarch64_field *field = &fields[kind];
  if (lsb_rel < 0 || width <= 0 || lsb_rel + width > field->width)
    return 0;
  ret->lsb = field->lsb + lsb_rel;
  ret->width = width;
  return 1;
}




static inline void
insert_field_2 (const aarch64_field *field, aarch64_insn *code,
  aarch64_insn value, aarch64_insn mask)
{
  
# 332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 (__builtin_expect(!(
# 332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 field->width < 32 && field->width >= 1 && field->lsb >= 0 && field->lsb + field->width <= 32
# 332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 332, 
# 332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 "field->width < 32 && field->width >= 1 && field->lsb >= 0 && field->lsb + field->width <= 32"
# 332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ) : (void)0)
                                      
# 333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                     ;
  value &= gen_mask (field->width);
  value <<= field->lsb;


  value &= ~mask;
  *code |= value;
}




static inline aarch64_insn
extract_field_2 (const aarch64_field *field, aarch64_insn code,
   aarch64_insn mask)
{
  aarch64_insn value;

  code &= ~mask;
  value = (code >> field->lsb) & gen_mask (field->width);
  return value;
}




static inline void
insert_field (enum aarch64_field_kind kind, aarch64_insn *code,
       aarch64_insn value, aarch64_insn mask)
{
  insert_field_2 (&fields[kind], code, value, mask);
}




static inline aarch64_insn
extract_field (enum aarch64_field_kind kind, aarch64_insn code,
        aarch64_insn mask)
{
  return extract_field_2 (&fields[kind], code, mask);
}

extern aarch64_insn
extract_fields (aarch64_insn code, aarch64_insn mask, ...);







static inline int
select_operand_for_sf_field_coding (const aarch64_opcode *opcode)
{
  int idx = -1;
  if (aarch64_get_operand_class (opcode->operands[0])
      == AARCH64_OPND_CLASS_INT_REG)

    idx = 0;
  else if (aarch64_get_operand_class (opcode->operands[1])
    == AARCH64_OPND_CLASS_INT_REG)

    idx = 1;
  else
    { 
# 398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     (__builtin_expect(!(
# 398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     0
# 398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 398, 
# 398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     "0"
# 398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ) : (void)0)
# 398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
               ; abort (); }
  return idx;
}





static inline int
select_operand_for_fptype_field_coding (const aarch64_opcode *opcode)
{
  int idx;
  if (aarch64_get_operand_class (opcode->operands[1])
      == AARCH64_OPND_CLASS_FP_REG)

    idx = 1;
  else if (aarch64_get_operand_class (opcode->operands[0])
    == AARCH64_OPND_CLASS_FP_REG)

    idx = 0;
  else
    { 
# 419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     (__builtin_expect(!(
# 419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     0
# 419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 419, 
# 419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     "0"
# 419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ) : (void)0)
# 419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
               ; abort (); }
  return idx;
}






static inline int
select_operand_for_scalar_size_field_coding (const aarch64_opcode *opcode)
{
  int src_size = 0, dst_size = 0;
  if (aarch64_get_operand_class (opcode->operands[0])
      == AARCH64_OPND_CLASS_SISD_REG)
    dst_size = aarch64_get_qualifier_esize (opcode->qualifiers_list[0][0]);
  if (aarch64_get_operand_class (opcode->operands[1])
      == AARCH64_OPND_CLASS_SISD_REG)
    src_size = aarch64_get_qualifier_esize (opcode->qualifiers_list[0][1]);
  if (src_size == dst_size && src_size == 0)
    { 
# 439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     (__builtin_expect(!(
# 439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     0
# 439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 439, 
# 439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     "0"
# 439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ) : (void)0)
# 439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
               ; abort (); }

  if (dst_size == 0 || dst_size == src_size << 1)
    return 1;
  else
    return 0;
}




int aarch64_select_operand_for_sizeq_field_coding (const aarch64_opcode *);



aarch64_insn aarch64_get_operand_modifier_value (enum aarch64_modifier_kind);
enum aarch64_modifier_kind
aarch64_get_operand_modifier_from_value (aarch64_insn, bfd_boolean);


bfd_boolean aarch64_wide_constant_p (int64_t, int, unsigned int *);
bfd_boolean aarch64_logical_immediate_p (uint64_t, int, aarch64_insn *);
int aarch64_shrink_expanded_imm8 (uint64_t);


static inline void
copy_operand_info (aarch64_inst *inst, int dst, int src)
{
  
# 467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 (__builtin_expect(!(
# 467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 dst >= 0 && src >= 0 && dst < 6 && src < 6
# 467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 467, 
# 467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 "dst >= 0 && src >= 0 && dst < AARCH64_MAX_OPND_NUM && src < AARCH64_MAX_OPND_NUM"
# 467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ) : (void)0)
                                 
# 468 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                ;
  
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 __builtin___memcpy_chk (
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 &inst->operands[dst]
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 , 
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 &inst->operands[src], sizeof (aarch64_opnd_info)
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 , __builtin_object_size (
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 &inst->operands[dst]
# 469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 , 0))
                              
# 470 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                             ;
  inst->operands[dst].idx = dst;
}



static inline unsigned int
get_logsz (unsigned int size)
{
  const unsigned char ls[16] =
    {0, 1, -1, 2, -1, -1, -1, 3, -1, -1, -1, -1, -1, -1, -1, 4};
  if (size > 16)
    {
      
# 483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     (__builtin_expect(!(
# 483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     0
# 483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 483, 
# 483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
     "0"
# 483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
     ) : (void)0)
# 483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
               ;
      return -1;
    }
  
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 (__builtin_expect(!(
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 ls[size - 1] != (unsigned char)-1
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ), 0) ? __assert_rtn(__func__, "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h", 486, 
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
 "ls[size - 1] != (unsigned char)-1"
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h" 3 4
 ) : (void)0)
# 486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-opc.h"
                                           ;
  return ls[size - 1];
}
# 23 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 2
# 2105 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
static const aarch64_feature_set aarch64_feature_v8 =
  ((0x00000001) | (0));
static const aarch64_feature_set aarch64_feature_fp =
  ((0x00020000) | (0));
static const aarch64_feature_set aarch64_feature_simd =
  ((0x00040000) | (0));
static const aarch64_feature_set aarch64_feature_crypto =
  ((0x00010000 | 0x800000000ULL | 0x200000000ULL | 0x00040000 | 0x00020000) | (0))
                                                                           ;
static const aarch64_feature_set aarch64_feature_crc =
  ((0x00080000) | (0));
static const aarch64_feature_set aarch64_feature_lse =
  ((0x00100000) | (0));
static const aarch64_feature_set aarch64_feature_lor =
  ((0x00400000) | (0));
static const aarch64_feature_set aarch64_feature_rdma =
  ((0x00800000) | (0));
static const aarch64_feature_set aarch64_feature_ras =
  ((0x04000000) | (0));
static const aarch64_feature_set aarch64_feature_v8_2 =
  ((0x00000020) | (0));
static const aarch64_feature_set aarch64_feature_fp_f16 =
  ((0x02000000 | 0x00020000) | (0));
static const aarch64_feature_set aarch64_feature_simd_f16 =
  ((0x02000000 | 0x00040000) | (0));
static const aarch64_feature_set aarch64_feature_stat_profile =
  ((0x08000000) | (0));
static const aarch64_feature_set aarch64_feature_sve =
  ((0x10000000) | (0));
static const aarch64_feature_set aarch64_feature_v8_3 =
  ((0x00000040) | (0));
static const aarch64_feature_set aarch64_feature_fp_v8_3 =
  ((0x00000040 | 0x00020000) | (0));
static const aarch64_feature_set aarch64_feature_compnum =
  ((0x40000000) | (0));
static const aarch64_feature_set aarch64_feature_rcpc =
  ((0x20000000) | (0));
static const aarch64_feature_set aarch64_feature_dotprod =
  ((0x00000020 | 0x080000000) | (0));
static const aarch64_feature_set aarch64_feature_sha2 =
  ((0x00000001 | 0x200000000ULL) | (0));
static const aarch64_feature_set aarch64_feature_aes =
  ((0x00000001 | 0x800000000ULL) | (0));
static const aarch64_feature_set aarch64_feature_v8_4 =
  ((0x000000800ULL) | (0));
static const aarch64_feature_set aarch64_feature_crypto_v8_2 =
  ((0x00000020 | 0x00010000 | 0x00040000 | 0x00020000) | (0))
                                                    ;
static const aarch64_feature_set aarch64_feature_sm4 =
  ((0x00000020 | 0x100000000ULL | 0x00040000 | 0x00020000) | (0))
                                                    ;
static const aarch64_feature_set aarch64_feature_sha3 =
  ((0x00000020 | 0x200000000ULL | 0x400000000ULL | 0x00040000 | 0x00020000) | (0))
                                                                           ;
static const aarch64_feature_set aarch64_feature_fp_16_v8_2 =
  ((0x00000020 | 0x1000000000ULL | 0x02000000 | 0x00020000) | (0))
                                                   ;
# 2238 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
struct aarch64_opcode aarch64_opcode_table[] =
{

  { "adc", 0x1a000000, 0x7fe0fc00, addsub_carry, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adcs", 0x3a000000, 0x7fe0fc00, addsub_carry, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2242 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2242 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sbc", 0x5a000000, 0x7fe0fc00, addsub_carry, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2243 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2243 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ngc", 0x5a0003e0, 0x7fe0ffe0, addsub_carry, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sbcs", 0x7a000000, 0x7fe0fc00, addsub_carry, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2245 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2245 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ngcs", 0x7a0003e0, 0x7fe0ffe0, addsub_carry, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "add", 0x0b200000, 0x7fe00000, addsub_ext, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn_SP, AARCH64_OPND_Rm_EXT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2248 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2248 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adds", 0x2b200000, 0x7fe00000, addsub_ext, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP, AARCH64_OPND_Rm_EXT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2249 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2249 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmn", 0x2b20001f, 0x7fe0001f, addsub_ext, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn_SP, AARCH64_OPND_Rm_EXT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2250 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2250 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x4b200000, 0x7fe00000, addsub_ext, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn_SP, AARCH64_OPND_Rm_EXT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2251 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2251 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subs", 0x6b200000, 0x7fe00000, addsub_ext, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP, AARCH64_OPND_Rm_EXT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2252 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2252 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmp", 0x6b20001f, 0x7fe0001f, addsub_ext, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn_SP, AARCH64_OPND_Rm_EXT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2253 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2253 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "add", 0x11000000, 0x7f000000, addsub_imm, OP_ADD, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn_SP, AARCH64_OPND_AIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 2255 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2255 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x11000000, 0x7ffffc00, addsub_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_WSP, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_WSP}, {AARCH64_OPND_QLF_SP, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_SP}, }, (1 << 0) | (1 << 5), 0, 
# 2256 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2256 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adds", 0x31000000, 0x7f000000, addsub_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP, AARCH64_OPND_AIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 2257 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2257 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmn", 0x3100001f, 0x7f00001f, addsub_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn_SP, AARCH64_OPND_AIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 5), 0, 
# 2258 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2258 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x51000000, 0x7f000000, addsub_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn_SP, AARCH64_OPND_AIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2259 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2259 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subs", 0x71000000, 0x7f000000, addsub_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP, AARCH64_OPND_AIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 2260 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2260 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmp", 0x7100001f, 0x7f00001f, addsub_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn_SP, AARCH64_OPND_AIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 5), 0, 
# 2261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "add", 0x0b000000, 0x7f200000, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2263 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2263 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adds", 0x2b000000, 0x7f200000, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2264 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2264 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmn", 0x2b00001f, 0x7f20001f, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2265 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2265 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x4b000000, 0x7f200000, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "neg", 0x4b0003e0, 0x7f2003e0, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2267 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2267 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subs", 0x6b000000, 0x7f200000, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 2268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmp", 0x6b00001f, 0x7f20001f, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5) | (1 << 2), 0, 
# 2269 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2269 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "negs", 0x6b0003e0, 0x7f2003e0, addsub_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 2270 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2270 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "saddlv", 0x0e303800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2272 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2272 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smaxv", 0x0e30a800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sminv", 0x0e31a800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2274 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2274 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "addv", 0x0e31b800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2275 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2275 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddlv", 0x2e303800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umaxv", 0x2e30a800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uminv", 0x2e31a800, 0xbf3ffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2278 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2278 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmv", 0x2e30c800, 0xbfbffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmv", 0x0e30c800, 0xbffffc00, asimdall, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2280 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2280 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxv", 0x2e30f800, 0xbfbffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2281 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2281 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxv", 0x0e30f800, 0xbffffc00, asimdall, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2282 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2282 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmv", 0x2eb0c800, 0xbfbffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2283 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2283 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmv", 0x0eb0c800, 0xbffffc00, asimdall, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2284 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2284 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminv", 0x2eb0f800, 0xbfbffc00, asimdall, 0, &aarch64_feature_simd, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2285 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2285 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminv", 0x0eb0f800, 0xbffffc00, asimdall, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "saddl", 0x0e200000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "saddl2", 0x4e200000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2289 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2289 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "saddw", 0x0e201000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "saddw2", 0x4e201000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2291 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2291 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssubl", 0x0e202000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssubl2", 0x4e202000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2293 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2293 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssubw", 0x0e203000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssubw2", 0x4e203000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2295 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2295 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "addhn", 0x0e204000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2296 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2296 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "addhn2", 0x4e204000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sabal", 0x0e205000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2298 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2298 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sabal2", 0x4e205000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subhn", 0x0e206000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2300 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2300 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subhn2", 0x4e206000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sabdl", 0x0e207000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sabdl2", 0x4e207000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlal", 0x0e208000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlal2", 0x4e208000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2305 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2305 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlal", 0x0e209000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2306 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2306 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlal2", 0x4e209000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlsl", 0x0e20a000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlsl2", 0x4e20a000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlsl", 0x0e20b000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2310 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2310 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlsl2", 0x4e20b000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smull", 0x0e20c000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2312 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2312 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smull2", 0x4e20c000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2313 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2313 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmull", 0x0e20d000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2314 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2314 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmull2", 0x4e20d000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pmull", 0x0e20e000, 0xffe0fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, }, 0, 0, 
# 2316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pmull", 0x0ee0e000, 0xffe0fc00, asimddiff, 0, &aarch64_feature_aes, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_1Q, AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_V_1D}, }, 0, 0, 
# 2317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pmull2", 0x4e20e000, 0xffe0fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 2318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pmull2", 0x4ee0e000, 0xffe0fc00, asimddiff, 0, &aarch64_feature_aes, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_1Q, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 2319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddl", 0x2e200000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2320 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2320 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddl2", 0x6e200000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddw", 0x2e201000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2322 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2322 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddw2", 0x6e201000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2323 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2323 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usubl", 0x2e202000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2324 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2324 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usubl2", 0x6e202000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2325 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2325 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usubw", 0x2e203000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usubw2", 0x6e203000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2327 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2327 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "raddhn", 0x2e204000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "raddhn2", 0x6e204000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2329 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2329 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uabal", 0x2e205000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2330 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2330 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uabal2", 0x6e205000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rsubhn", 0x2e206000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rsubhn2", 0x6e206000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uabdl", 0x2e207000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uabdl2", 0x6e207000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2335 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2335 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlal", 0x2e208000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlal2", 0x6e208000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2337 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2337 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlsl", 0x2e20a000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlsl2", 0x6e20a000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umull", 0x2e20c000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2340 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2340 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umull2", 0x6e20c000, 0xff20fc00, asimddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "smlal", 0x0f002000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2343 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2343 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlal2", 0x4f002000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2344 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2344 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlal", 0x0f003000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2345 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2345 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlal2", 0x4f003000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2346 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2346 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlsl", 0x0f006000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2347 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2347 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smlsl2", 0x4f006000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlsl", 0x0f007000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlsl2", 0x4f007000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2350 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2350 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mul", 0x0f008000, 0xbf00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smull", 0x0f00a000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smull2", 0x4f00a000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2353 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2353 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmull", 0x0f00b000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2354 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2354 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmull2", 0x4f00b000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2355 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2355 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmulh", 0x0f00c000, 0xbf00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmulh", 0x0f00d000, 0xbf00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2357 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2357 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x0f801000, 0xbf80f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_S_D}, }, (1 << 6), 0, 
# 2358 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2358 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x0f001000, 0xbfc0f400, asimdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, }, (1 << 6), 0, 
# 2359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x0f805000, 0xbf80f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_S_D}, }, (1 << 6), 0, 
# 2360 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2360 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x0f005000, 0xbfc0f400, asimdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, }, (1 << 6), 0, 
# 2361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x0f809000, 0xbf80f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_S_D}, }, (1 << 6), 0, 
# 2362 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2362 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x0f009000, 0xbfc0f400, asimdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, }, (1 << 6), 0, 
# 2363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mla", 0x2f000000, 0xbf00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2364 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2364 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlal", 0x2f002000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2365 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2365 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlal2", 0x6f002000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mls", 0x2f004000, 0xbf00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2367 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2367 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlsl", 0x2f006000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umlsl2", 0x6f006000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umull", 0x2f00a000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umull2", 0x6f00a000, 0xff00f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2371 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2371 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x2f809000, 0xbf80f400, asimdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_S_D}, }, (1 << 6), 0, 
# 2372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x2f009000, 0xbfc0f400, asimdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, }, (1 << 6), 0, 
# 2373 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2373 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmlah", 0x2f00d000, 0xbf00f400, asimdelem, 0, &aarch64_feature_rdma, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2374 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2374 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmlsh", 0x2f00f000, 0xbf00f400, asimdelem, 0, &aarch64_feature_rdma, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, }, (1 << 6), 0, 
# 2375 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2375 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmla", 0x2f001000, 0xbf009400, asimdelem, OP_FCMLA_ELEM, &aarch64_feature_compnum, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em, AARCH64_OPND_IMM_ROT2}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ext", 0x2e000000, 0xbfe08400, asimdext, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_IDX}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_imm_0_7}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_imm_0_15}, }, (1 << 6), 0, 
# 2378 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2378 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "movi", 0x0f000400, 0xbff89c00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x0f001400, 0xbff89c00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2381 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2381 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movi", 0x0f008400, 0xbff8dc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x0f009400, 0xbff8dc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2383 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2383 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movi", 0x0f00c400, 0xbff8ec00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_MSL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_MSL}, }, (1 << 6), 0, 
# 2384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movi", 0x0f00e400, 0xbff8fc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2385 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2385 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x0f00f400, 0xbff8fc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_FPIMM}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x0f00fc00, 0xbff8fc00, asimdimm, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_FPIMM}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2387 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2387 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mvni", 0x2f000400, 0xbff89c00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2388 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2388 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x2f001400, 0xbff89c00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2389 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2389 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mvni", 0x2f008400, 0xbff8dc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x2f009400, 0xbff8dc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_LSL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_LSL}, }, (1 << 6), 0, 
# 2391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mvni", 0x2f00c400, 0xbff8ec00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM_SFT}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_MSL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_MSL}, }, (1 << 6), 0, 
# 2392 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2392 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movi", 0x2f00e400, 0xfff8fc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_SIMD_IMM}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2393 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2393 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movi", 0x6f00e400, 0xfff8fc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_IMM}, { {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2394 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2394 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x6f00f400, 0xfff8fc00, asimdimm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_SIMD_FPIMM}, { {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2395 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2395 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "dup", 0x0e000400, 0xbfe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_S_D}, }, (1 << 9), 0, 
# 2397 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2397 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dup", 0x0e000c00, 0xbfe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_X}, }, (1 << 9), 0, 
# 2398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smov", 0x0e002c00, 0xbfe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Rd, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, }, (1 << 10), 0, 
# 2399 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2399 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umov", 0x0e003c00, 0xbfe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Rd, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1 << 10), 0, 
# 2400 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2400 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x0e003c00, 0xbfe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Rd, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 10), 0, 
# 2401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ins", 0x4e001c00, 0xffe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Ed, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, }, (1 << 1), 0, 
# 2402 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2402 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x4e001c00, 0xffe0fc00, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Ed, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, }, (1 << 0), 0, 
# 2403 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2403 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ins", 0x6e000400, 0xffe08400, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Ed, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1), 0, 
# 2404 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2404 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x6e000400, 0xffe08400, asimdins, 0, &aarch64_feature_simd, {AARCH64_OPND_Ed, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0), 0, 
# 2405 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2405 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "rev64", 0x0e200800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2407 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2407 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev16", 0x0e201800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2408 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2408 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "saddlp", 0x0e202800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2409 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2409 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "suqadd", 0x0e203800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2410 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2410 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cls", 0x0e204800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2411 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2411 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cnt", 0x0e205800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2412 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2412 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sadalp", 0x0e206800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2413 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2413 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqabs", 0x0e207800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2414 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2414 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmgt", 0x0e208800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmeq", 0x0e209800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2416 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2416 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmlt", 0x0e20a800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2417 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2417 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "abs", 0x0e20b800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2418 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2418 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "xtn", 0x0e212800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "xtn2", 0x4e212800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqxtn", 0xe214800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqxtn2", 0x4e214800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2422 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2422 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtn", 0x0e216800, 0xffbffc00, asimdmisc, OP_FCVTN, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D}, }, (1 << 22), 0, 
# 2423 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2423 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtn2", 0x4e216800, 0xffbffc00, asimdmisc, OP_FCVTN2, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D}, }, (1 << 22), 0, 
# 2424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtl", 0x0e217800, 0xffbffc00, asimdmisc, OP_FCVTL, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 22), 0, 
# 2425 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2425 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtl2", 0x4e217800, 0xffbffc00, asimdmisc, OP_FCVTL2, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 22), 0, 
# 2426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintn", 0x0e218800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2427 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2427 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintn", 0x0e798800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintm", 0x0e219800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintm", 0x0e799800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2430 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2430 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtns", 0x0e21a800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2431 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2431 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtns", 0x0e79a800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtms", 0x0e21b800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2433 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2433 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtms", 0x0e79b800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2434 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2434 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtas", 0x0e21c800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2435 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2435 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtas", 0x0e79c800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2436 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2436 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x0e21d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2437 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2437 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x0e79d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2438 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2438 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x0ea0c800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x0ef8c800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2440 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2440 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x0ea0d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2441 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2441 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x0ef8d800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2442 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2442 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmlt", 0x0ea0e800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2443 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2443 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmlt", 0x0ef8e800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2444 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2444 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabs", 0x0ea0f800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabs", 0x0ef8f800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2446 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2446 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintp", 0x0ea18800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2447 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2447 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintp", 0x0ef98800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2448 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2448 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintz", 0x0ea19800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2449 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2449 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintz", 0x0ef99800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2450 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2450 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtps", 0x0ea1a800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2451 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2451 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtps", 0x0ef9a800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2452 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2452 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x0ea1b800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2453 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2453 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x0ef9b800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2454 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2454 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "urecpe", 0x0ea1c800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2455 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2455 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpe", 0x0ea1d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2456 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2456 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpe", 0x0ef9d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2457 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2457 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev32", 0x2e200800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2458 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2458 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddlp", 0x2e202800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2459 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2459 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usqadd", 0x2e203800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2460 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2460 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clz", 0x2e204800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uadalp", 0x2e206800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2462 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2462 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqneg", 0x2e207800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2463 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2463 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmge", 0x2e208800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2464 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2464 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmle", 0x2e209800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2465 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2465 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "neg", 0x2e20b800, 0xbf3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqxtun", 0x2e212800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqxtun2", 0x6e212800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2468 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2468 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shll", 0x2e213800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_SHLL_IMM}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 6), 0, 
# 2469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shll2", 0x6e213800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_SHLL_IMM}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2470 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2470 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqxtn", 0x2e214800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqxtn2", 0x6e214800, 0xff3ffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2472 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2472 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtxn", 0x2e616800, 0xfffffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 2473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtxn2", 0x6e616800, 0xfffffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 2474 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2474 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinta", 0x2e218800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2475 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2475 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinta", 0x2e798800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintx", 0x2e219800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2477 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2477 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintx", 0x2e799800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2478 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2478 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtnu", 0x2e21a800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2479 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2479 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtnu", 0x2e79a800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2480 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2480 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtmu", 0x2e21b800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2481 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2481 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtmu", 0x2e79b800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2482 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2482 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtau", 0x2e21c800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtau", 0x2e79c800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2484 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2484 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x2e21d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2485 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2485 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x2e79d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "not", 0x2e205800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6) | (1 << 1), 0, 
# 2487 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2487 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mvn", 0x2e205800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6) | (1 << 0), 0, 
# 2488 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2488 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rbit", 0x2e605800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2489 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2489 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x2ea0c800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2490 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2490 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x2ef8c800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2491 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2491 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmle", 0x2ea0d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2492 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2492 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmle", 0x2ef8d800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fneg", 0x2ea0f800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2494 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2494 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fneg", 0x2ef8f800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2495 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2495 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinti", 0x2ea19800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2496 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2496 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinti", 0x2ef99800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2497 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2497 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtpu", 0x2ea1a800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2498 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2498 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtpu", 0x2ef9a800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2499 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2499 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x2ea1b800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2500 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2500 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x2ef9b800, 0xbffffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2501 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2501 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ursqrte", 0x2ea1c800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2502 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2502 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrte", 0x2ea1d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2503 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2503 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrte", 0x2ef9d800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2504 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2504 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsqrt", 0x2ea1f800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2505 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2505 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsqrt", 0x2ef9f800, 0xbfbffc00, asimdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2506 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2506 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "uzp1", 0xe001800, 0xbf20fc00, asimdperm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2508 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2508 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "trn1", 0xe002800, 0xbf20fc00, asimdperm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2509 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2509 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "zip1", 0xe003800, 0xbf20fc00, asimdperm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2510 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2510 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uzp2", 0xe005800, 0xbf20fc00, asimdperm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2511 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2511 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "trn2", 0xe006800, 0xbf20fc00, asimdperm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2512 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2512 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "zip2", 0xe007800, 0xbf20fc00, asimdperm, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2513 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2513 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "shadd", 0xe200400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2515 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2515 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqadd", 0xe200c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2516 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2516 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srhadd", 0xe201400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2517 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2517 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shsub", 0xe202400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2518 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2518 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqsub", 0xe202c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2519 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2519 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmgt", 0xe203400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2520 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2520 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmge", 0xe203c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2521 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2521 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sshl", 0xe204400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2522 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2522 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshl", 0xe204c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2523 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2523 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srshl", 0xe205400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2524 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2524 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshl", 0xe205c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2525 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2525 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smax", 0xe206400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2526 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2526 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smin", 0xe206c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2527 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2527 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sabd", 0xe207400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "saba", 0xe207c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2529 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2529 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "add", 0xe208400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2530 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2530 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmtst", 0xe208c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2531 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2531 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mla", 0xe209400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2532 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2532 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mul", 0xe209c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smaxp", 0xe20a400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2534 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2534 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sminp", 0xe20ac00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2535 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2535 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmulh", 0xe20b400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2536 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2536 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "addp", 0xe20bc00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2537 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2537 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnm", 0xe20c400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2538 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2538 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnm", 0xe400400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2539 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2539 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0xe20cc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2540 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2540 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0xe400c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2541 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2541 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0xe20d400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2542 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2542 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0xe401400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2543 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2543 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0xe20dc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2544 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2544 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0xe401c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2545 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2545 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0xe20e400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2546 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2546 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0xe402400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmax", 0xe20f400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2548 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2548 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmax", 0xe403400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2549 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2549 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecps", 0xe20fc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2550 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2550 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecps", 0xe403c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2551 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2551 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "and", 0xe201c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0xe601c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2553 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2553 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnm", 0xea0c400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnm", 0xec00400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2555 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2555 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0xea0cc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2556 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2556 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0xec00c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2557 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2557 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0xea0d400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2558 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2558 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0xec01400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2559 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2559 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmin", 0xea0f400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2560 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2560 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmin", 0xec03400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2561 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2561 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrts", 0xea0fc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2562 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2562 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrts", 0xec03c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2563 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2563 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0xea01c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 1) | (1 << 6), 0, 
# 2564 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2564 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0xea01c00, 0xbfe0fc00, asimdsame, OP_MOV_V, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 0) | (1 << 20), 0, 
# 2565 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2565 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orn", 0xee01c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2566 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2566 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uhadd", 0x2e200400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2567 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2567 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqadd", 0x2e200c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2568 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2568 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "urhadd", 0x2e201400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2569 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2569 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uhsub", 0x2e202400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2570 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2570 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqsub", 0x2e202c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2571 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2571 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmhi", 0x2e203400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2572 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2572 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmhs", 0x2e203c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2573 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2573 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ushl", 0x2e204400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2574 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2574 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshl", 0x2e204c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2575 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2575 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "urshl", 0x2e205400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2576 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2576 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqrshl", 0x2e205c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2577 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2577 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umax", 0x2e206400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2578 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2578 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umin", 0x2e206c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2579 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2579 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uabd", 0x2e207400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2580 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2580 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaba", 0x2e207c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2581 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2581 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x2e208400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2582 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2582 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmeq", 0x2e208c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2583 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2583 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mls", 0x2e209400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2584 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2584 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pmul", 0x2e209c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2585 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2585 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umaxp", 0x2e20a400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2586 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2586 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uminp", 0x2e20ac00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmulh", 0x2e20b400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2588 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2588 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmp", 0x2e20c400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2589 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2589 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmp", 0x2e400400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "faddp", 0x2e20d400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2591 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2591 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "faddp", 0x2e401400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2592 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2592 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x2e20dc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2593 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2593 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x2e401c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2594 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2594 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x2e20e400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x2e402400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2596 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2596 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facge", 0x2e20ec00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2597 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2597 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facge", 0x2e402c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2598 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2598 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxp", 0x2e20f400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2599 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2599 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxp", 0x2e403400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2600 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2600 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdiv", 0x2e20fc00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2601 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2601 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdiv", 0x2e403c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2602 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2602 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x2e201c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2603 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2603 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bsl", 0x2e601c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2604 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2604 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmp", 0x2ea0c400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmp", 0x2ec00400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabd", 0x2ea0d400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2607 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2607 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabd", 0x2ec01400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2608 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2608 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x2ea0e400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2609 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2609 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x2ec02400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2610 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2610 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facgt", 0x2ea0ec00, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2611 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2611 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facgt", 0x2ec02c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2612 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2612 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminp", 0x2ea0f400, 0xbfa0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, (1 << 6), 0, 
# 2613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminp", 0x2ec03400, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, }, (1 << 6), 0, 
# 2614 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2614 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bit", 0x2ea01c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2615 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2615 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bif", 0x2ee01c00, 0xbfe0fc00, asimdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2616 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2616 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sqrdmlah", 0x2e008400, 0xbf20fc00, asimdsame, 0, &aarch64_feature_rdma, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2618 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2618 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmlsh", 0x2e008c00, 0xbf20fc00, asimdsame, 0, &aarch64_feature_rdma, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 6), 0, 
# 2619 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2619 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmla", 0x2e00c400, 0xbf20e400, asimdsame, 0, &aarch64_feature_compnum, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_IMM_ROT1}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2620 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2620 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcadd", 0x2e00e400, 0xbf20ec00, asimdsame, 0, &aarch64_feature_compnum, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_IMM_ROT3}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6), 0, 
# 2621 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2621 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sshr", 0xf000400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2623 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2623 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssra", 0xf001400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2624 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2624 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srshr", 0xf002400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srsra", 0xf003400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2626 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2626 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shl", 0xf005400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2627 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2627 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshl", 0xf007400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2628 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2628 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shrn", 0xf008400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shrn2", 0x4f008400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rshrn", 0xf008c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2631 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2631 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rshrn2", 0x4f008c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshrn", 0xf009400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2633 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2633 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshrn2", 0x4f009400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2634 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2634 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshrn", 0xf009c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2635 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2635 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshrn2", 0x4f009c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sshll", 0xf00a400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 1), 0, 
# 2637 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2637 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxtl", 0xf00a400, 0xff87fc00, asimdshf, OP_SXTL, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 0) | (1 << 20), 0, 
# 2638 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2638 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sshll2", 0x4f00a400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 1), 0, 
# 2639 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2639 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxtl2", 0x4f00a400, 0xff87fc00, asimdshf, OP_SXTL2, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 0) | (1 << 20), 0, 
# 2640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0xf00e400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2641 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2641 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0xf10e400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H} }, 0, 0, 
# 2642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0xf00fc00, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2643 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2643 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0xf10fc00, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H} }, 0, 0, 
# 2644 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2644 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ushr", 0x2f000400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2645 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2645 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usra", 0x2f001400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2646 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2646 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "urshr", 0x2f002400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2647 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2647 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ursra", 0x2f003400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sri", 0x2f004400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2649 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2649 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sli", 0x2f005400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2650 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2650 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshlu", 0x2f006400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2651 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2651 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshl", 0x2f007400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2652 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2652 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshrun", 0x2f008400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2653 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2653 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshrun2", 0x6f008400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2654 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2654 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshrun", 0x2f008c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2655 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2655 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshrun2", 0x6f008c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2656 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2656 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshrn", 0x2f009400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2657 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2657 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshrn2", 0x6f009400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2658 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2658 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqrshrn", 0x2f009c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, 0, 0, 
# 2659 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2659 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqrshrn2", 0x6f009c00, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2660 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2660 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ushll", 0x2f00a400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, }, (1 << 1), 0, 
# 2661 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2661 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxtl", 0x2f00a400, 0xff87fc00, asimdshf, OP_UXTL, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2S}, }, (1 << 0) | (1 << 20), 0, 
# 2662 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2662 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ushll2", 0x6f00a400, 0xff80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, (1 << 1), 0, 
# 2663 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2663 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxtl2", 0x6f00a400, 0xff87fc00, asimdshf, OP_UXTL2, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_16B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_8H}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_4S}, }, (1 << 0) | (1 << 20), 0, 
# 2664 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2664 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x2f00e400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2665 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2665 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x2f10e400, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H} }, 0, 0, 
# 2666 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2666 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x2f00fc00, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D} }, 0, 0, 
# 2667 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2667 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x2f10fc00, 0xbf80fc00, asimdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_V_8H} }, 0, 0, 
# 2668 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2668 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "tbl", 0xe000000, 0xbfe09c00, asimdtbl, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_LVn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2670 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2670 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "tbx", 0xe001000, 0xbfe09c00, asimdtbl, 0, &aarch64_feature_simd, {AARCH64_OPND_Vd, AARCH64_OPND_LVn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, (1 << 6), 0, 
# 2671 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2671 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sqdmlal", 0x5e209000, 0xff20fc00, asisddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2673 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2673 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlsl", 0x5e20b000, 0xff20fc00, asisddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2674 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2674 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmull", 0x5e20d000, 0xff20fc00, asisddiff, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2675 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2675 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sqdmlal", 0x5f003000, 0xff00f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2677 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2677 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmlsl", 0x5f007000, 0xff00f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2678 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2678 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmull", 0x5f00b000, 0xff00f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2679 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2679 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmulh", 0x5f00c000, 0xff00f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2680 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2680 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmulh", 0x5f00d000, 0xff00f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2681 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2681 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x5f801000, 0xff80f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2682 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2682 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x5f001000, 0xffc0f400, asisdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2683 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2683 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x5f805000, 0xff80f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2684 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2684 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x5f005000, 0xffc0f400, asisdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2685 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2685 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x5f809000, 0xff80f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2686 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2686 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x5f009000, 0xffc0f400, asisdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2687 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2687 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x7f809000, 0xff80f400, asisdelem, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2688 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2688 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x7f009000, 0xffc0f400, asisdelem, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2689 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2689 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmlah", 0x7f00d000, 0xff00f400, asisdelem, 0, &aarch64_feature_rdma, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2690 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2690 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmlsh", 0x7f00f000, 0xff00f400, asisdelem, 0, &aarch64_feature_rdma, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2691 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2691 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "st4", 0xc000000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((4) & 0x7) << 24), 0, 
# 2693 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2693 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1", 0xc000000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((1) & 0x7) << 24), 0, 
# 2694 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2694 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2", 0xc000000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((2) & 0x7) << 24), 0, 
# 2695 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2695 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3", 0xc000000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((3) & 0x7) << 24), 0, 
# 2696 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2696 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4", 0xc400000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((4) & 0x7) << 24), 0, 
# 2697 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2697 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1", 0xc400000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((1) & 0x7) << 24), 0, 
# 2698 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2698 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2", 0xc400000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((2) & 0x7) << 24), 0, 
# 2699 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2699 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3", 0xc400000, 0xbfff0000, asisdlse, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((3) & 0x7) << 24), 0, 
# 2700 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2700 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "st4", 0xc800000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((4) & 0x7) << 24), 0, 
# 2702 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2702 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1", 0xc800000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((1) & 0x7) << 24), 0, 
# 2703 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2703 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2", 0xc800000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((2) & 0x7) << 24), 0, 
# 2704 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2704 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3", 0xc800000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((3) & 0x7) << 24), 0, 
# 2705 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2705 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4", 0xcc00000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((4) & 0x7) << 24), 0, 
# 2706 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2706 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1", 0xcc00000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((1) & 0x7) << 24), 0, 
# 2707 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2707 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2", 0xcc00000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((2) & 0x7) << 24), 0, 
# 2708 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2708 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3", 0xcc00000, 0xbfe00000, asisdlsep, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((3) & 0x7) << 24), 0, 
# 2709 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2709 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "st1", 0xd000000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24), 0, 
# 2711 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2711 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3", 0xd002000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24), 0, 
# 2712 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2712 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2", 0xd200000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24), 0, 
# 2713 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2713 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4", 0xd202000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24), 0, 
# 2714 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2714 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1", 0xd400000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24), 0, 
# 2715 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2715 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3", 0xd402000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24), 0, 
# 2716 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2716 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1r", 0xd40c000, 0xbffff000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((1) & 0x7) << 24), 0, 
# 2717 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2717 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3r", 0xd40e000, 0xbffff000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((3) & 0x7) << 24), 0, 
# 2718 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2718 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2", 0xd600000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24), 0, 
# 2719 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2719 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4", 0xd602000, 0xbfff2000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24), 0, 
# 2720 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2720 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2r", 0xd60c000, 0xbffff000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((2) & 0x7) << 24), 0, 
# 2721 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2721 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4r", 0xd60e000, 0xbffff000, asisdlso, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((4) & 0x7) << 24), 0, 
# 2722 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2722 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "st1", 0xd800000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24), 0, 
# 2724 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2724 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3", 0xd802000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24), 0, 
# 2725 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2725 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2", 0xda00000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24), 0, 
# 2726 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2726 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4", 0xda02000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24), 0, 
# 2727 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2727 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1", 0xdc00000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24), 0, 
# 2728 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2728 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3", 0xdc02000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24), 0, 
# 2729 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2729 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1r", 0xdc0c000, 0xbfe0f000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((1) & 0x7) << 24), 0, 
# 2730 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2730 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3r", 0xdc0e000, 0xbfe0f000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((3) & 0x7) << 24), 0, 
# 2731 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2731 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2", 0xde00000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24), 0, 
# 2732 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2732 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4", 0xde02000, 0xbfe02000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LEt, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24), 0, 
# 2733 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2733 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2r", 0xde0c000, 0xbfe0f000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((2) & 0x7) << 24), 0, 
# 2734 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2734 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4r", 0xde0e000, 0xbfe0f000, asisdlsop, 0, &aarch64_feature_simd, {AARCH64_OPND_LVt_AL, AARCH64_OPND_SIMD_ADDR_POST}, { {AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_8H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_1D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_NIL}, }, (1 << 6) | (((4) & 0x7) << 24), 0, 
# 2735 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2735 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "suqadd", 0x5e203800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2737 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2737 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqabs", 0x5e207800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2738 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2738 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmgt", 0x5e208800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2739 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2739 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmeq", 0x5e209800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2740 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2740 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmlt", 0x5e20a800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2741 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2741 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "abs", 0x5e20b800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2742 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2742 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqxtn", 0x5e214800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2743 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2743 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtns", 0x5e21a800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2744 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2744 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtns", 0x5e79a800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2745 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2745 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtms", 0x5e21b800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2746 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2746 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtms", 0x5e79b800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2747 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2747 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtas", 0x5e21c800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2748 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2748 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtas", 0x5e79c800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2749 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2749 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x5e21d800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2750 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2750 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x5e79d800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2751 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2751 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x5ea0c800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2752 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2752 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x5ef8c800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2753 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2753 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x5ea0d800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2754 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2754 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x5ef8d800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2755 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2755 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmlt", 0x5ea0e800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2756 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2756 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmlt", 0x5ef8e800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2757 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2757 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtps", 0x5ea1a800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2758 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2758 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtps", 0x5ef9a800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2759 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2759 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x5ea1b800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2760 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2760 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x5ef9b800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2761 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2761 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpe", 0x5ea1d800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2762 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2762 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpe", 0x5ef9d800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2763 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2763 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpx", 0x5ea1f800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2764 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2764 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpx", 0x5ef9f800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usqadd", 0x7e203800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqneg", 0x7e207800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2767 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2767 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmge", 0x7e208800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2768 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2768 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmle", 0x7e209800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM0}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2769 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2769 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "neg", 0x7e20b800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2770 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2770 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqxtun", 0x7e212800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2771 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2771 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqxtn", 0x7e214800, 0xff3ffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtxn", 0x7e216800, 0xffbffc00, asisdmisc, OP_FCVTXN_S, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, (1 << 22), 0, 
# 2773 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2773 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtnu", 0x7e21a800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2774 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2774 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtnu", 0x7e79a800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2775 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2775 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtmu", 0x7e21b800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2776 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2776 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtmu", 0x7e79b800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2777 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2777 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtau", 0x7e21c800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2778 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2778 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtau", 0x7e79c800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x7e21d800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2780 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2780 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x7e79d800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2781 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2781 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x7ea0c800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2782 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2782 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x7ef8c800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2783 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2783 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmle", 0x7ea0d800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2784 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2784 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmle", 0x7ef8d800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtpu", 0x7ea1a800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtpu", 0x7ef9a800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 8), 0, 
# 2787 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2787 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x7ea1b800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2788 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2788 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x7ef9b800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2789 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2789 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrte", 0x7ea1d800, 0xffbffc00, asisdmisc, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2790 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2790 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrte", 0x7ef9d800, 0xfffffc00, asisdmisc, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2791 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2791 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "dup", 0x5e000400, 0xffe0fc00, asisdone, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1), 0, 
# 2793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x5e000400, 0xffe0fc00, asisdone, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_En}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0), 0, 
# 2794 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2794 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "addp", 0x5e31b800, 0xff3ffc00, asisdpair, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2796 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2796 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmp", 0x7e30c800, 0xffbffc00, asisdpair, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2797 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2797 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmp", 0x5e30c800, 0xfffffc00, asisdpair, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_2H}, }, (1 << 6), 0, 
# 2798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "faddp", 0x7e30d800, 0xffbffc00, asisdpair, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2799 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2799 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "faddp", 0x5e30d800, 0xfffffc00, asisdpair, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_2H}, }, (1 << 6), 0, 
# 2800 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2800 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxp", 0x7e30f800, 0xffbffc00, asisdpair, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2801 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2801 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxp", 0x5e30f800, 0xfffffc00, asisdpair, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_2H}, }, (1 << 6), 0, 
# 2802 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2802 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmp", 0x7eb0c800, 0xffbffc00, asisdpair, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2803 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2803 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmp", 0x5eb0c800, 0xfffffc00, asisdpair, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_2H}, }, (1 << 6), 0, 
# 2804 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2804 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminp", 0x7eb0f800, 0xffbffc00, asisdpair, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_2S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_V_2D}, }, (1 << 6), 0, 
# 2805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminp", 0x5eb0f800, 0xfffffc00, asisdpair, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_V_2H}, }, (1 << 6), 0, 
# 2806 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2806 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sqadd", 0x5e200c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqsub", 0x5e202c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshl", 0x5e204c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2810 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2810 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshl", 0x5e205c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2811 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2811 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdmulh", 0x5e20b400, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2812 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2812 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x5e20dc00, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2813 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2813 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x5e401c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2814 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2814 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x5e20e400, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2815 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2815 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x5e402400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2816 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2816 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecps", 0x5e20fc00, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2817 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2817 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecps", 0x5e403c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2818 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2818 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrts", 0x5ea0fc00, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2819 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2819 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrts", 0x5ec03c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2820 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2820 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmgt", 0x5ee03400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2821 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2821 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmge", 0x5ee03c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2822 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2822 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sshl", 0x5ee04400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2823 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2823 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srshl", 0x5ee05400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2824 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2824 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "add", 0x5ee08400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmtst", 0x5ee08c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2826 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2826 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqadd", 0x7e200c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2827 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2827 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqsub", 0x7e202c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2828 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2828 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshl", 0x7e204c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2829 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2829 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqrshl", 0x7e205c00, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2830 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2830 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmulh", 0x7e20b400, 0xff20fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2831 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2831 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x7e20e400, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2832 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2832 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x7e402400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2833 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2833 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facge", 0x7e20ec00, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2834 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2834 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facge", 0x7e402c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2835 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2835 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabd", 0x7ea0d400, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2836 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2836 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabd", 0x7ec01400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2837 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2837 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x7ea0e400, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2838 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2838 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x7ec02400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2839 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2839 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facgt", 0x7ea0ec00, 0xffa0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2840 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2840 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facgt", 0x7ec02c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 8), 0, 
# 2841 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2841 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmhi", 0x7ee03400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2842 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2842 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmhs", 0x7ee03c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2843 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2843 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ushl", 0x7ee04400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2844 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2844 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "urshl", 0x7ee05400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2845 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2845 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x7ee08400, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmeq", 0x7ee08c00, 0xffe0fc00, asisdsame, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 8), 0, 
# 2847 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2847 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sqrdmlah", 0x7e008400, 0xff20fc00, asimdsame, 0, &aarch64_feature_rdma, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2849 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2849 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrdmlsh", 0x7e008c00, 0xff20fc00, asimdsame, 0, &aarch64_feature_rdma, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_Sm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, (1 << 8), 0, 
# 2850 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2850 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sshr", 0x5f000400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2852 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2852 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssra", 0x5f001400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srshr", 0x5f002400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "srsra", 0x5f003400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2855 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2855 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "shl", 0x5f005400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2856 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2856 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshl", 0x5f007400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2857 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2857 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshrn", 0x5f009400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2858 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2858 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshrn", 0x5f009c00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2859 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2859 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x5f00e400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2860 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2860 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x5f10e400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H} }, 0, 0, 
# 2861 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2861 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x5f00fc00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2862 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2862 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x5f10fc00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H} }, 0, 0, 
# 2863 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2863 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ushr", 0x7f000400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2864 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2864 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "usra", 0x7f001400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2865 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2865 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "urshr", 0x7f002400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2866 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2866 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ursra", 0x7f003400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2867 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2867 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sri", 0x7f004400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2868 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2868 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sli", 0x7f005400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2869 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2869 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshlu", 0x7f006400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2870 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2870 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshl", 0x7f007400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2871 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2871 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqshrun", 0x7f008400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2872 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2872 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqrshrun", 0x7f008c00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2873 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2873 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqshrn", 0x7f009400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2874 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2874 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqrshrn", 0x7f009c00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2875 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2875 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x7f00e400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2876 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2876 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x7f10e400, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H} }, 0, 0, 
# 2877 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2877 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x7f00fc00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D} }, 0, 0, 
# 2878 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2878 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x7f10fc00, 0xff80fc00, asisdshf, 0, &aarch64_feature_simd_f16, {AARCH64_OPND_Sd, AARCH64_OPND_Sn, AARCH64_OPND_IMM_VLSR}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H} }, 0, 0, 
# 2879 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2879 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sbfm", 0x13000000, 0x7f800000, bitfield, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMMR, AARCH64_OPND_IMMS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 1) | (1 << 5) | (1 << 23), 0, 
# 2881 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2881 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sbfiz", 0x13000000, 0x7f800000, bitfield, OP_SBFIZ, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (1 << 2) | (1 << 20), 0, 
# 2882 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2882 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sbfx", 0x13000000, 0x7f800000, bitfield, OP_SBFX, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (1 << 2) | (1 << 20), 0, 
# 2883 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2883 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxtb", 0x13001c00, 0x7fbffc00, bitfield, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, }, (1 << 0) | (3 << 2) | (1 << 5) | (1 << 23), 0, 
# 2884 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2884 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxth", 0x13003c00, 0x7fbffc00, bitfield, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, }, (1 << 0) | (3 << 2) | (1 << 5) | (1 << 23), 0, 
# 2885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxtw", 0x93407c00, 0xfffffc00, bitfield, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W}, }, (1 << 0) | (3 << 2), 0, 
# 2886 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2886 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x13000000, 0x7f800000, bitfield, OP_ASR_IMM, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 0) | (2 << 2) | (1 << 20), 0, 
# 2887 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2887 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bfm", 0x33000000, 0x7f800000, bitfield, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMMR, AARCH64_OPND_IMMS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 1) | (1 << 5) | (1 << 23), 0, 
# 2888 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2888 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bfi", 0x33000000, 0x7f800000, bitfield, OP_BFI, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (1 << 2) | (1 << 20), 0, 
# 2889 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2889 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bfc", 0x330003e0, 0x7f8003e0, bitfield, OP_BFC, &aarch64_feature_v8_2, {AARCH64_OPND_Rd, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (2 << 2) | (1 << 20), 0, 
# 2890 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2890 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bfxil", 0x33000000, 0x7f800000, bitfield, OP_BFXIL, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (1 << 2) | (1 << 20), 0, 
# 2891 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2891 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ubfm", 0x53000000, 0x7f800000, bitfield, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMMR, AARCH64_OPND_IMMS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 1) | (1 << 5) | (1 << 23), 0, 
# 2892 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2892 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ubfiz", 0x53000000, 0x7f800000, bitfield, OP_UBFIZ, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (1 << 2) | (1 << 20), 0, 
# 2893 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2893 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ubfx", 0x53000000, 0x7f800000, bitfield, OP_UBFX, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM, AARCH64_OPND_WIDTH}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 0) | (1 << 2) | (1 << 20), 0, 
# 2894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxtb", 0x53001c00, 0xfffffc00, bitfield, OP_UXTB, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0) | (3 << 2), 0, 
# 2895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxth", 0x53003c00, 0xfffffc00, bitfield, OP_UXTH, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0) | (3 << 2), 0, 
# 2896 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2896 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x53000000, 0x7f800000, bitfield, OP_LSL_IMM, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 0) | (2 << 2) | (1 << 20), 0, 
# 2897 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2897 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x53000000, 0x7f800000, bitfield, OP_LSR_IMM, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_IMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 0) | (2 << 2) | (1 << 20), 0, 
# 2898 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2898 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "b", 0x14000000, 0xfc000000, branch_imm, OP_B, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL26}, { {AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 2900 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2900 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bl", 0x94000000, 0xfc000000, branch_imm, OP_BL, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL26}, { {AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 2901 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2901 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "br", 0xd61f0000, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2903 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2903 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blr", 0xd63f0000, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ret", 0xd65f0000, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, (1 << 12) | (((30) & 0x1f) << 15), 0, 
# 2905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eret", 0xd69f03e0, 0xffffffff, branch_reg, 0, &aarch64_feature_v8, {0}, {{0}}, 0, 0, 
# 2906 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2906 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "drps", 0xd6bf03e0, 0xffffffff, branch_reg, 0, &aarch64_feature_v8, {0}, {{0}}, 0, 0, 
# 2907 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2907 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "braa", 0xd71f0800, 0xfffffc00, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn, AARCH64_OPND_Rd_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2908 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2908 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brab", 0xd71f0c00, 0xfffffc00, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn, AARCH64_OPND_Rd_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2909 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2909 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blraa", 0xd73f0800, 0xfffffc00, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn, AARCH64_OPND_Rd_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blrab", 0xd73f0c00, 0xfffffc00, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn, AARCH64_OPND_Rd_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2911 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2911 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "braaz", 0xd61f081f, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2912 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2912 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brabz", 0xd61f0c1f, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2913 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2913 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blraaz", 0xd63f081f, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2914 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2914 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blrabz", 0xd63f0c1f, 0xfffffc1f, branch_reg, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2915 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2915 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "retaa", 0xd65f0bff, 0xffffffff, branch_reg, 0, &aarch64_feature_v8_3, {0}, {{0}}, 0, 0, 
# 2916 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2916 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "retab", 0xd65f0fff, 0xffffffff, branch_reg, 0, &aarch64_feature_v8_3, {0}, {{0}}, 0, 0, 
# 2917 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2917 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eretaa", 0xd69f0bff, 0xffffffff, branch_reg, 0, &aarch64_feature_v8_3, {0}, {{0}}, 0, 0, 
# 2918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eretab", 0xd69f0fff, 0xffffffff, branch_reg, 0, &aarch64_feature_v8_3, {0}, {{0}}, 0, 0, 
# 2919 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2919 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "cbz", 0x34000000, 0x7f000000, compbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2921 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2921 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cbnz", 0x35000000, 0x7f000000, compbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2922 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2922 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "b.c", 0x54000000, 0xff000010, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 4), 0, 
# 2924 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2924 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ccmn", 0x3a400800, 0x7fe00c10, condcmp_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_CCMP_IMM, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2926 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2926 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ccmp", 0x7a400800, 0x7fe00c10, condcmp_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_CCMP_IMM, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2927 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2927 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ccmn", 0x3a400000, 0x7fe00c10, condcmp_reg, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2929 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2929 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ccmp", 0x7a400000, 0x7fe00c10, condcmp_reg, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "csel", 0x1a800000, 0x7fe00c00, condsel, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 2932 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2932 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "csinc", 0x1a800400, 0x7fe00c00, condsel, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 2933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cinc", 0x1a800400, 0x7fe00c00, condsel, OP_CINC, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_COND1}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 5) | (1 << 20), 0, 
# 2934 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2934 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cset", 0x1a9f07e0, 0x7fff0fe0, condsel, OP_CSET, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_COND1}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 2) | (1 << 5) | (1 << 20), 0, 
# 2935 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2935 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "csinv", 0x5a800000, 0x7fe00c00, condsel, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 2936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cinv", 0x5a800000, 0x7fe00c00, condsel, OP_CINV, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_COND1}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 5) | (1 << 20), 0, 
# 2937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "csetm", 0x5a9f03e0, 0x7fff0fe0, condsel, OP_CSETM, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_COND1}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 2) | (1 << 5) | (1 << 20), 0, 
# 2938 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2938 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "csneg", 0x5a800400, 0x7fe00c00, condsel, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 2939 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2939 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cneg", 0x5a800400, 0x7fe00c00, condsel, OP_CNEG, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_COND1}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 5) | (1 << 20), 0, 
# 2940 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2940 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "aese", 0x4e284800, 0xfffffc00, cryptoaes, 0, &aarch64_feature_aes, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 2942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "aesd", 0x4e285800, 0xfffffc00, cryptoaes, 0, &aarch64_feature_aes, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 2943 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2943 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "aesmc", 0x4e286800, 0xfffffc00, cryptoaes, 0, &aarch64_feature_aes, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 2944 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2944 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "aesimc", 0x4e287800, 0xfffffc00, cryptoaes, 0, &aarch64_feature_aes, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 2945 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2945 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sha1h", 0x5e280800, 0xfffffc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 2947 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2947 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha1su1", 0x5e281800, 0xfffffc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2948 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2948 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha256su0", 0x5e282800, 0xfffffc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2949 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2949 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sha1c", 0x5e000000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2951 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2951 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha1p", 0x5e001000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2952 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2952 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha1m", 0x5e002000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2953 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2953 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha1su0", 0x5e003000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2954 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2954 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha256h", 0x5e004000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2955 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2955 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha256h2", 0x5e005000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2956 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2956 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha256su1", 0x5e006000, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 2957 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2957 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "rbit", 0x5ac00000, 0x7ffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2959 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2959 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev16", 0x5ac00400, 0x7ffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2960 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2960 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev", 0x5ac00800, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev", 0xdac00c00, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 1) | (1 << 2), 0, 
# 2962 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2962 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev64", 0xdac00c00, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_2, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 0), 0, 
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clz", 0x5ac01000, 0x7ffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2964 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2964 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cls", 0x5ac01400, 0x7ffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2965 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2965 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev32", 0xdac00800, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2966 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2966 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacia", 0xdac10000, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2967 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2967 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacib", 0xdac10400, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2968 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2968 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacda", 0xdac10800, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacdb", 0xdac10c00, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autia", 0xdac11000, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2971 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2971 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autib", 0xdac11400, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2972 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2972 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autda", 0xdac11800, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2973 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2973 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autdb", 0xdac11c00, 0xfffffc00, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "paciza", 0xdac123e0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2975 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2975 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacizb", 0xdac127e0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacdza", 0xdac12be0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2977 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2977 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacdzb", 0xdac12fe0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2978 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2978 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autiza", 0xdac133e0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2979 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2979 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autizb", 0xdac137e0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2980 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2980 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autdza", 0xdac13be0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2981 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2981 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autdzb", 0xdac13fe0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2982 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2982 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "xpaci", 0xdac143e0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2983 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2983 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "xpacd", 0xdac147e0, 0xffffffe0, dp_1src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2984 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2984 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "udiv", 0x1ac00800, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2986 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2986 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdiv", 0x1ac00c00, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 2987 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2987 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lslv", 0x1ac02000, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 1), 0, 
# 2988 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2988 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x1ac02000, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 0), 0, 
# 2989 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2989 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsrv", 0x1ac02400, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 1), 0, 
# 2990 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2990 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x1ac02400, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 0), 0, 
# 2991 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2991 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asrv", 0x1ac02800, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 1), 0, 
# 2992 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2992 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x1ac02800, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 0), 0, 
# 2993 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2993 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rorv", 0x1ac02c00, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 1), 0, 
# 2994 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2994 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ror", 0x1ac02c00, 0x7fe0fc00, dp_2src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5) | (1 << 0), 0, 
# 2995 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2995 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacga", 0x9ac03000, 0xffe0fc00, dp_2src, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 2996 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2996 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "crc32b", 0x1ac04000, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 2998 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2998 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32h", 0x1ac04400, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 2999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 2999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32w", 0x1ac04800, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 3000 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3000 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32x", 0x9ac04c00, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 3001 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3001 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32cb", 0x1ac05000, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 3002 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3002 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32ch", 0x1ac05400, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 3003 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3003 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32cw", 0x1ac05800, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0, 0, 
# 3004 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3004 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "crc32cx", 0x9ac05c00, 0xffe0fc00, dp_2src, 0, &aarch64_feature_crc, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 3005 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3005 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "madd", 0x1b000000, 0x7fe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_Ra}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 3007 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3007 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mul", 0x1b007c00, 0x7fe0fc00, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 3008 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3008 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "msub", 0x1b008000, 0x7fe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_Ra}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mneg", 0x1b00fc00, 0x7fe0fc00, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 3010 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3010 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smaddl", 0x9b200000, 0xffe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_Ra}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X}, }, (1 << 1), 0, 
# 3011 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3011 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smull", 0x9b207c00, 0xffe0fc00, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0), 0, 
# 3012 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3012 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smsubl", 0x9b208000, 0xffe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_Ra}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X}, }, (1 << 1), 0, 
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smnegl", 0x9b20fc00, 0xffe0fc00, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0), 0, 
# 3014 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3014 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smulh", 0x9b407c00, 0xffe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 3015 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3015 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umaddl", 0x9ba00000, 0xffe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_Ra}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X}, }, (1 << 1), 0, 
# 3016 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3016 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umull", 0x9ba07c00, 0xffe0fc00, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0), 0, 
# 3017 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3017 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umsubl", 0x9ba08000, 0xffe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_Ra}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X}, }, (1 << 1), 0, 
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umnegl", 0x9ba0fc00, 0xffe0fc00, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0), 0, 
# 3019 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3019 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umulh", 0x9bc07c00, 0xffe08000, dp_3src, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 3020 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3020 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "svc", 0xd4000001, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, 0, 0, 
# 3022 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3022 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "hvc", 0xd4000002, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, 0, 0, 
# 3023 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3023 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smc", 0xd4000003, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, 0, 0, 
# 3024 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3024 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brk", 0xd4200000, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, 0, 0, 
# 3025 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3025 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "hlt", 0xd4400000, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, 0, 0, 
# 3026 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3026 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dcps1", 0xd4a00001, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, (1 << 12) | (((0) & 0x1f) << 15), 0, 
# 3027 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3027 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dcps2", 0xd4a00002, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, (1 << 12) | (((0) & 0x1f) << 15), 0, 
# 3028 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3028 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dcps3", 0xd4a00003, 0xffe0001f, exception, 0, &aarch64_feature_v8, {AARCH64_OPND_EXCEPTION}, {{0}}, (1 << 12) | (((0) & 0x1f) << 15), 0, 
# 3029 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3029 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "extr", 0x13800000, 0x7fa00000, extract, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm, AARCH64_OPND_IMMS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 1) | (1 << 5) | (1 << 23), 0, 
# 3031 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3031 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ror", 0x13800000, 0x7fa00000, extract, OP_ROR_IMM, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm, AARCH64_OPND_IMMS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_0_31}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63}, }, (1 << 0) | (1 << 20), 0, 
# 3032 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3032 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "scvtf", 0x1e020000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Rn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_1_64}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3034 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3034 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x1ec20000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Rn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3035 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3035 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x1e030000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Rn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_1_64}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3036 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3036 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x1ec30000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Rn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x1e180000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_imm_1_64}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3038 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3038 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x1ed80000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3039 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3039 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x1e190000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_imm_1_64}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3040 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3040 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x1ed90000, 0x7f3f0000, float2fix, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn, AARCH64_OPND_FBITS}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_imm_1_32}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_imm_1_64}, }, (1 << 7) | (1 << 5), 0, 
# 3041 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3041 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fcvtns", 0x1e200000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3043 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3043 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtns", 0x1ee00000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3044 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3044 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtnu", 0x1e210000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3045 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3045 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtnu", 0x1ee10000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3046 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3046 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x1e220000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X}, }, (1 << 7) | (1 << 5), 0, 
# 3047 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3047 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x1ee20000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X}, }, (1 << 7) | (1 << 5), 0, 
# 3048 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3048 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x1e230000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X}, }, (1 << 7) | (1 << 5), 0, 
# 3049 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3049 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x1ee30000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X}, }, (1 << 7) | (1 << 5), 0, 
# 3050 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3050 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtas", 0x1e240000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3051 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3051 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtas", 0x1ee40000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3052 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3052 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtau", 0x1e250000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3053 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3053 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtau", 0x1ee50000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3054 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3054 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x1e260000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 7) | (1 << 5), 0, 
# 3055 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3055 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x1ee60000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3056 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3056 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x1e270000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, }, (1 << 7) | (1 << 5), 0, 
# 3057 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3057 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x1ee70000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X}, }, (1 << 7) | (1 << 5), 0, 
# 3058 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3058 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtps", 0x1e280000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3059 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3059 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtps", 0x1ee80000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtpu", 0x1e290000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3061 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3061 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtpu", 0x1ee90000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3062 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3062 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtms", 0x1e300000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3063 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3063 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtms", 0x1ef00000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3064 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3064 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtmu", 0x1e310000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3065 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3065 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtmu", 0x1ef10000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3066 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3066 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x1e380000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3067 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3067 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x1ef80000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3068 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3068 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x1e390000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, (1 << 7) | (1 << 5), 0, 
# 3069 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3069 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x1ef90000, 0x7f3ffc00, float2int, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 7) | (1 << 5), 0, 
# 3070 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3070 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x9eae0000, 0xfffffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_Rd, AARCH64_OPND_VnD1}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0, 0, 
# 3071 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3071 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x9eaf0000, 0xfffffc00, float2int, 0, &aarch64_feature_fp, {AARCH64_OPND_VdD1, AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, }, 0, 0, 
# 3072 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3072 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  {"fjcvtzs", 0x1e7e0000, 0xfffffc00, float2int, 0, &aarch64_feature_fp_v8_3, {AARCH64_OPND_Rd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, }, 0, 0, 
# 3073 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
                                                                                               ((void *)0) 
# 3073 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
                                                                                                    },

  { "fccmp", 0x1e200400, 0xff200c10, floatccmp, 0, &aarch64_feature_fp, {AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fccmp", 0x1ee00400, 0xff200c10, floatccmp, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3076 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3076 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fccmpe", 0x1e200410, 0xff200c10, floatccmp, 0, &aarch64_feature_fp, {AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3077 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3077 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fccmpe", 0x1ee00410, 0xff200c10, floatccmp, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_NZCV, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fcmp", 0x1e202000, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp, {AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3080 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3080 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmp", 0x1ee02000, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3081 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3081 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmpe", 0x1e202010, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp, {AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3082 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3082 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmpe", 0x1ee02010, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3083 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3083 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmp", 0x1e202008, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp, {AARCH64_OPND_Fn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3084 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3084 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmp", 0x1ee02008, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3085 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3085 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmpe", 0x1e202018, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp, {AARCH64_OPND_Fn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3086 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3086 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmpe", 0x1ee02018, 0xff20fc1f, floatcmp, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmov", 0x1e204000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3089 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3089 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x1ee04000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3090 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3090 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabs", 0x1e20c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3091 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3091 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabs", 0x1ee0c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3092 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3092 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fneg", 0x1e214000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fneg", 0x1ee14000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3094 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3094 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsqrt", 0x1e21c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3095 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3095 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsqrt", 0x1ee1c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3096 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3096 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x1e224000, 0xff3e7c00, floatdp1, OP_FCVT, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, }, (1 << 7) | (1 << 22), 0, 
# 3097 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3097 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintn", 0x1e244000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3098 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3098 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintn", 0x1ee44000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3099 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3099 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintp", 0x1e24c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3100 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3100 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintp", 0x1ee4c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3101 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3101 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintm", 0x1e254000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3102 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3102 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintm", 0x1ee54000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3103 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3103 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintz", 0x1e25c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3104 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3104 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintz", 0x1ee5c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3105 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3105 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinta", 0x1e264000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3106 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3106 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinta", 0x1ee64000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintx", 0x1e274000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3108 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3108 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintx", 0x1ee74000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3109 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3109 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinti", 0x1e27c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3110 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3110 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinti", 0x1ee7c000, 0xff3ffc00, floatdp1, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3111 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3111 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmul", 0x1e200800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x1ee00800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3114 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3114 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdiv", 0x1e201800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3115 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3115 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdiv", 0x1ee01800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3116 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3116 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0x1e202800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3117 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3117 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0x1ee02800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0x1e203800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3119 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3119 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0x1ee03800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3120 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3120 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmax", 0x1e204800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3121 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3121 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmax", 0x1ee04800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3122 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3122 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmin", 0x1e205800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3123 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3123 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmin", 0x1ee05800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3124 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3124 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnm", 0x1e206800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3125 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3125 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnm", 0x1ee06800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3126 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3126 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnm", 0x1e207800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnm", 0x1ee07800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3128 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3128 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmul", 0x1e208800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3129 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3129 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmul", 0x1ee08800, 0xff20fc00, floatdp2, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmadd", 0x1f000000, 0xff208000, floatdp3, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3132 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3132 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmadd", 0x1fc00000, 0xff208000, floatdp3, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3133 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3133 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmsub", 0x1f008000, 0xff208000, floatdp3, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3134 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3134 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmsub", 0x1fc08000, 0xff208000, floatdp3, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3135 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3135 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmadd", 0x1f200000, 0xff208000, floatdp3, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3136 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3136 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmadd", 0x1fe00000, 0xff208000, floatdp3, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3137 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3137 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmsub", 0x1f208000, 0xff208000, floatdp3, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 7), 0, 
# 3138 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3138 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmsub", 0x1fe08000, 0xff208000, floatdp3, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_Fa}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, (1 << 7), 0, 
# 3139 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3139 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmov", 0x1e201000, 0xff201fe0, floatimm, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_FPIMM}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3141 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3141 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x1ee01000, 0xff201fe0, floatimm, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_FPIMM}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3142 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3142 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fcsel", 0x1e200c00, 0xff200c00, floatsel, 0, &aarch64_feature_fp, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3144 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3144 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcsel", 0x1ee00c00, 0xff200c00, floatsel, 0, &aarch64_feature_fp_f16, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Fm, AARCH64_OPND_COND}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (1 << 7), 0, 
# 3145 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3145 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "strb", 0x38000400, 0xffe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3147 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3147 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrb", 0x38400400, 0xffe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3148 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3148 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsb", 0x38800400, 0xffa00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, }, (1 << 11), 0, 
# 3149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0x3c000400, 0x3f600400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3150 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3150 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0x3c400400, 0x3f600400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3151 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3151 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "strh", 0x78000400, 0xffe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3152 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3152 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrh", 0x78400400, 0xffe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3153 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3153 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsh", 0x78800400, 0xffa00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 11), 0, 
# 3154 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3154 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0xb8000400, 0xbfe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3155 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3155 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0xb8400400, 0xbfe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3156 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3156 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsw", 0xb8800400, 0xffe00400, ldst_imm9, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 3157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "strb", 0x39000000, 0xffc00000, ldst_pos, OP_STRB_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3159 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3159 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrb", 0x39400000, 0xffc00000, ldst_pos, OP_LDRB_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3160 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3160 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsb", 0x39800000, 0xff800000, ldst_pos, OP_LDRSB_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, }, (1 << 11), 0, 
# 3161 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3161 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0x3d000000, 0x3f400000, ldst_pos, OP_STRF_POS, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3162 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3162 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0x3d400000, 0x3f400000, ldst_pos, OP_LDRF_POS, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3163 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3163 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "strh", 0x79000000, 0xffc00000, ldst_pos, OP_STRH_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3164 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3164 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrh", 0x79400000, 0xffc00000, ldst_pos, OP_LDRH_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3165 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3165 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsh", 0x79800000, 0xff800000, ldst_pos, OP_LDRSH_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 11), 0, 
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0xb9000000, 0xbfc00000, ldst_pos, OP_STR_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0xb9400000, 0xbfc00000, ldst_pos, OP_LDR_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3168 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3168 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsw", 0xb9800000, 0xffc00000, ldst_pos, OP_LDRSW_POS, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 3169 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3169 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfm", 0xf9800000, 0xffc00000, ldst_pos, OP_PRFM_POS, &aarch64_feature_v8, {AARCH64_OPND_PRFOP, AARCH64_OPND_ADDR_UIMM12}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0, 0, 
# 3170 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3170 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "strb", 0x38200800, 0xffe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3172 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3172 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrb", 0x38600800, 0xffe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsb", 0x38a00800, 0xffa00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, }, (1 << 11), 0, 
# 3174 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3174 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0x3c200800, 0x3f600c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3175 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3175 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0x3c600800, 0x3f600c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3176 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3176 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "strh", 0x78200800, 0xffe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3177 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3177 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrh", 0x78600800, 0xffe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3178 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3178 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsh", 0x78a00800, 0xffa00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 11), 0, 
# 3179 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3179 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0xb8200800, 0xbfe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3180 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3180 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0xb8600800, 0xbfe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3181 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3181 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsw", 0xb8a00800, 0xffe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 3182 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3182 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfm", 0xf8a00800, 0xffe00c00, ldst_regoff, 0, &aarch64_feature_v8, {AARCH64_OPND_PRFOP, AARCH64_OPND_ADDR_REGOFF}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0, 0, 
# 3183 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3183 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sttrb", 0x38000800, 0xffe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3185 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3185 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldtrb", 0x38400800, 0xffe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3186 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3186 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldtrsb", 0x38800800, 0xffa00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, }, (1 << 11), 0, 
# 3187 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3187 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sttrh", 0x78000800, 0xffe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3188 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3188 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldtrh", 0x78400800, 0xffe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3189 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3189 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldtrsh", 0x78800800, 0xffa00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 11), 0, 
# 3190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sttr", 0xb8000800, 0xbfe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3191 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3191 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldtr", 0xb8400800, 0xbfe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldtrsw", 0xb8800800, 0xffe00c00, ldst_unpriv, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 3193 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3193 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sturb", 0x38000000, 0xffe00c00, ldst_unscaled, OP_STURB, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldurb", 0x38400000, 0xffe00c00, ldst_unscaled, OP_LDURB, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, }, 0, 0, 
# 3196 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3196 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldursb", 0x38800000, 0xffa00c00, ldst_unscaled, OP_LDURSB, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, }, (1 << 11), 0, 
# 3197 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3197 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stur", 0x3c000000, 0x3f600c00, ldst_unscaled, OP_STURV, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldur", 0x3c400000, 0x3f600c00, ldst_unscaled, OP_LDURV, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3199 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3199 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sturh", 0x78000000, 0xffe00c00, ldst_unscaled, OP_STURH, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3200 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3200 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldurh", 0x78400000, 0xffe00c00, ldst_unscaled, OP_LDURH, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, }, 0, 0, 
# 3201 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3201 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldursh", 0x78800000, 0xffa00c00, ldst_unscaled, OP_LDURSH, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, }, (1 << 11), 0, 
# 3202 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3202 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stur", 0xb8000000, 0xbfe00c00, ldst_unscaled, OP_STUR, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3203 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3203 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldur", 0xb8400000, 0xbfe00c00, ldst_unscaled, OP_LDUR, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 10), 0, 
# 3204 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3204 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldursw", 0xb8800000, 0xffe00c00, ldst_unscaled, OP_LDURSW, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, 
# 3205 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3205 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfum", 0xf8800000, 0xffe00c00, ldst_unscaled, OP_PRFUM, &aarch64_feature_v8, {AARCH64_OPND_PRFOP, AARCH64_OPND_ADDR_SIMM9}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0, 0, 
# 3206 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3206 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldraa", 0xf8200400, 0xffa00400, ldst_imm10, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM10}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3208 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3208 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrab", 0xf8a00400, 0xffa00400, ldst_imm10, 0, &aarch64_feature_v8_3, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMM10}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3209 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3209 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "stxrb", 0x8007c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3211 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3211 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlxrb", 0x800fc00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldxrb", 0x85f7c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3213 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3213 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaxrb", 0x85ffc00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3214 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3214 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlrb", 0x89ffc00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3215 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3215 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldarb", 0x8dffc00, 0xffeffc00, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3216 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3216 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stxrh", 0x48007c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3217 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3217 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlxrh", 0x4800fc00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3218 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3218 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldxrh", 0x485f7c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3219 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3219 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaxrh", 0x485ffc00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3220 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3220 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlrh", 0x489ffc00, 0xffe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3221 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3221 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldarh", 0x48dffc00, 0xfffffc00, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3222 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3222 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stxr", 0x88007c00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlxr", 0x8800fc00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3224 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3224 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stxp", 0x88200000, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlxp", 0x88208000, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldxr", 0x885f7c00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3227 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3227 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaxr", 0x885ffc00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3228 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3228 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldxp", 0x887f0000, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaxp", 0x887f8000, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlr", 0x889ffc00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3231 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3231 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldar", 0x88dffc00, 0xbfeffc00, ldstexcl, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaprb", 0x38bfc000, 0xfffffc00, ldstexcl, 0, &aarch64_feature_rcpc, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3233 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3233 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaprh", 0x78bfc000, 0xfffffc00, ldstexcl, 0, &aarch64_feature_rcpc, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3234 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3234 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapr", 0xb8bfc000, 0xbffffc00, ldstexcl, 0, &aarch64_feature_rcpc, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldlar", 0x88df7c00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_lor, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3237 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3237 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldlarb", 0x08df7c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_lor, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3238 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3238 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldlarh", 0x48df7c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_lor, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3239 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3239 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stllr", 0x889f7c00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_lor, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3240 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3240 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stllrb", 0x089f7c00, 0xffe08000, ldstexcl, 0, &aarch64_feature_lor, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stllrh", 0x489f7c00, 0xbfe08000, ldstexcl, 0, &aarch64_feature_lor, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3242 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3242 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "stnp", 0x28000000, 0x7fc00000, ldstnapair_offs, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 5), 0, 
# 3244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnp", 0x28400000, 0x7fc00000, ldstnapair_offs, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 5), 0, 
# 3245 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3245 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnp", 0x2c000000, 0x3fc00000, ldstnapair_offs, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_Ft2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnp", 0x2c400000, 0x3fc00000, ldstnapair_offs, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_Ft2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "stp", 0x29000000, 0x7ec00000, ldstpair_off, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 5), 0, 
# 3249 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3249 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldp", 0x29400000, 0x7ec00000, ldstpair_off, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 5), 0, 
# 3250 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3250 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stp", 0x2d000000, 0x3fc00000, ldstpair_off, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_Ft2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3251 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3251 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldp", 0x2d400000, 0x3fc00000, ldstpair_off, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_Ft2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3252 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3252 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  {"ldpsw", 0x69400000, 0xffc00000, ldstpair_off, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, VERIFIER (ldpsw)},

  { "stp", 0x28800000, 0x7ec00000, ldstpair_indexed, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 5), 0, 
# 3255 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3255 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldp", 0x28c00000, 0x7ec00000, ldstpair_indexed, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, (1 << 5), 0, 
# 3256 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3256 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stp", 0x2c800000, 0x3ec00000, ldstpair_indexed, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_Ft2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3257 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3257 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldp", 0x2cc00000, 0x3ec00000, ldstpair_indexed, 0, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_Ft2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, 0, 0, 
# 3258 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3258 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  {"ldpsw", 0x68c00000, 0xfec00000, ldstpair_indexed, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_Rt2, AARCH64_OPND_ADDR_SIMM7}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, }, 0, 0, VERIFIER (ldpsw)},

  { "ldr", 0x18000000, 0xbf000000, loadlit, OP_LDR_LIT, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 10), 0, 
# 3261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0x1c000000, 0x3f000000, loadlit, OP_LDRV_LIT, &aarch64_feature_v8, {AARCH64_OPND_Ft, AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3262 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3262 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldrsw", 0x98000000, 0xff000000, loadlit, OP_LDRSW_LIT, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3263 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3263 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfm", 0xd8000000, 0xff000000, loadlit, OP_PRFM_LIT, &aarch64_feature_v8, {AARCH64_OPND_PRFOP, AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3264 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3264 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "and", 0x12000000, 0x7f800000, log_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn, AARCH64_OPND_LIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 3266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x12000000, 0x7f800000, log_imm, OP_BIC, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn, AARCH64_OPND_LIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21) | (1 << 5), 0, 
# 3267 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3267 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x32000000, 0x7f800000, log_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn, AARCH64_OPND_LIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x320003e0, 0x7f8003e0, log_imm, OP_MOV_IMM_LOG, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_IMM_MOV}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 2) | (1 << 5) | (1 << 20), 0, 
# 3269 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3269 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x52000000, 0x7f800000, log_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd_SP, AARCH64_OPND_Rn, AARCH64_OPND_LIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 3270 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3270 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ands", 0x72000000, 0x7f800000, log_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_LIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1 << 5), 0, 
# 3271 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3271 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "tst", 0x7200001f, 0x7f80001f, log_imm, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_LIMM}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 5), 0, 
# 3272 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3272 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "and", 0xa000000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 3274 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3274 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0xa200000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 3275 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3275 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x2a000000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 3276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x2a0003e0, 0x7f2003e0, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxtw", 0x2a0003e0, 0x7f2003e0, log_shift, OP_UXTW, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, (1 << 0) | (1 << 21), 0, 
# 3278 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3278 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orn", 0x2a200000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 3279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mvn", 0x2a2003e0, 0x7f2003e0, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 3280 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3280 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x4a000000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 3281 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3281 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eon", 0x4a200000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 3282 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3282 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ands", 0x6a000000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1 << 5), 0, 
# 3283 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3283 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "tst", 0x6a00001f, 0x7f20001f, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1 << 5), 0, 
# 3284 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3284 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bics", 0x6a200000, 0x7f200000, log_shift, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_Rn, AARCH64_OPND_Rm_SFT}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, (1 << 5), 0, 
# 3285 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3285 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "casb", 0x8a07c00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3287 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3287 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cash", 0x48a07c00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cas", 0x88a07c00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3289 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3289 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casab", 0x8e07c00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "caslb", 0x8a0fc00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3291 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3291 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casalb", 0x8e0fc00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casah", 0x48e07c00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3293 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3293 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "caslh", 0x48a0fc00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casalh", 0x48e0fc00, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3295 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3295 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casa", 0x88e07c00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3296 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3296 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casl", 0x88a0fc00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casal", 0x88e0fc00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3298 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3298 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "casp", 0x8207c00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_PAIRREG, AARCH64_OPND_Rt, AARCH64_OPND_PAIRREG, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "caspa", 0x8607c00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_PAIRREG, AARCH64_OPND_Rt, AARCH64_OPND_PAIRREG, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3300 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3300 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "caspl", 0x820fc00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_PAIRREG, AARCH64_OPND_Rt, AARCH64_OPND_PAIRREG, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "caspal", 0x860fc00, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_PAIRREG, AARCH64_OPND_Rt, AARCH64_OPND_PAIRREG, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpb", 0x38208000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swph", 0x78208000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swp", 0xb8208000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3305 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3305 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpab", 0x38a08000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3306 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3306 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swplb", 0x38608000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpalb", 0x38e08000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpah", 0x78a08000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swplh", 0x78608000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3310 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3310 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpalh", 0x78e08000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpa", 0xb8a08000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3312 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3312 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpl", 0xb8608000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3313 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3313 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "swpal", 0xb8e08000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3314 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3314 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddb", 0x38200000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddh", 0x78200000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldadd", 0xb8200000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddab", 0x38a00000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddlb", 0x38600000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddalb", 0x38e00000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3320 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3320 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddah", 0x78a00000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddlh", 0x78600000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3322 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3322 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddalh", 0x78e00000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3323 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3323 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldadda", 0xb8a00000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3324 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3324 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddl", 0xb8600000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3325 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3325 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldaddal", 0xb8e00000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrb", 0x38201000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3327 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3327 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrh", 0x78201000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3328 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclr", 0xb8201000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3329 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3329 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrab", 0x38a01000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3330 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3330 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrlb", 0x38601000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclralb", 0x38e01000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrah", 0x78a01000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrlh", 0x78601000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3334 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclralh", 0x78e01000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3335 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3335 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclra", 0xb8a01000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclrl", 0xb8601000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3337 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3337 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldclral", 0xb8e01000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorb", 0x38202000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3339 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorh", 0x78202000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3340 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3340 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeor", 0xb8202000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorab", 0x38a02000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3342 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3342 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorlb", 0x38602000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3343 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3343 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeoralb", 0x38e02000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3344 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3344 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorah", 0x78a02000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3345 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3345 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorlh", 0x78602000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3346 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3346 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeoralh", 0x78e02000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3347 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3347 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeora", 0xb8a02000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeorl", 0xb8602000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldeoral", 0xb8e02000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3350 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3350 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetb", 0x38203000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldseth", 0x78203000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3352 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldset", 0xb8203000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3353 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3353 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetab", 0x38a03000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3354 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3354 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetlb", 0x38603000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3355 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3355 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetalb", 0x38e03000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetah", 0x78a03000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3357 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3357 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetlh", 0x78603000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3358 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3358 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetalh", 0x78e03000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldseta", 0xb8a03000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3360 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3360 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetl", 0xb8603000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsetal", 0xb8e03000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3362 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3362 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxb", 0x38204000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxh", 0x78204000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3364 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3364 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmax", 0xb8204000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3365 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3365 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxab", 0x38a04000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxlb", 0x38604000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3367 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3367 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxalb", 0x38e04000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxah", 0x78a04000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxlh", 0x78604000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3370 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxalh", 0x78e04000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3371 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3371 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxa", 0xb8a04000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxl", 0xb8604000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3373 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3373 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmaxal", 0xb8e04000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3374 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3374 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminb", 0x38205000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3375 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3375 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminh", 0x78205000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmin", 0xb8205000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3377 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3377 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminab", 0x38a05000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3378 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3378 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminlb", 0x38605000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3379 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3379 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminalb", 0x38e05000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3380 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminah", 0x78a05000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3381 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3381 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminlh", 0x78605000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminalh", 0x78e05000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3383 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3383 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsmina", 0xb8a05000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminl", 0xb8605000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3385 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3385 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldsminal", 0xb8e05000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxb", 0x38206000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3387 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3387 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxh", 0x78206000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3388 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3388 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumax", 0xb8206000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3389 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3389 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxab", 0x38a06000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxlb", 0x38606000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxalb", 0x38e06000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3392 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3392 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxah", 0x78a06000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3393 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3393 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxlh", 0x78606000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3394 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3394 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxalh", 0x78e06000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3395 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3395 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxa", 0xb8a06000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3396 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3396 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxl", 0xb8606000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3397 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3397 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumaxal", 0xb8e06000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3398 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminb", 0x38207000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3399 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3399 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminh", 0x78207000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3400 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3400 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumin", 0xb8207000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3401 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminab", 0x38a07000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3402 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3402 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminlb", 0x38607000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3403 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3403 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminalb", 0x38e07000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3404 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3404 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminah", 0x78a07000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3405 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3405 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminlh", 0x78607000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 1), 0, 
# 3406 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3406 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminalh", 0x78e07000, 0xffe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3407 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3407 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldumina", 0xb8a07000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3408 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3408 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminl", 0xb8607000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 1), 0, 
# 3409 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3409 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lduminal", 0xb8e07000, 0xbfe0fc00, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_Rt, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27), 0, 
# 3410 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3410 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "staddb", 0x3820001f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3411 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3411 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "staddh", 0x7820001f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3412 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3412 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stadd", 0xb820001f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3413 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3413 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "staddlb", 0x3860001f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3414 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3414 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "staddlh", 0x7860001f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3415 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "staddl", 0xb860001f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3416 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3416 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stclrb", 0x3820101f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3417 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3417 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stclrh", 0x7820101f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3418 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3418 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stclr", 0xb820101f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3419 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stclrlb", 0x3860101f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3420 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stclrlh", 0x7860101f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3421 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stclrl", 0xb860101f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3422 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3422 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "steorb", 0x3820201f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3423 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3423 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "steorh", 0x7820201f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3424 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "steor", 0xb820201f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3425 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3425 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "steorlb", 0x3860201f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3426 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "steorlh", 0x7860201f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3427 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3427 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "steorl", 0xb860201f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3428 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsetb", 0x3820301f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3429 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stseth", 0x7820301f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3430 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3430 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stset", 0xb820301f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3431 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3431 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsetlb", 0x3860301f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3432 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsetlh", 0x7860301f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3433 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3433 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsetl", 0xb860301f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3434 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3434 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmaxb", 0x3820401f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3435 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3435 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmaxh", 0x7820401f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3436 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3436 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmax", 0xb820401f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3437 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3437 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmaxlb", 0x3860401f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3438 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3438 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmaxlh", 0x7860401f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3439 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmaxl", 0xb860401f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3440 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3440 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsminb", 0x3820501f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3441 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3441 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsminh", 0x7820501f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3442 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3442 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsmin", 0xb820501f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3443 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3443 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsminlb", 0x3860501f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3444 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3444 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsminlh", 0x7860501f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3445 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stsminl", 0xb860501f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3446 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3446 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumaxb", 0x3820601f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3447 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3447 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumaxh", 0x7820601f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3448 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3448 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumax", 0xb820601f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3449 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3449 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumaxlb", 0x3860601f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3450 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3450 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumaxlh", 0x7860601f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3451 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3451 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumaxl", 0xb860601f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3452 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3452 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stuminb", 0x3820701f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3453 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3453 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stuminh", 0x7820701f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3454 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3454 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stumin", 0xb820701f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3455 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3455 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stuminlb", 0x3860701f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3456 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3456 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stuminlh", 0x7860701f, 0xffe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (1 << 0), 0, 
# 3457 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3457 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stuminl", 0xb860701f, 0xbfe0fc1f, lse_atomic, 0, &aarch64_feature_lse, {AARCH64_OPND_Rs, AARCH64_OPND_ADDR_SIMPLE}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 27) | (1 << 0), 0, 
# 3458 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3458 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "movn", 0x12800000, 0x7f800000, movewide, OP_MOVN, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_HALF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5) | (1 << 1), 0, 
# 3460 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3460 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x12800000, 0x7f800000, movewide, OP_MOV_IMM_WIDEN, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_IMM_MOV}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5) | (1 << 0) | (1 << 20), 0, 
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3461 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movz", 0x52800000, 0x7f800000, movewide, OP_MOVZ, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_HALF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5) | (1 << 1), 0, 
# 3462 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3462 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x52800000, 0x7f800000, movewide, OP_MOV_IMM_WIDE, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_IMM_MOV}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5) | (1 << 0) | (1 << 20), 0, 
# 3463 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3463 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movk", 0x72800000, 0x7f800000, movewide, OP_MOVK, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_HALF}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1 << 5), 0, 
# 3464 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3464 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "adr", 0x10000000, 0x9f000000, pcreladdr, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_ADDR_PCREL21}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3466 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adrp", 0x90000000, 0x9f000000, pcreladdr, 0, &aarch64_feature_v8, {AARCH64_OPND_Rd, AARCH64_OPND_ADDR_ADRP}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3467 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "msr", 0xd500401f, 0xfff8f01f, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_PSTATEFIELD, AARCH64_OPND_UIMM4}, {{0}}, (1ULL << 30), 0, 
# 3469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3469 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "hint", 0xd503201f, 0xfffff01f, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_UIMM7}, {{0}}, (1 << 1), 0, 
# 3470 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3470 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "nop", 0xd503201f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3471 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "csdb", 0xd503229f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3472 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3472 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "yield", 0xd503203f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3473 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "wfe", 0xd503205f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3474 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3474 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "wfi", 0xd503207f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3475 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3475 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sev", 0xd503209f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3476 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sevl", 0xd50320bf, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3477 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3477 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "xpaclri", 0xd50320ff, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3478 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3478 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacia1716", 0xd503211f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3479 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3479 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacib1716", 0xd503215f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3480 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3480 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autia1716", 0xd503219f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3481 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3481 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autib1716", 0xd50321df, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3482 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3482 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  {"esb", 0xd503221f, 0xffffffff, ic_system, 0, &aarch64_feature_ras, {0}, {{0}}, (1 << 0), 0, 
# 3483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
                                                                               ((void *)0)
# 3483 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
                                                                                   },
  {"psb", 0xd503223f, 0xffffffff, ic_system, 0, &aarch64_feature_stat_profile, {AARCH64_OPND_BARRIER_PSB}, {{0}}, (1 << 0), 0, 
# 3484 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
                                                                                                   ((void *)0)
# 3484 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
                                                                                                       },
  { "clrex", 0xd503305f, 0xfffff0ff, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_UIMM4}, {{0}}, (1 << 12) | (((0xF) & 0x1f) << 15), 0, 
# 3485 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3485 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dsb", 0xd503309f, 0xfffff0ff, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_BARRIER}, {{0}}, (1 << 1), 0, 
# 3486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3486 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ssbb", 0xd503309f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3487 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3487 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pssbb", 0xd503349f, 0xffffffff, ic_system, 0, &aarch64_feature_v8, {0}, {{0}}, (1 << 0), 0, 
# 3488 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3488 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dmb", 0xd50330bf, 0xfffff0ff, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_BARRIER}, {{0}}, 0, 0, 
# 3489 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3489 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "isb", 0xd50330df, 0xfffff0ff, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_BARRIER_ISB}, {{0}}, (1 << 12) | (((0xF) & 0x1f) << 15), 0, 
# 3490 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3490 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sys", 0xd5080000, 0xfff80000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_UIMM3_OP1, AARCH64_OPND_CRn, AARCH64_OPND_CRm, AARCH64_OPND_UIMM3_OP2, AARCH64_OPND_Rt}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_CR, AARCH64_OPND_QLF_CR, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, (1 << 1) | (5 << 12) | (((0x1F) & 0x1f) << 15), 0, 
# 3491 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3491 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "at", 0xd5080000, 0xfff80000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_SYSREG_AT, AARCH64_OPND_Rt}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, (1 << 0), 0, 
# 3492 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3492 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dc", 0xd5080000, 0xfff80000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_SYSREG_DC, AARCH64_OPND_Rt}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, (1 << 0), 0, 
# 3493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3493 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ic", 0xd5080000, 0xfff80000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_SYSREG_IC, AARCH64_OPND_Rt_SYS}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, (1 << 0) | (2 << 12) | (((0x1F) & 0x1f) << 15), 0, 
# 3494 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3494 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "tlbi", 0xd5080000, 0xfff80000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_SYSREG_TLBI, AARCH64_OPND_Rt_SYS}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, (1 << 0) | (2 << 12) | (((0x1F) & 0x1f) << 15), 0, 
# 3495 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3495 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "msr", 0xd5000000, 0xffe00000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_SYSREG, AARCH64_OPND_Rt}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, (1ULL << 30), 0, 
# 3496 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3496 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sysl", 0xd5280000, 0xfff80000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_UIMM3_OP1, AARCH64_OPND_CRn, AARCH64_OPND_CRm, AARCH64_OPND_UIMM3_OP2}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_CR, AARCH64_OPND_QLF_CR, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3497 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3497 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mrs", 0xd5200000, 0xffe00000, ic_system, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_SYSREG}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (1ULL << 29), 0, 
# 3498 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3498 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "paciaz", 0xd503231f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3499 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3499 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "paciasp", 0xd503233f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3500 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3500 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacibz", 0xd503235f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3501 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3501 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pacibsp", 0xd503237f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3502 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3502 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autiaz", 0xd503239f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3503 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3503 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autiasp", 0xd50323bf, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3504 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3504 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autibz", 0xd50323df, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3505 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3505 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "autibsp", 0xd50323ff, 0xffffffff, ic_system, 0, &aarch64_feature_v8_3, {0}, {{0}}, (1 << 0), 0, 
# 3506 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3506 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "tbz", 0x36000000, 0x7f000000, testbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_BIT_NUM, AARCH64_OPND_ADDR_PCREL14}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3508 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3508 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "tbnz", 0x37000000, 0x7f000000, testbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_Rt, AARCH64_OPND_BIT_NUM, AARCH64_OPND_ADDR_PCREL14}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 3509 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3509 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "beq", 0x54000000, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3511 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3511 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bne", 0x54000001, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3512 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3512 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bcs", 0x54000002, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3513 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3513 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bhs", 0x54000002, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3514 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3514 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bcc", 0x54000003, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3515 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3515 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blo", 0x54000003, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3516 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3516 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bmi", 0x54000004, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3517 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3517 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bpl", 0x54000005, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3518 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3518 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bvs", 0x54000006, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3519 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3519 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bvc", 0x54000007, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3520 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3520 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bhi", 0x54000008, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3521 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3521 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bls", 0x54000009, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3522 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3522 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bge", 0x5400000a, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3523 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3523 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "blt", 0x5400000b, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3524 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3524 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bgt", 0x5400000c, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3525 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3525 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ble", 0x5400000d, 0xff00001f, condbranch, 0, &aarch64_feature_v8, {AARCH64_OPND_ADDR_PCREL19}, { {AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21), 0, 
# 3526 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3526 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmov", 0x2539c000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_FPIMM8}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1ULL << 28), 0, 
# 3528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3528 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x0510c000, 0xff30e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_16, AARCH64_OPND_SVE_FPIMM8}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1ULL << 28), 0, 
# 3529 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3529 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x04603000, 0xffe0fc00, sve_misc, OP_MOV_Z_Z, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3530 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3530 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x05202000, 0xff20fc00, sve_index, OP_MOV_Z_V, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_VZn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3531 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3531 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x05203800, 0xff3ffc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1ULL << 28), 0, 
# 3532 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3532 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x25804000, 0xfff0c210, sve_misc, OP_MOV_P_P, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3533 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x05202000, 0xff20fc00, sve_index, OP_MOV_Z_Zi, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn_INDEX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3534 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3534 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x05c00000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_LIMM_MOV}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1ULL << 28), 0, 
# 3535 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3535 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x2538c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_ASIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1ULL << 28), 0, 
# 3536 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3536 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x05208000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1ULL << 28), 0, 
# 3537 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3537 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x0520c000, 0xff20c000, sve_size_bhsd, OP_MOV_Z_P_Z, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3538 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3538 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x0528a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_X}, }, (1 << 0) | (1ULL << 28), 0, 
# 3539 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3539 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x25004000, 0xfff0c210, sve_misc, OP_MOVZ_P_P_P, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3540 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3540 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x25004210, 0xfff0c210, sve_misc, OP_MOVM_P_P_P, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3541 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3541 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mov", 0x05100000, 0xff308000, sve_cpy, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_16, AARCH64_OPND_SVE_ASIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1ULL << 28), 0, 
# 3542 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3542 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movs", 0x25c04000, 0xfff0c210, sve_misc, OP_MOVS_P_P, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3543 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3543 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movs", 0x25404000, 0xfff0c210, sve_misc, OP_MOVZS_P_P_P, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3544 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3544 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "not", 0x25004200, 0xfff0c210, sve_misc, OP_NOT_P_P_P_Z, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3545 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3545 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "nots", 0x25404200, 0xfff0c210, sve_misc, OP_NOTS_P_P_P_Z, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, }, (1 << 0) | (1 << 22) | (1ULL << 28), 0, 
# 3546 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3546 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "abs", 0x0416a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3547 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "add", 0x04200000, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3548 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3548 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "add", 0x2520c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 3549 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3549 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "add", 0x04000000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3550 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3550 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "addpl", 0x04605000, 0xffe0f800, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd_SP, AARCH64_OPND_SVE_Rn_SP, AARCH64_OPND_SVE_SIMM6}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3551 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3551 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "addvl", 0x04205000, 0xffe0f800, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd_SP, AARCH64_OPND_SVE_Rn_SP, AARCH64_OPND_SVE_SIMM6}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3552 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adr", 0x0420a000, 0xffe0f000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_ADDR_ZZ_SXTW}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3553 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3553 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adr", 0x0460a000, 0xffe0f000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_ADDR_ZZ_UXTW}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3554 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "adr", 0x04a0a000, 0xffa0f000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_ADDR_ZZ_LSL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3555 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3555 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "and", 0x04203000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3556 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3556 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "and", 0x05800000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 1, 
# 3557 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3557 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "and", 0x041a0000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3558 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3558 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "and", 0x25004000, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 3559 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3559 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ands", 0x25404000, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 3560 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3560 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "andv", 0x041a2000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3561 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3561 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x04208000, 0xff20fc00, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3562 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3562 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x04209000, 0xff20fc00, sve_shift_unpred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_SHRIMM_UNPRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3563 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3563 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x04108000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3564 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3564 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x04188000, 0xff3fe000, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3565 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3565 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asr", 0x04008000, 0xff3fe000, sve_shift_pred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SHRIMM_PRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3566 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3566 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asrd", 0x04048000, 0xff3fe000, sve_shift_pred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SHRIMM_PRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3567 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3567 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "asrr", 0x04148000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3568 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3568 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x04e03000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3569 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3569 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x041b0000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3570 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3570 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x25004010, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3571 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3571 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bics", 0x25404010, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3572 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3572 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brka", 0x25104000, 0xffffc200, sve_pred_zm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3573 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3573 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkas", 0x25504000, 0xffffc210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3574 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3574 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkb", 0x25904000, 0xffffc200, sve_pred_zm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3575 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3575 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkbs", 0x25d04000, 0xffffc210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3576 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3576 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkn", 0x25184000, 0xffffc210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pd}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 3, 
# 3577 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3577 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkns", 0x25584000, 0xffffc210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pd}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 3, 
# 3578 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3578 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkpa", 0x2500c000, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3579 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3579 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkpas", 0x2540c000, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3580 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3580 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkpb", 0x2500c010, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3581 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3581 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "brkpbs", 0x2540c010, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 3582 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3582 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clasta", 0x05288000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3583 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3583 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clasta", 0x052a8000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3584 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3584 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clasta", 0x0530a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_Rd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3585 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3585 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clastb", 0x05298000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3586 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3586 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clastb", 0x052b8000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3587 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clastb", 0x0531a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_Rd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3588 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3588 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cls", 0x0418a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3589 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3589 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "clz", 0x0419a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3590 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpeq", 0x24002000, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3591 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3591 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpeq", 0x2400a000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3592 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3592 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpeq", 0x25008000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3593 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3593 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpge", 0x24004000, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3594 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3594 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpge", 0x24008000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3595 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpge", 0x25000000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3596 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3596 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpgt", 0x24004010, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3597 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3597 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpgt", 0x24008010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3598 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3598 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpgt", 0x25000010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3599 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3599 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmphi", 0x24000010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3600 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3600 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmphi", 0x2400c010, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3601 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3601 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmphi", 0x24200010, 0xff202010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_UIMM7}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3602 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3602 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmphs", 0x24000000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3603 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3603 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmphs", 0x2400c000, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3604 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3604 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmphs", 0x24200000, 0xff202010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_UIMM7}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3605 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmple", 0x24006010, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3606 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmple", 0x25002010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3607 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3607 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmplo", 0x2400e000, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3608 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3608 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmplo", 0x24202000, 0xff202010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_UIMM7}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3609 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3609 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpls", 0x2400e010, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3610 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3610 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpls", 0x24202010, 0xff202010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_UIMM7}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3611 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3611 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmplt", 0x24006000, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3612 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3612 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmplt", 0x25002000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3613 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpne", 0x24002010, 0xff20e010, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3614 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3614 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpne", 0x2400a010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3615 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3615 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpne", 0x25008010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3616 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3616 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cnot", 0x041ba000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3617 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cnt", 0x041aa000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3618 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3618 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cntb", 0x0420e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3619 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3619 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cntd", 0x04e0e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3620 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3620 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cnth", 0x0460e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3621 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3621 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cntp", 0x25208000, 0xff3fc200, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3622 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3622 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cntw", 0x04a0e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3623 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3623 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "compact", 0x05a18000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3624 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3624 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cpy", 0x05208000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Vn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3625 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cpy", 0x0528a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1ULL << 28), 0, 
# 3626 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3626 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cpy", 0x05100000, 0xff308000, sve_cpy, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_16, AARCH64_OPND_SVE_ASIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 0, 
# 3627 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3627 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ctermeq", 0x25a02000, 0xffa0fc1f, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 3628 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3628 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ctermne", 0x25a02010, 0xffa0fc1f, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 3629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3629 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decb", 0x0430e400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3630 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decd", 0x04f0c400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3631 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3631 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decd", 0x04f0e400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3632 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dech", 0x0470c400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3633 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3633 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dech", 0x0470e400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3634 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3634 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decp", 0x252d8000, 0xff3ffe00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3635 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3635 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decp", 0x252d8800, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3636 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decw", 0x04b0c400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3637 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3637 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "decw", 0x04b0e400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3638 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3638 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dup", 0x05203800, 0xff3ffc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_Rn_SP}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, }, (1 << 1) | (1ULL << 28), 0, 
# 3639 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3639 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dup", 0x05202000, 0xff20fc00, sve_index, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn_INDEX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q}, }, (1 << 1) | (1ULL << 28), 0, 
# 3640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3640 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dup", 0x2538c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_ASIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 0, 
# 3641 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3641 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "dupm", 0x05c00000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 0, 
# 3642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3642 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x04a03000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3643 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3643 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x05400000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 1, 
# 3644 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3644 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x04190000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3645 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3645 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eor", 0x25004200, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 3646 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3646 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eors", 0x25404200, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 3647 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3647 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eorv", 0x04192000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3648 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ext", 0x05200000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_UIMM8_53}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 3649 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3649 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabd", 0x65088000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3650 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3650 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fabs", 0x041ca000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3651 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3651 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facge", 0x6500c010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3652 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3652 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facgt", 0x6500e010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3653 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3653 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0x65000000, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3654 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3654 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0x65008000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3655 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3655 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadd", 0x65188000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_HALF_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3656 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3656 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fadda", 0x65182000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3657 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3657 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "faddv", 0x65002000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3658 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3658 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcadd", 0x64008000, 0xff3ee000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_IMM_ROT1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3659 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3659 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmla", 0x64000000, 0xff208000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_IMM_ROT2}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3660 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3660 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmla", 0x64a01000, 0xffe0f000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_INDEX, AARCH64_OPND_SVE_IMM_ROT2}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3661 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3661 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmla", 0x64e01000, 0xffe0f000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm4_INDEX, AARCH64_OPND_SVE_IMM_ROT2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3662 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3662 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x65122000, 0xff3fe010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3663 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3663 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmeq", 0x65006000, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3664 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3664 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x65102000, 0xff3fe010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3665 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3665 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmge", 0x65004000, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3666 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3666 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x65102010, 0xff3fe010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3667 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3667 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmgt", 0x65004010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 3668 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3668 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmle", 0x65112010, 0xff3fe010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3669 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3669 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmlt", 0x65112000, 0xff3fe010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3670 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3670 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmne", 0x65132000, 0xff3fe010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3671 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3671 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmne", 0x65006010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3672 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3672 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmuo", 0x6500c000, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3673 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3673 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcpy", 0x0510c000, 0xff30e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_16, AARCH64_OPND_SVE_FPIMM8}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 0, 
# 3674 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3674 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x6588a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3675 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3675 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x6589a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3676 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3676 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x65c8a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3677 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3677 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x65c9a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3678 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3678 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x65caa000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3679 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3679 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvt", 0x65cba000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3680 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3680 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x655aa000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3681 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3681 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x655ca000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3682 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3682 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x655ea000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3683 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3683 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x659ca000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3684 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3684 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x65d8a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3685 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3685 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x65dca000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3686 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3686 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzs", 0x65dea000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3687 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3687 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x655ba000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3688 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3688 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x655da000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3689 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3689 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x655fa000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3690 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3690 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x659da000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3691 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3691 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x65d9a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3692 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3692 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x65dda000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3693 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3693 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcvtzu", 0x65dfa000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3694 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3694 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdiv", 0x650d8000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3695 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3695 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdivr", 0x650c8000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3696 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3696 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fdup", 0x2539c000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_FPIMM8}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 0, 
# 3697 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3697 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fexpa", 0x0420b800, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3698 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3698 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmad", 0x65208000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_Za_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3699 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3699 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmax", 0x65068000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3700 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3700 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmax", 0x651e8000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_ZERO_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3701 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3701 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnm", 0x65048000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3702 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3702 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnm", 0x651c8000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_ZERO_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3703 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3703 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxnmv", 0x65042000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3704 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3704 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmaxv", 0x65062000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3705 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3705 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmin", 0x65078000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3706 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3706 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmin", 0x651f8000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_ZERO_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3707 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3707 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnm", 0x65058000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3708 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3708 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnm", 0x651d8000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_ZERO_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3709 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3709 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminnmv", 0x65052000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3710 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3710 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fminv", 0x65072000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3711 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3711 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x65200000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3712 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3712 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x64200000, 0xffa0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_22_INDEX}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3713 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3713 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x64a00000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_INDEX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3714 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3714 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmla", 0x64e00000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm4_INDEX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3715 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3715 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x65202000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3716 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3716 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x64200400, 0xffa0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_22_INDEX}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3717 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3717 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x64a00400, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_INDEX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3718 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3718 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmls", 0x64e00400, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm4_INDEX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3719 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3719 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmsb", 0x6520a000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_Za_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3720 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3720 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x65000800, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3721 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3721 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x65028000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3722 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3722 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x651a8000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_HALF_TWO}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3723 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3723 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x64202000, 0xffa0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_22_INDEX}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 3724 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3724 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x64a02000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_INDEX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 3725 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3725 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmul", 0x64e02000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm4_INDEX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3726 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3726 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmulx", 0x650a8000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3727 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3727 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fneg", 0x041da000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3728 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3728 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmad", 0x6520c000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_Za_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3729 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3729 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmla", 0x65204000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3730 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3730 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmls", 0x65206000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3731 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3731 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fnmsb", 0x6520e000, 0xff20e000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_Za_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3732 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3732 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpe", 0x650e3000, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3733 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3733 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecps", 0x65001800, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3734 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3734 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frecpx", 0x650ca000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3735 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3735 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinta", 0x6504a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3736 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3736 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frinti", 0x6507a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3737 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3737 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintm", 0x6502a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3738 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3738 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintn", 0x6500a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3739 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3739 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintp", 0x6501a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3740 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3740 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintx", 0x6506a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3741 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3741 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frintz", 0x6503a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3742 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3742 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrte", 0x650f3000, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3743 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3743 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "frsqrts", 0x65001c00, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3744 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3744 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fscale", 0x65098000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3745 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3745 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsqrt", 0x650da000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3746 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3746 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0x65000400, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3747 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3747 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0x65018000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3748 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3748 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsub", 0x65198000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_HALF_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3749 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3749 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsubr", 0x65038000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 3750 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3750 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fsubr", 0x651b8000, 0xff3fe3c0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_I1_HALF_ONE}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 3751 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3751 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ftmad", 0x65108000, 0xff38fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5, AARCH64_OPND_SVE_UIMM3}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 3752 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3752 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ftsmul", 0x65000c00, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3753 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3753 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ftssel", 0x0420b000, 0xff20fc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3754 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3754 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incb", 0x0430e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3755 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3755 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incd", 0x04f0c000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3756 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3756 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incd", 0x04f0e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3757 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3757 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "inch", 0x0470c000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3758 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3758 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "inch", 0x0470e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3759 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3759 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incp", 0x252c8000, 0xff3ffe00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3760 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3760 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incp", 0x252c8800, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3761 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3761 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incw", 0x04b0c000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3762 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3762 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "incw", 0x04b0e000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 3763 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3763 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "index", 0x04204c00, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 3764 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3764 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "index", 0x04204000, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SIMM5, AARCH64_OPND_SVE_SIMM5B}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3765 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "index", 0x04204400, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_Rn, AARCH64_OPND_SIMM5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 3766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3766 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "index", 0x04204800, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SIMM5, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 3767 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3767 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "insr", 0x05243800, 0xff3ffc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 3768 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3768 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "insr", 0x05343800, 0xff3ffc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Vm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3769 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3769 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lasta", 0x0520a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3770 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3770 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lasta", 0x05228000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3771 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3771 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lastb", 0x0521a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3772 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lastb", 0x05238000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 3773 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3773 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0x84004000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3774 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3774 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa4004000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3775 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3775 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa4204000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3776 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3776 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa4404000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3777 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3777 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa4604000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3778 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3778 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xc4004000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3779 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xc440c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3780 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3780 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0x8420c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3781 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3781 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa400a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3782 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3782 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa420a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3783 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3783 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa440a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3784 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3784 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xa460a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3785 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1b", 0xc420c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3786 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xa5e04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3787 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3787 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xc5804000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3788 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3788 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xc5a04000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW3_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3789 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3789 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xc5c0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3790 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3790 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xc5e0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3791 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3791 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xa5e0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3792 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3792 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1d", 0xc5a0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x8}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3793 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0x84804000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3794 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3794 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0x84a04000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3795 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3795 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xa4a04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3796 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3796 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xa4c04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3797 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3797 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xa4e04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3798 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xc4804000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3799 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3799 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xc4a04000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3800 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3800 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xc4c0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3801 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3801 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xc4e0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3802 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3802 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0x84a0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3803 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3803 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xa4a0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3804 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3804 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xa4c0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3805 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xa4e0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3806 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3806 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1h", 0xc4a0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3807 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3807 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rb", 0x84408000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3808 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rb", 0x8440a000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3809 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rb", 0x8440c000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3810 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3810 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rb", 0x8440e000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3811 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3811 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rd", 0x85c0e000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x8}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3812 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3812 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rh", 0x84c0a000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x2}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3813 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3813 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rh", 0x84c0c000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3814 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3814 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rh", 0x84c0e000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3815 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3815 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqb", 0xa4002000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3816 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3816 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqb", 0xa4000000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3817 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3817 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqd", 0xa5802000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x16}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3818 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3818 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqd", 0xa5800000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3819 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3819 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqh", 0xa4802000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x16}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3820 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3820 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqh", 0xa4800000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3821 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3821 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqw", 0xa5002000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x16}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3822 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3822 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rqw", 0xa5000000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3823 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3823 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rsb", 0x85c08000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3824 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3824 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rsb", 0x85c0a000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3825 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rsb", 0x85c0c000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3826 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3826 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rsh", 0x85408000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3827 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3827 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rsh", 0x8540a000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3828 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3828 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rsw", 0x84c08000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3829 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3829 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rw", 0x8540c000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x4}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3830 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3830 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1rw", 0x8540e000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_U6x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3831 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3831 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0x84000000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3832 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3832 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xa5804000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3833 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3833 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xa5a04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3834 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3834 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xa5c04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3835 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3835 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xc4000000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3836 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3836 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xc4408000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3837 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3837 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0x84208000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3838 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3838 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xa580a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3839 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3839 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xa5a0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3840 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3840 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xa5c0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3841 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3841 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sb", 0xc4208000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3842 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3842 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0x84800000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3843 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3843 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0x84a00000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3844 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3844 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xa5004000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3845 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3845 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xa5204000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3846 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xc4800000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3847 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3847 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xc4a00000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3848 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3848 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xc4c08000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3849 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3849 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xc4e08000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3850 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3850 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0x84a08000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3851 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3851 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xa500a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3852 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3852 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xa520a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3853 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sh", 0xc4a08000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3854 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xa4804000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3855 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3855 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xc5000000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3856 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3856 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xc5200000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3857 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3857 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xc5408000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3858 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3858 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xc5608000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3859 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3859 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xa480a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3860 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3860 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1sw", 0xc5208000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3861 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3861 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0x85004000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3862 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3862 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0x85204000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3863 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3863 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xa5404000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3864 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3864 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xa5604000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3865 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3865 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xc5004000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3866 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3866 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xc5204000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3867 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3867 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xc540c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3868 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3868 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xc560c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3869 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3869 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0x8520c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3870 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3870 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xa540a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3871 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3871 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xa560a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3872 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3872 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld1w", 0xc520c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3873 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3873 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2b", 0xa420c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3874 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3874 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2b", 0xa420e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3875 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3875 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2d", 0xa5a0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3876 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3876 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2d", 0xa5a0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3877 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3877 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2h", 0xa4a0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3878 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3878 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2h", 0xa4a0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3879 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3879 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2w", 0xa520c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3880 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3880 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld2w", 0xa520e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 3881 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3881 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3b", 0xa440c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3882 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3882 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3b", 0xa440e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3883 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3883 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3d", 0xa5c0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3884 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3884 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3d", 0xa5c0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3885 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3h", 0xa4c0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3886 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3886 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3h", 0xa4c0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3887 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3887 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3w", 0xa540c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3888 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3888 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld3w", 0xa540e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 3889 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3889 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4b", 0xa460c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3890 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3890 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4b", 0xa460e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3891 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3891 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4d", 0xa5e0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3892 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3892 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4d", 0xa5e0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3893 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3893 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4h", 0xa4e0c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3894 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4h", 0xa4e0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3895 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4w", 0xa560c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3896 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3896 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ld4w", 0xa560e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 3897 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3897 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1b", 0x84006000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3899 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3899 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4006000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3900 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3900 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4006000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3901 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3901 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4206000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3902 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3902 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4206000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3903 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3903 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4406000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3904 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4406000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3905 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4606000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3906 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3906 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xa4606000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3907 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3907 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xc4006000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3908 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3908 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xc440e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3909 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3909 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0x8420e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3910 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1b", 0xc420e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3911 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3911 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1d", 0xa5e06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3913 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3913 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1d", 0xa5e06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3914 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3914 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1d", 0xc5806000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3915 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3915 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1d", 0xc5a06000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW3_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3916 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3916 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1d", 0xc5c0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3917 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3917 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1d", 0xc5e0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3918 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1d", 0xc5a0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x8}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3919 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3919 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1h", 0x84806000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3921 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3921 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0x84a06000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3922 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3922 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xa4a06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3923 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3923 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xa4a06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3924 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3924 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xa4c06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL1}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3925 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3925 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xa4c06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3926 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3926 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xa4e06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3927 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3927 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xa4e06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3928 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3928 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xc4806000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3929 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3929 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xc4a06000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3930 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xc4c0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3931 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3931 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xc4e0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3932 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3932 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0x84a0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3933 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1h", 0xc4a0e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3934 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3934 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1sb", 0x84002000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3936 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xa5806000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3937 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xa5806000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3938 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3938 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xa5a06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3939 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3939 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xa5a06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3940 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3940 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xa5c06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3941 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3941 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xa5c06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3942 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xc4002000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3943 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3943 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xc440a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3944 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3944 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0x8420a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3945 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3945 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sb", 0xc420a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3946 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3946 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1sh", 0x84802000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3948 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3948 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0x84a02000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3949 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3949 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xa5006000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3950 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3950 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xa5006000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3951 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3951 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xa5206000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL1}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3952 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3952 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xa5206000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3953 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3953 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xc4802000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3954 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3954 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xc4a02000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3955 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3955 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xc4c0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3956 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3956 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xc4e0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3957 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3957 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0x84a0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3958 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3958 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sh", 0xc4a0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3959 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3959 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1sw", 0xa4806000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3961 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sw", 0xa4806000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3962 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3962 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sw", 0xc5002000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3963 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sw", 0xc5202000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3964 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3964 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sw", 0xc540a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3965 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3965 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sw", 0xc560a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3966 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3966 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1sw", 0xc520a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3967 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3967 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldff1w", 0x85006000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3969 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0x85206000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3970 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xa5406000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3971 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3971 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xa5406000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3972 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3972 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xa5606000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RR_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3973 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3973 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xa5606000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_R}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3974 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xc5006000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3975 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3975 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xc5206000, 0xffa0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3976 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xc540e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3977 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3977 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xc560e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3978 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3978 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0x8520e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3979 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3979 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldff1w", 0xc520e000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3980 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3980 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "ldnf1b", 0xa410a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3982 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3982 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1b", 0xa430a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3983 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3983 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1b", 0xa450a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3984 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3984 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1b", 0xa470a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3985 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3985 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1d", 0xa5f0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3986 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3986 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1h", 0xa4b0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3987 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3987 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1h", 0xa4d0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3988 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3988 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1h", 0xa4f0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3989 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3989 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1sb", 0xa590a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3990 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3990 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1sb", 0xa5b0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3991 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3991 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1sb", 0xa5d0a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3992 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3992 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1sh", 0xa510a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3993 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3993 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1sh", 0xa530a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3994 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3994 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1sw", 0xa490a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3995 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3995 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1w", 0xa550a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3996 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3996 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnf1w", 0xa570a000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3997 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3997 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1b", 0xa400c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3998 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3998 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1b", 0xa400e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 3999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 3999 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1d", 0xa580c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4000 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4000 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1d", 0xa580e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4001 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4001 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1h", 0xa480c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4002 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4002 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1h", 0xa480e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4003 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4003 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1w", 0xa500c000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4004 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4004 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldnt1w", 0xa500e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4005 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4005 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0x85800000, 0xffc0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pt, AARCH64_OPND_SVE_ADDR_RI_S9xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4006 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4006 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldr", 0x85804000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zt, AARCH64_OPND_SVE_ADDR_RI_S9xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4007 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4007 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x04208c00, 0xff20fc00, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4008 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4008 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x04209c00, 0xff20fc00, sve_shift_unpred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_SHLIMM_UNPRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4009 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x04138000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4010 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4010 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x041b8000, 0xff3fe000, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4011 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4011 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsl", 0x04038000, 0xff3fe000, sve_shift_pred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SHLIMM_PRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 4012 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4012 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lslr", 0x04178000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4013 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x04208400, 0xff20fc00, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4014 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4014 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x04209400, 0xff20fc00, sve_shift_unpred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_SHRIMM_UNPRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4015 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4015 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x04118000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4016 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4016 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x04198000, 0xff3fe000, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4017 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4017 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsr", 0x04018000, 0xff3fe000, sve_shift_pred, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SHRIMM_PRED}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 2, 
# 4018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4018 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "lsrr", 0x04158000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4019 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4019 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mad", 0x0400c000, 0xff20e000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Za_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4020 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4020 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mla", 0x04004000, 0xff20e000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4021 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4021 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mls", 0x04006000, 0xff20e000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4022 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4022 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movprfx", 0x0420bc00, 0xfffffc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, {{0}}, 0 | (1ULL << 28), 0, 
# 4023 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4023 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "movprfx", 0x04102000, 0xff3ee000, sve_movprfx, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4024 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4024 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "msb", 0x0400e000, 0xff20e000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Za_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4025 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4025 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mul", 0x2530c000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SIMM8}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4026 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4026 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "mul", 0x04100000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4027 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4027 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "nand", 0x25804210, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4028 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4028 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "nands", 0x25c04210, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4029 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4029 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "neg", 0x0417a000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4030 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4030 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "nor", 0x25804200, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4031 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4031 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "nors", 0x25c04200, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4032 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4032 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "not", 0x041ea000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4033 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4033 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orn", 0x25804010, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4034 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4034 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orns", 0x25c04010, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4035 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4035 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x04603000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 4036 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4036 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x05000000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 1) | (1ULL << 28), 1, 
# 4037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4037 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x04180000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4038 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4038 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orr", 0x25804000, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 4039 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4039 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orrs", 0x25c04000, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 4040 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4040 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orv", 0x04182000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4041 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4041 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pfalse", 0x2518e400, 0xfffffff0, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd}, { {AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4042 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4042 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pfirst", 0x2558c000, 0xfffffe10, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_5, AARCH64_OPND_SVE_Pd}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 2, 
# 4043 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4043 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "pnext", 0x2519c400, 0xff3ffe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_5, AARCH64_OPND_SVE_Pd}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4044 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4044 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0x8400c000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, {{0}}, 0 | (1ULL << 28), 0, 
# 4045 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4045 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0x84200000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4046 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4046 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0xc4200000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4047 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4047 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0xc4608000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4048 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4048 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0x8400e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4049 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4049 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0x85c00000, 0xffc0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S6xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4050 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4050 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfb", 0xc400e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4051 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4051 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0x84206000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW3_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4052 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4052 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0x8580c000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, {{0}}, 0 | (1ULL << 28), 0, 
# 4053 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4053 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0xc4206000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW3_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4054 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4054 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0xc460e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL3}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4055 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4055 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0x8580e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x8}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4056 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4056 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0x85c06000, 0xffc0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S6xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4057 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4057 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfd", 0xc580e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x8}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4058 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4058 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0x84202000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4059 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4059 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0x8480c000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, {{0}}, 0 | (1ULL << 28), 0, 
# 4060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4060 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0xc4202000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4061 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4061 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0xc460a000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL1}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4062 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4062 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0x8480e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4063 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4063 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0x85c02000, 0xffc0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S6xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4064 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4064 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfh", 0xc480e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4065 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4065 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0x84204000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4066 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4066 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0x8500c000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, {{0}}, 0 | (1ULL << 28), 0, 
# 4067 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4067 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0xc4204000, 0xffa0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_22}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4068 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4068 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0xc460c000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL2}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4069 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4069 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0x8500e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4070 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4070 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0x85c04000, 0xffc0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S6xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4071 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4071 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "prfw", 0xc500e000, 0xffe0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_PRFOP, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4072 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4072 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ptest", 0x2550c000, 0xffffc21f, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4073 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4073 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ptrue", 0x2518e000, 0xff3ffc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_PATTERN}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4074 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4074 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ptrues", 0x2519e000, 0xff3ffc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_PATTERN}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4075 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "punpkhi", 0x05314000, 0xfffffe10, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4076 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4076 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "punpklo", 0x05304000, 0xfffffe10, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4077 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4077 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rbit", 0x05278000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4078 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rdffr", 0x2519f000, 0xfffffff0, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd}, { {AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4079 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4079 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rdffr", 0x2518f000, 0xfffffe10, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z}, }, 0 | (1ULL << 28), 0, 
# 4080 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4080 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rdffrs", 0x2558f000, 0xfffffe10, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z}, }, 0 | (1ULL << 28), 0, 
# 4081 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4081 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rdvl", 0x04bf5000, 0xfffff800, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_SIMM6}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4082 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4082 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev", 0x05344000, 0xff3ffe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4083 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4083 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rev", 0x05383800, 0xff3ffc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4084 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4084 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "revb", 0x05248000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4085 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4085 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "revh", 0x05a58000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4086 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4086 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "revw", 0x05e68000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4087 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sabd", 0x040c0000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4088 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4088 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "saddv", 0x04002000, 0xff3fe000, sve_size_bhs, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4089 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4089 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x6552a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 4090 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4090 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x6554a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4091 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4091 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x6594a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4092 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4092 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x65d0a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4093 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x6556a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4094 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4094 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x65d4a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4095 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4095 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "scvtf", 0x65d6a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4096 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4096 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdiv", 0x04940000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4097 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4097 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdivr", 0x04960000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4098 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4098 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdot", 0x44800000, 0xffa0fc00, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 4099 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4099 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdot", 0x44a00000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_INDEX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4100 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4100 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdot", 0x44e00000, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm4_INDEX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 4101 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4101 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sel", 0x0520c000, 0xff20c000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 1) | (1ULL << 28), 0, 
# 4102 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4102 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sel", 0x25004210, 0xfff0c210, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg4_10, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, (1 << 1) | (1ULL << 28), 0, 
# 4103 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4103 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "setffr", 0x252c9000, 0xffffffff, sve_misc, 0, &aarch64_feature_sve, {0}, {{0}}, 0 | (1ULL << 28), 0, 
# 4104 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4104 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smax", 0x2528c000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SIMM8}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4105 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4105 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smax", 0x04080000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4106 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4106 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smaxv", 0x04082000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4107 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smin", 0x252ac000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_SIMM8}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4108 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4108 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smin", 0x040a0000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4109 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4109 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sminv", 0x040a2000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4110 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4110 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "smulh", 0x04120000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4111 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4111 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "splice", 0x052c8000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4112 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4112 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqadd", 0x04201000, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4113 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqadd", 0x2524c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4114 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4114 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecb", 0x0430f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4115 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4115 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecb", 0x0420f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4116 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4116 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecd", 0x04e0c800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4117 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4117 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecd", 0x04f0f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4118 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecd", 0x04e0f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4119 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4119 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdech", 0x0460c800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4120 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4120 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdech", 0x0470f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4121 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4121 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdech", 0x0460f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4122 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4122 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecp", 0x252a8000, 0xff3ffe00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4123 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4123 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecp", 0x252a8c00, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4124 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4124 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecp", 0x252a8800, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5, AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W}, }, 0 | (1ULL << 28), 2, 
# 4125 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4125 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecw", 0x04a0c800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4126 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4126 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecw", 0x04b0f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4127 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqdecw", 0x04a0f800, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4128 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4128 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincb", 0x0430f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4129 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4129 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincb", 0x0420f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4130 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincd", 0x04e0c000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4131 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4131 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincd", 0x04f0f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4132 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4132 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincd", 0x04e0f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4133 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4133 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqinch", 0x0460c000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4134 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4134 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqinch", 0x0470f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4135 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4135 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqinch", 0x0460f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4136 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4136 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincp", 0x25288000, 0xff3ffe00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4137 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4137 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincp", 0x25288c00, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4138 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4138 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincp", 0x25288800, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5, AARCH64_OPND_Rd}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W}, }, 0 | (1ULL << 28), 2, 
# 4139 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4139 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincw", 0x04a0c000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4140 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4140 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincw", 0x04b0f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4141 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4141 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqincw", 0x04a0f000, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (3 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 1, 
# 4142 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4142 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqsub", 0x04201800, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4143 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4143 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sqsub", 0x2526c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4144 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4144 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe4004000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4145 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4145 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe4008000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4146 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4146 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe400a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4147 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4147 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe4204000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4148 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4148 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe4404000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4149 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe4408000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4150 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4150 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe4604000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4151 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4151 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe400e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4152 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4152 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe420e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4153 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4153 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe440a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4154 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4154 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe440e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4155 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4155 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe460a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4156 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4156 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1b", 0xe460e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4157 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe5808000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4158 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4158 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe580a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4159 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4159 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe5a08000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW3_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4160 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4160 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe5a0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4161 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4161 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe5e04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4162 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4162 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe5c0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x8}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4163 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4163 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1d", 0xe5e0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4164 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4164 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4808000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4165 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4165 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe480a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4166 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4a04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4167 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4a08000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4168 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4168 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4a0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4169 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4169 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4c04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4170 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4170 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4c08000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4171 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4171 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4e04000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4172 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4172 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4e08000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW1_14}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4173 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4a0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4174 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4174 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4c0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4175 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4175 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4c0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4176 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4176 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4e0a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4177 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4177 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1h", 0xe4e0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4178 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4178 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe5008000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4179 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4179 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe500a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4180 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4180 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe5208000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_14}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4181 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4181 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe520a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4182 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4182 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe5404000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4183 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4183 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe5408000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW_14}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4184 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4184 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe5604000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4185 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4185 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe5608000, 0xffe0a000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RZ_XTW2_14}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4186 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4186 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe540a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4187 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4187 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe540e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4188 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4188 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe560a000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_ZI_U5x4}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4189 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4189 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st1w", 0xe560e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4190 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2b", 0xe4206000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4191 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4191 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2b", 0xe430e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4192 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2d", 0xe5a06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4193 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4193 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2d", 0xe5b0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4194 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4194 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2h", 0xe4a06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4195 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2h", 0xe4b0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4196 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4196 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2w", 0xe5206000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4197 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4197 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st2w", 0xe530e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x2xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((2) & 0x7) << 24) | (1ULL << 28), 0, 
# 4198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4198 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3b", 0xe4406000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4199 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4199 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3b", 0xe450e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4200 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4200 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3d", 0xe5c06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4201 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4201 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3d", 0xe5d0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4202 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4202 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3h", 0xe4c06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4203 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4203 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3h", 0xe4d0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4204 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4204 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3w", 0xe5406000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4205 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4205 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st3w", 0xe550e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x3xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((3) & 0x7) << 24) | (1ULL << 28), 0, 
# 4206 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4206 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4b", 0xe4606000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4207 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4207 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4b", 0xe470e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4208 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4208 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4d", 0xe5e06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4209 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4209 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4d", 0xe5f0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4210 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4h", 0xe4e06000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4211 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4211 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4h", 0xe4f0e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4212 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4w", 0xe5606000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4213 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4213 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "st4w", 0xe570e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4x4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((4) & 0x7) << 24) | (1ULL << 28), 0, 
# 4214 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4214 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1b", 0xe4006000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4215 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4215 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1b", 0xe410e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4216 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4216 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1d", 0xe5806000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL3}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4217 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4217 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1d", 0xe590e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4218 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4218 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1h", 0xe4806000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL1}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4219 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4219 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1h", 0xe490e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4220 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4220 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1w", 0xe5006000, 0xffe0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RX_LSL2}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4221 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4221 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stnt1w", 0xe510e000, 0xfff0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_ZtxN, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_ADDR_RI_S4xVL}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_NIL}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4222 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4222 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0xe5800000, 0xffc0e010, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pt, AARCH64_OPND_SVE_ADDR_RI_S9xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4223 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "str", 0xe5804000, 0xffc0e000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zt, AARCH64_OPND_SVE_ADDR_RI_S9xVL}, {{0}}, 0 | (1ULL << 28), 0, 
# 4224 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4224 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x04200400, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4225 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x2521c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4226 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sub", 0x04010000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4227 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4227 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subr", 0x2523c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4228 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4228 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "subr", 0x04030000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4229 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sunpkhi", 0x05313800, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4230 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sunpklo", 0x05303800, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4231 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4231 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxtb", 0x0410a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4232 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxth", 0x0492a000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4233 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4233 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sxtw", 0x04d4a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4234 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4234 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "tbl", 0x05203000, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_ZnxN, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (((1) & 0x7) << 24) | (1ULL << 28), 0, 
# 4235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4235 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "trn1", 0x05205000, 0xff30fe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4236 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4236 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "trn1", 0x05207000, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4237 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4237 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "trn2", 0x05205400, 0xff30fe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4238 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4238 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "trn2", 0x05207400, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4239 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4239 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uabd", 0x040d0000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4240 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4240 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uaddv", 0x04012000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4241 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x6553a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 4242 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4242 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x6555a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4243 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4243 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x6595a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4244 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x65d1a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4245 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4245 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x6557a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4246 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x65d5a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4247 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ucvtf", 0x65d7a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4248 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4248 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "udiv", 0x04950000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4249 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4249 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "udivr", 0x04970000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4250 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4250 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "udot", 0x44800400, 0xffa0fc00, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 4251 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4251 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "udot", 0x44a00400, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm3_INDEX}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4252 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4252 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "udot", 0x44e00400, 0xffe0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm4_INDEX}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, }, 0 | (1ULL << 28), 0, 
# 4253 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4253 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umax", 0x2529c000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_UIMM8}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4254 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4254 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umax", 0x04090000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4255 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4255 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umaxv", 0x04092000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4256 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4256 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umin", 0x252bc000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_UIMM8}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4257 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4257 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umin", 0x040b0000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4258 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4258 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uminv", 0x040b2000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Vd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4259 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4259 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "umulh", 0x04130000, 0xff3fe000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zm_5}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 2, 
# 4260 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4260 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqadd", 0x04201400, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4261 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqadd", 0x2525c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4262 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4262 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecb", 0x0420fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4263 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4263 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecb", 0x0430fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4264 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4264 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecd", 0x04e0cc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4265 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4265 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecd", 0x04e0fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4266 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecd", 0x04f0fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4267 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4267 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdech", 0x0460cc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4268 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdech", 0x0460fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4269 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4269 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdech", 0x0470fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4270 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4270 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecp", 0x252b8000, 0xff3ffe00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4271 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4271 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecp", 0x252b8800, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4272 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4272 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecp", 0x252b8c00, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4273 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecw", 0x04a0cc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4274 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4274 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecw", 0x04a0fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4275 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4275 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqdecw", 0x04b0fc00, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4276 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincb", 0x0420f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4277 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincb", 0x0430f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4278 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4278 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincd", 0x04e0c400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4279 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincd", 0x04e0f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4280 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4280 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincd", 0x04f0f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4281 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4281 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqinch", 0x0460c400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4282 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4282 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqinch", 0x0460f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4283 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4283 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqinch", 0x0470f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4284 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4284 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincp", 0x25298000, 0xff3ffe00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 0, 
# 4285 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4285 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincp", 0x25298800, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4286 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincp", 0x25298c00, 0xff3ffe00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_Pg4_5}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4287 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4287 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincw", 0x04a0c400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4288 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincw", 0x04a0f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4289 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4289 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqincw", 0x04b0f400, 0xfff0fc00, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_Rd, AARCH64_OPND_SVE_PATTERN_SCALED}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, (2 << 12) | (((31) & 0x1f) << 15) | (1ULL << 28), 0, 
# 4290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4290 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqsub", 0x04201c00, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4291 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4291 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uqsub", 0x2527c000, 0xff3fc000, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_AIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, 0 | (1ULL << 28), 1, 
# 4292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4292 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uunpkhi", 0x05333800, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4293 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4293 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uunpklo", 0x05323800, 0xff3ffc00, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_S}, }, 0 | (1ULL << 28), 0, 
# 4294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4294 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxtb", 0x0411a000, 0xff3fe000, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4295 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4295 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxth", 0x0493a000, 0xffbfe000, sve_size_sd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4296 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4296 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uxtw", 0x04d5a000, 0xffffe000, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4297 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uzp1", 0x05204800, 0xff30fe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4298 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4298 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uzp1", 0x05206800, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4299 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uzp2", 0x05204c00, 0xff30fe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4300 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4300 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "uzp2", 0x05206c00, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4301 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilele", 0x25200410, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0 | (1ULL << 28), 0, 
# 4302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4302 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilele", 0x25201410, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 4303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4303 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilelo", 0x25200c00, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0 | (1ULL << 28), 0, 
# 4304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4304 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilelo", 0x25201c00, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 4305 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4305 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilels", 0x25200c10, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0 | (1ULL << 28), 0, 
# 4306 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4306 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilels", 0x25201c10, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 4307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4307 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilelt", 0x25200400, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_W}, }, 0 | (1ULL << 28), 0, 
# 4308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4308 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "whilelt", 0x25201400, 0xff20fc10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_Rn, AARCH64_OPND_Rm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_X}, }, 0 | (1ULL << 28), 0, 
# 4309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4309 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "wrffr", 0x25289000, 0xfffffe1f, sve_misc, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pn}, { {AARCH64_OPND_QLF_S_B}, }, 0 | (1ULL << 28), 0, 
# 4310 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4310 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "zip1", 0x05204000, 0xff30fe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4311 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "zip1", 0x05206000, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4312 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4312 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "zip2", 0x05204400, 0xff30fe10, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pn, AARCH64_OPND_SVE_Pm}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4313 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4313 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "zip2", 0x05206400, 0xff20fc00, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zn, AARCH64_OPND_SVE_Zm_16}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, 0 | (1ULL << 28), 0, 
# 4314 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4314 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bic", 0x05800000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_INV_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 1, 
# 4315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4315 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmple", 0x24008000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4316 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmplo", 0x24000010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4317 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmpls", 0x24000000, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4318 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "cmplt", 0x24008010, 0xff20e010, sve_size_bhsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4319 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "eon", 0x05400000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_INV_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 1, 
# 4320 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4320 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "facle", 0x6500c010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4321 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "faclt", 0x6500e010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4322 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4322 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmle", 0x65004000, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4323 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4323 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fcmlt", 0x65004010, 0xff20e010, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Pd, AARCH64_OPND_SVE_Pg3, AARCH64_OPND_SVE_Zm_16, AARCH64_OPND_SVE_Zn}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_Z, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4324 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4324 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x2538c000, 0xff3fffe0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H}, {AARCH64_OPND_QLF_S_S}, {AARCH64_OPND_QLF_S_D}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4325 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4325 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmov", 0x05104000, 0xff30ffe0, sve_size_hsd, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Pg4_16, AARCH64_OPND_FPIMM0}, { {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_P_M}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_P_M}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_P_M}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 0, 
# 4326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4326 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "orn", 0x05000000, 0xfffc0000, sve_limm, 0, &aarch64_feature_sve, {AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_Zd, AARCH64_OPND_SVE_INV_LIMM}, { {AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_S_B, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_S_H, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_S_S, AARCH64_OPND_QLF_NIL}, {AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_S_D, AARCH64_OPND_QLF_NIL}, }, (1 << 0) | (1 << 21) | (1ULL << 28), 1, 
# 4327 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4327 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },


  { "udot", 0x2e009400, 0xbf20fc00, dotproduct, 0, &aarch64_feature_dotprod, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B},}, (1 << 6), 0, 
# 4330 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4330 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdot", 0xe009400, 0xbf20fc00, dotproduct, 0, &aarch64_feature_dotprod, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_V_8B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B},}, (1 << 6), 0, 
# 4331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4331 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "udot", 0x2f00e000, 0xbf00f400, dotproduct, 0, &aarch64_feature_dotprod, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_S_4B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_S_4B},}, (1 << 6), 0, 
# 4332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4332 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sdot", 0xf00e000, 0xbf00f400, dotproduct, 0, &aarch64_feature_dotprod, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_8B, AARCH64_OPND_QLF_S_4B}, {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_S_4B},}, (1 << 6), 0, 
# 4333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4333 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sha512h", 0xce608000, 0xffe0fc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 4335 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4335 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha512h2", 0xce608400, 0xffe0fc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Fd, AARCH64_OPND_Fn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_S_Q, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 4336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4336 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha512su0", 0xcec08000, 0xfffffc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 4337 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4337 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sha512su1", 0xce608800, 0xffe0fc00, cryptosha2, 0, &aarch64_feature_sha2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 4338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4338 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "eor3", 0xce000000, 0xffe08000, cryptosha3, 0, &aarch64_feature_sha3, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_Va}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 4340 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4340 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rax1", 0xce608c00, 0xffe0fc00, cryptosha3, 0, &aarch64_feature_sha3, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D}, }, 0, 0, 
# 4341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4341 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "xar", 0xce800000, 0xffe00000, cryptosha3, 0, &aarch64_feature_sha3, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_IMM}, { {AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_V_2D, AARCH64_OPND_QLF_imm_0_63}, }, 0, 0, 
# 4342 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4342 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "bcax", 0xce200000, 0xffe08000, cryptosha3, 0, &aarch64_feature_sha3, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_Va}, { {AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B, AARCH64_OPND_QLF_V_16B}, }, 0, 0, 
# 4343 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4343 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sm3ss1", 0xce400000, 0xffe08000, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm, AARCH64_OPND_Va}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 4345 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4345 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm3tt1a", 0xce408000, 0xffe0cc00, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S},}, 0, 0, 
# 4346 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4346 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm3tt1b", 0xce408400, 0xffe0cc00, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S},}, 0, 0, 
# 4347 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4347 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm3tt2a", 0xce408800, 0xffe0cc00, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S},}, 0, 0, 
# 4348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4348 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm3tt2b", 0xce408c00, 0xffe0cc00, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_S_S},}, 0, 0, 
# 4349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4349 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm3partw1", 0xce60c000, 0xffe0fc00, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 4350 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4350 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm3partw2", 0xce60c400, 0xffe0fc00, cryptosm3, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 4351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4351 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "sm4e", 0xcec08400, 0xfffffc00, cryptosm4, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 4353 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4353 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "sm4ekey", 0xce60c800, 0xffe0fc00, cryptosm4, 0, &aarch64_feature_sm4, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4S}, }, 0, 0, 
# 4354 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4354 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmlal", 0xe20ec00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_V_2H},}, 0, 0, 
# 4356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4356 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl", 0xea0ec00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_V_2H},}, 0, 0, 
# 4357 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4357 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlal2", 0x2e20cc00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_V_2H},}, 0, 0, 
# 4358 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4358 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl2", 0x2ea0cc00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_V_2H},}, 0, 0, 
# 4359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4359 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmlal", 0x4e20ec00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H},}, 0, 0, 
# 4361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4361 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl", 0x4ea0ec00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H},}, 0, 0, 
# 4362 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4362 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlal2", 0x6e20cc00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H},}, 0, 0, 
# 4363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4363 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl2", 0x6ea0cc00, 0xffa0fc00, asimdsame, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Vm}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_V_4H},}, 0, 0, 
# 4364 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4364 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmlal", 0xf800000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4366 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl", 0xf804000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4367 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4367 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlal2", 0x2f808000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4368 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl2", 0x2f80c000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_2S, AARCH64_OPND_QLF_V_2H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4369 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "fmlal", 0x4f800000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4371 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4371 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl", 0x4f804000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4372 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlal2", 0x6f808000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4373 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4373 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "fmlsl2", 0x6f80c000, 0xffc0f400, asimdelem, 0, &aarch64_feature_fp_16_v8_2, {AARCH64_OPND_Vd, AARCH64_OPND_Vn, AARCH64_OPND_Em16}, { {AARCH64_OPND_QLF_V_4S, AARCH64_OPND_QLF_V_4H, AARCH64_OPND_QLF_S_H},}, 0, 0, 
# 4374 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4374 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "cfinv", 0xd500401f, 0xffffffff, ic_system, 0, &aarch64_feature_v8_4, {0}, {{0}}, 0, 0, 
# 4376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4376 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "rmif", 0xba000400, 0xffe07c10, ic_system, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rn, AARCH64_OPND_IMM_2, AARCH64_OPND_MASK}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_imm_0_63, AARCH64_OPND_QLF_imm_0_15},}, 0, 0, 
# 4377 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4377 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "setf8", 0x3a00080d, 0xfffffc1f, ic_system, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W}, }, 0, 0, 
# 4378 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4378 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "setf16", 0x3a00480d, 0xfffffc1f, ic_system, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rn}, { {AARCH64_OPND_QLF_W}, }, 0, 0, 
# 4379 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4379 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },

  { "stlurb", 0x19000000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4381 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4381 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapurb", 0x19400000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4382 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapursb", 0x19c00000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4383 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4383 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapursb", 0x19800000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4384 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlurh", 0x59000000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4385 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4385 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapurh", 0x59400000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4386 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapursh", 0x59c00000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4387 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4387 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapursh", 0x59800000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4388 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4388 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlur", 0x99000000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4389 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4389 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapur", 0x99400000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_W, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4390 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapursw", 0x99800000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4391 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "stlur", 0xd9000000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4392 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4392 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  { "ldapur", 0xd9400000, 0xffe00c00, ldst_unscaled, 0, &aarch64_feature_v8_4, {AARCH64_OPND_Rt, AARCH64_OPND_ADDR_OFFSET}, { {AARCH64_OPND_QLF_X, AARCH64_OPND_QLF_NIL}, }, 0, 0, 
# 4393 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
 ((void *)0) 
# 4393 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
 },
  {0, 0, 0, 0, 0, 0, {0}, {{0}}, 0, 0, 
# 4394 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h" 3 4
                                      ((void *)0)
# 4394 "project/radare2/libr/asm/arch/arm/aarch64/aarch64-tbl.h"
                                          },
};
