Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Oct  4 12:44:13 2025
| Host         : charlcoal-Laptop-12th-Gen-Intel-Core running 64-bit Linux Mint 22.1
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------+--------+------------+------------+---------+------+-----+--------+--------+------------+
|    Instance   | Module | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+---------------+--------+------------+------------+---------+------+-----+--------+--------+------------+
| top_level     |  (top) |         71 |         71 |       0 |    0 | 129 |      0 |      0 |          0 |
|   (top_level) |  (top) |          0 |          0 |       0 |    0 |  10 |      0 |      0 |          0 |
+---------------+--------+------------+------------+---------+------+-----+--------+--------+------------+


