(edif FullAdder1Bit
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 10 29 18 52 17)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure FullAdder1Bit.ngc FullAdder1Bit.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library FullAdder1Bit_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell FullAdder1Bit
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port Cout
              (direction OUTPUT)
            )
            (port A
              (direction INPUT)
            )
            (port B
              (direction INPUT)
            )
            (port Sum
              (direction OUTPUT)
            )
            (port Cin
              (direction INPUT)
            )
            (designator "xc3s100ecp132-4")
            (property TYPE (string "FullAdder1Bit") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "FullAdder1Bit_FullAdder1Bit") (owner "Xilinx"))
          )
          (contents
            (instance Cout1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E8") (owner "Xilinx"))
            )
            (instance (rename Mxor_Sum_xo_0_1 "Mxor_Sum_xo<0>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename A_IBUF_renamed_0 "A_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_IBUF_renamed_1 "B_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Cin_IBUF_renamed_2 "Cin_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Cout_OBUF_renamed_3 "Cout_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Sum_OBUF_renamed_4 "Sum_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net A
              (joined
                (portRef A)
                (portRef I (instanceRef A_IBUF_renamed_0))
              )
            )
            (net A_IBUF
              (joined
                (portRef I2 (instanceRef Cout1))
                (portRef I0 (instanceRef Mxor_Sum_xo_0_1))
                (portRef O (instanceRef A_IBUF_renamed_0))
              )
            )
            (net B
              (joined
                (portRef B)
                (portRef I (instanceRef B_IBUF_renamed_1))
              )
            )
            (net B_IBUF
              (joined
                (portRef I0 (instanceRef Cout1))
                (portRef I1 (instanceRef Mxor_Sum_xo_0_1))
                (portRef O (instanceRef B_IBUF_renamed_1))
              )
            )
            (net Cin
              (joined
                (portRef Cin)
                (portRef I (instanceRef Cin_IBUF_renamed_2))
              )
            )
            (net Cin_IBUF
              (joined
                (portRef I1 (instanceRef Cout1))
                (portRef I2 (instanceRef Mxor_Sum_xo_0_1))
                (portRef O (instanceRef Cin_IBUF_renamed_2))
              )
            )
            (net Cout
              (joined
                (portRef Cout)
                (portRef O (instanceRef Cout_OBUF_renamed_3))
              )
            )
            (net Cout_OBUF
              (joined
                (portRef O (instanceRef Cout1))
                (portRef I (instanceRef Cout_OBUF_renamed_3))
              )
            )
            (net Sum
              (joined
                (portRef Sum)
                (portRef O (instanceRef Sum_OBUF_renamed_4))
              )
            )
            (net Sum_OBUF
              (joined
                (portRef O (instanceRef Mxor_Sum_xo_0_1))
                (portRef I (instanceRef Sum_OBUF_renamed_4))
              )
            )
          )
      )
    )
  )

  (design FullAdder1Bit
    (cellRef FullAdder1Bit
      (libraryRef FullAdder1Bit_lib)
    )
    (property PART (string "xc3s100ecp132-4") (owner "Xilinx"))
  )
)

