# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.7 [s].
# Warning: Library klm_aurora_tb already exists
# Compile...
# File: ..\source\aurora_tile.vhd
# Compile Entity "AURORA_TILE"
# Compile Architecture "RTL" of Entity "AURORA_TILE"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Compile...
# File: ..\source\transceiver_wrapper.vhd
# Compile Entity "GTP_WRAPPER"
# Compile Architecture "BEHAVIORAL" of Entity "GTP_WRAPPER"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Compile...
# File: ..\source\aurora_pkg.vhd
# Compile Package "AURORA_PKG"
# Compile Package Body "AURORA_PKG"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: ..\source\chbond_count_dec.vhd
# Compile Entity "CHBOND_COUNT_DEC"
# Compile Architecture "RTL" of Entity "CHBOND_COUNT_DEC"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Compile...
# File: ..\source\err_detect.vhd
# Compile Entity "ERR_DETECT"
# Compile Architecture "RTL" of Entity "ERR_DETECT"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: ..\source\lane_init_sm.vhd
# Compile Entity "LANE_INIT_SM"
# Compile Architecture "RTL" of Entity "LANE_INIT_SM"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: ..\source\sym_dec.vhd
# Compile Entity "SYM_DEC"
# Compile Architecture "RTL" of Entity "SYM_DEC"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: ..\source\sym_gen.vhd
# Compile Entity "SYM_GEN"
# Compile Architecture "RTL" of Entity "SYM_GEN"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: ..\source\aurora_lane.vhd
# Compile Entity "AURORA_LANE"
# Compile Architecture "MAPPED" of Entity "AURORA_LANE"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Compile...
# File: ..\source\channel_err_detect.vhd
# Compile Entity "CHANNEL_ERR_DETECT"
# Compile Architecture "RTL" of Entity "CHANNEL_ERR_DETECT"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Compile...
# File: ..\source\channel_init_sm.vhd
# Compile Entity "CHANNEL_INIT_SM"
# Compile Architecture "RTL" of Entity "CHANNEL_INIT_SM"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: ..\source\idle_and_ver_gen.vhd
# Compile Entity "IDLE_AND_VER_GEN"
# Compile Architecture "RTL" of Entity "IDLE_AND_VER_GEN"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Compile...
# File: ..\source\global_logic.vhd
# Compile Entity "GLOBAL_LOGIC"
# Compile Architecture "MAPPED" of Entity "GLOBAL_LOGIC"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Compile...
# File: ..\source\tx_ll_control.vhd
# Compile Entity "TX_LL_CONTROL"
# Compile Architecture "RTL" of Entity "TX_LL_CONTROL"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: ..\source\tx_ll_datapath.vhd
# Compile Entity "TX_LL_DATAPATH"
# Compile Architecture "RTL" of Entity "TX_LL_DATAPATH"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: ..\source\tx_ll.vhd
# Compile Entity "TX_LL"
# Compile Architecture "MAPPED" of Entity "TX_LL"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: ..\source\rx_ll_pdu_datapath.vhd
# Compile Entity "RX_LL_PDU_DATAPATH"
# Compile Architecture "RTL" of Entity "RX_LL_PDU_DATAPATH"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: ..\source\rx_ll.vhd
# Compile Entity "RX_LL"
# Compile Architecture "MAPPED" of Entity "RX_LL"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Compile...
# File: ..\source\standard_cc_module.vhd
# Compile Entity "STANDARD_CC_MODULE"
# Compile Architecture "RTL" of Entity "STANDARD_CC_MODULE"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: ..\source\klm_aurora.vhd
# Compile Entity "klm_aurora"
# Compile Architecture "MAPPED" of Entity "klm_aurora"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Compile...
# File: ..\source\klm_aurora_intfc.vhd
# Compile Entity "klm_aurora_intfc"
# Compile Architecture "MAPPED" of Entity "klm_aurora_intfc"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: source\frame_check.vhd
# Compile Entity "FRAME_CHECK"
# Compile Architecture "RTL" of Entity "FRAME_CHECK"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: source\frame_gen.vhd
# Compile Entity "FRAME_GEN"
# Compile Architecture "RTL" of Entity "FRAME_GEN"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: source\klm_aurora_tb.vhd
# Compile Entity "klm_aurora_tb"
# Compile Architecture "behave" of Entity "klm_aurora_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.9 [s].
# vsim: Stack memory: 256MB
# vsim: Retval memory: 512MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 12.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 90788 kB (elbread=10398 elab2=43584 kernel=36805 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_aurora\sim\project\klm_aurora_tb\klm_aurora_tb\src\wave.asdb
#  4:47 PM, Wednesday, July 16, 2014
#  Simulation has been initialized
#  Selected Top-Level: klm_aurora_tb (behave)
# 
# #-----------------------------------------------------------------------------------------------------------
# #-----------------------------------------------------------------------------------------------------------
# No signals matching
# #-----------------------------------------------------------------------------------------------------------
# 45 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/Users/bkunkler/Documents/CEEM/repos/Belle-II/firmware/KLM_SCROD/klm_aurora/sim/project/klm_aurora_tb/klm_aurora_tb/src/wave.asdb'.
# #-----------------------------------------------------------------------------------------------------------
# No signals matching
# 
# #-----------------------------------------------------------------------------------------------------------
# 38 signal(s) traced.
# #-----------------------------------------------------------------------------------------------------------
# No signals matching
# No signals matching
# 46 signal(s) traced.
# KERNEL: stopped at time: 100 us
# Warning: Library klm_aurora_tb already exists
# Compile...
# File: ..\source\aurora_tile.vhd
# Compile Entity "AURORA_TILE"
# Compile Architecture "RTL" of Entity "AURORA_TILE"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Compile...
# File: ..\source\transceiver_wrapper.vhd
# Compile Entity "GTP_WRAPPER"
# Compile Architecture "BEHAVIORAL" of Entity "GTP_WRAPPER"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Compile...
# File: ..\source\aurora_pkg.vhd
# Compile Package "AURORA_PKG"
# Compile Package Body "AURORA_PKG"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: ..\source\chbond_count_dec.vhd
# Compile Entity "CHBOND_COUNT_DEC"
# Compile Architecture "RTL" of Entity "CHBOND_COUNT_DEC"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Compile...
# File: ..\source\err_detect.vhd
# Compile Entity "ERR_DETECT"
# Compile Architecture "RTL" of Entity "ERR_DETECT"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: ..\source\lane_init_sm.vhd
# Compile Entity "LANE_INIT_SM"
# Compile Architecture "RTL" of Entity "LANE_INIT_SM"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: ..\source\sym_dec.vhd
# Compile Entity "SYM_DEC"
# Compile Architecture "RTL" of Entity "SYM_DEC"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: ..\source\sym_gen.vhd
# Compile Entity "SYM_GEN"
# Compile Architecture "RTL" of Entity "SYM_GEN"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: ..\source\aurora_lane.vhd
# Compile Entity "AURORA_LANE"
# Compile Architecture "MAPPED" of Entity "AURORA_LANE"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: ..\source\channel_err_detect.vhd
# Compile Entity "CHANNEL_ERR_DETECT"
# Compile Architecture "RTL" of Entity "CHANNEL_ERR_DETECT"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: ..\source\channel_init_sm.vhd
# Compile Entity "CHANNEL_INIT_SM"
# Compile Architecture "RTL" of Entity "CHANNEL_INIT_SM"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: ..\source\idle_and_ver_gen.vhd
# Compile Entity "IDLE_AND_VER_GEN"
# Compile Architecture "RTL" of Entity "IDLE_AND_VER_GEN"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: ..\source\global_logic.vhd
# Compile Entity "GLOBAL_LOGIC"
# Compile Architecture "MAPPED" of Entity "GLOBAL_LOGIC"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: ..\source\tx_ll_control.vhd
# Compile Entity "TX_LL_CONTROL"
# Compile Architecture "RTL" of Entity "TX_LL_CONTROL"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Compile...
# File: ..\source\tx_ll_datapath.vhd
# Compile Entity "TX_LL_DATAPATH"
# Compile Architecture "RTL" of Entity "TX_LL_DATAPATH"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: ..\source\tx_ll.vhd
# Compile Entity "TX_LL"
# Compile Architecture "MAPPED" of Entity "TX_LL"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: ..\source\rx_ll_pdu_datapath.vhd
# Compile Entity "RX_LL_PDU_DATAPATH"
# Compile Architecture "RTL" of Entity "RX_LL_PDU_DATAPATH"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Compile...
# File: ..\source\rx_ll.vhd
# Compile Entity "RX_LL"
# Compile Architecture "MAPPED" of Entity "RX_LL"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: ..\source\standard_cc_module.vhd
# Compile Entity "STANDARD_CC_MODULE"
# Compile Architecture "RTL" of Entity "STANDARD_CC_MODULE"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Compile...
# File: ..\source\klm_aurora.vhd
# Compile Entity "klm_aurora"
# Compile Architecture "MAPPED" of Entity "klm_aurora"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Compile...
# File: ..\source\klm_aurora_intfc.vhd
# Compile Entity "klm_aurora_intfc"
# Compile Architecture "MAPPED" of Entity "klm_aurora_intfc"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Compile...
# File: source\frame_check.vhd
# Compile Entity "FRAME_CHECK"
# Compile Architecture "RTL" of Entity "FRAME_CHECK"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Compile...
# File: source\frame_gen.vhd
# Compile Entity "FRAME_GEN"
# Compile Architecture "RTL" of Entity "FRAME_GEN"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Compile...
# File: source\klm_aurora_tb.vhd
# Compile Entity "klm_aurora_tb"
# Compile Architecture "behave" of Entity "klm_aurora_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.8 [s].
# vsim: Stack memory: 256MB
# vsim: Retval memory: 512MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 12.9 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 90788 kB (elbread=10398 elab2=43584 kernel=36805 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_aurora\sim\project\klm_aurora_tb\klm_aurora_tb\src\wave.asdb
#  4:49 PM, Wednesday, July 16, 2014
#  Simulation has been initialized
#  Selected Top-Level: klm_aurora_tb (behave)
# 
# #-----------------------------------------------------------------------------------------------------------
# #-----------------------------------------------------------------------------------------------------------
# No signals matching
# #-----------------------------------------------------------------------------------------------------------
# 45 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/Users/bkunkler/Documents/CEEM/repos/Belle-II/firmware/KLM_SCROD/klm_aurora/sim/project/klm_aurora_tb/klm_aurora_tb/src/wave.asdb'.
# #-----------------------------------------------------------------------------------------------------------
# No signals matching
# 
# #-----------------------------------------------------------------------------------------------------------
# 38 signal(s) traced.
# #-----------------------------------------------------------------------------------------------------------
# No signals matching
# No signals matching
# 46 signal(s) traced.
# KERNEL: stopped at time: 100 us
#  Simulation has been stopped
