#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct  3 11:36:36 2024
# Process ID: 31943
# Current directory: /home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.runs/system_counter_ip_0_0_synth_1
# Command line: vivado -log system_counter_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_counter_ip_0_0.tcl
# Log file: /home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.runs/system_counter_ip_0_0_synth_1/system_counter_ip_0_0.vds
# Journal file: /home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.runs/system_counter_ip_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_counter_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/repo_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rome/opt/xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top system_counter_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32079 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.438 ; gain = 61.023 ; free physical = 129 ; free virtual = 4685
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_counter_ip_0_0' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ip/system_counter_ip_0_0/synth/system_counter_ip_0_0.vhd:83]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'counter_ip_v1_0' declared at '/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/hdl/counter_ip_v1_0.vhd:5' bound to instance 'U0' of component 'counter_ip_v1_0' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ip/system_counter_ip_0_0/synth/system_counter_ip_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'counter_ip_v1_0' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/hdl/counter_ip_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'counter_ip_v1_0_S_AXI' declared at '/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/hdl/counter_ip_v1_0_S_AXI.vhd:5' bound to instance 'counter_ip_v1_0_S_AXI_inst' of component 'counter_ip_v1_0_S_AXI' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/hdl/counter_ip_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'counter_ip_v1_0_S_AXI' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/hdl/counter_ip_v1_0_S_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/hdl/counter_ip_v1_0_S_AXI.vhd:234]
INFO: [Synth 8-226] default block is never used [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/hdl/counter_ip_v1_0_S_AXI.vhd:364]
INFO: [Synth 8-3491] module 'counter' declared at '/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/counter.vhd:28' bound to instance 'count_inst' of component 'counter' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/hdl/counter_ip_v1_0_S_AXI.vhd:398]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/counter.vhd:38]
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/meta_harden.vhd:27' bound to instance 'meta_harden_rst_i0' of component 'meta_harden' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/counter.vhd:104]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/meta_harden.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (1#1) [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/meta_harden.vhd:36]
INFO: [Synth 8-3491] module 'enable_generator' declared at '/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/enable_generator.vhd:6' bound to instance 'enable_generator_i0' of component 'enable_generator' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/counter.vhd:112]
INFO: [Synth 8-638] synthesizing module 'enable_generator' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/enable_generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'enable_generator' (2#1) [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/enable_generator.vhd:14]
INFO: [Synth 8-3491] module 'caracter_detector' declared at '/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/caracter_uart_detector.vhd:6' bound to instance 'caracter_detector_i0' of component 'caracter_detector' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/counter.vhd:119]
INFO: [Synth 8-638] synthesizing module 'caracter_detector' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/caracter_uart_detector.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'caracter_detector' (3#1) [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/caracter_uart_detector.vhd:18]
INFO: [Synth 8-3491] module 'bcd_up_down_counter' declared at '/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/bcd_up_down_counter.vhd:6' bound to instance 'bcd_up_down_counter_i0' of component 'bcd_up_down_counter' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/counter.vhd:130]
INFO: [Synth 8-638] synthesizing module 'bcd_up_down_counter' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/bcd_up_down_counter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'bcd_up_down_counter' (4#1) [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/bcd_up_down_counter.vhd:16]
INFO: [Synth 8-3491] module 'and_bit_component' declared at '/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/and_bit_component.vhd:4' bound to instance 'and_bit_component_i0' of component 'and_bit_component' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/counter.vhd:139]
INFO: [Synth 8-638] synthesizing module 'and_bit_component' [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/and_bit_component.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'and_bit_component' (5#1) [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/and_bit_component.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'counter' (6#1) [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/src/counter.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/hdl/counter_ip_v1_0_S_AXI.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'counter_ip_v1_0_S_AXI' (7#1) [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/hdl/counter_ip_v1_0_S_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'counter_ip_v1_0' (8#1) [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ipshared/08f9/hdl/counter_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'system_counter_ip_0_0' (9#1) [/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.srcs/sources_1/bd/system/ip/system_counter_ip_0_0/synth/system_counter_ip_0_0.vhd:83]
WARNING: [Synth 8-3331] design counter_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design counter_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design counter_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design counter_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design counter_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design counter_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1468.188 ; gain = 105.773 ; free physical = 159 ; free virtual = 4641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1468.188 ; gain = 105.773 ; free physical = 137 ; free virtual = 4619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1468.188 ; gain = 105.773 ; free physical = 137 ; free virtual = 4619
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1773.812 ; gain = 0.000 ; free physical = 136 ; free virtual = 4287
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1773.812 ; gain = 0.000 ; free physical = 136 ; free virtual = 4287
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1775.812 ; gain = 2.000 ; free physical = 125 ; free virtual = 4276
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 207 ; free virtual = 4321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 207 ; free virtual = 4321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 209 ; free virtual = 4323
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rst_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ena_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_down_o" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 202 ; free virtual = 4317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module enable_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module caracter_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module bcd_up_down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module counter_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_counter_ip_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design system_counter_ip_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design system_counter_ip_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design system_counter_ip_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design system_counter_ip_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design system_counter_ip_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/counter_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/counter_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/counter_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/counter_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/counter_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/counter_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 179 ; free virtual = 4295
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 141 ; free virtual = 4164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 141 ; free virtual = 4164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 136 ; free virtual = 4155
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 143 ; free virtual = 4143
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 143 ; free virtual = 4143
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 143 ; free virtual = 4143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 143 ; free virtual = 4143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 143 ; free virtual = 4143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 143 ; free virtual = 4143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     2|
|3     |LUT2   |    30|
|4     |LUT3   |     2|
|5     |LUT4   |    25|
|6     |LUT5   |     6|
|7     |LUT6   |    42|
|8     |FDCE   |    35|
|9     |FDRE   |   169|
|10    |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   321|
|2     |  U0                           |counter_ip_v1_0       |   321|
|3     |    counter_ip_v1_0_S_AXI_inst |counter_ip_v1_0_S_AXI |   321|
|4     |      count_inst               |counter               |    90|
|5     |        bcd_up_down_counter_i0 |bcd_up_down_counter   |     8|
|6     |        caracter_detector_i0   |caracter_detector     |    10|
|7     |        enable_generator_i0    |enable_generator      |    70|
|8     |        meta_harden_rst_i0     |meta_harden           |     2|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1775.812 ; gain = 413.398 ; free physical = 143 ; free virtual = 4143
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1775.812 ; gain = 105.773 ; free physical = 189 ; free virtual = 4188
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1775.820 ; gain = 413.398 ; free physical = 189 ; free virtual = 4188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1777.812 ; gain = 0.000 ; free physical = 136 ; free virtual = 4113
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1777.812 ; gain = 415.398 ; free physical = 171 ; free virtual = 4148
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.812 ; gain = 0.000 ; free physical = 171 ; free virtual = 4148
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.runs/system_counter_ip_0_0_synth_1/system_counter_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_counter_ip_0_0, cache-ID = 959bd486f50617df
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1801.824 ; gain = 0.000 ; free physical = 190 ; free virtual = 3996
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rome/Escritorio/cese/cursos/5B/MYS/proyectos/contador/sintesis/contador.runs/system_counter_ip_0_0_synth_1/system_counter_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_counter_ip_0_0_utilization_synth.rpt -pb system_counter_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 11:37:34 2024...
