{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721412632588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721412632589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 15:10:32 2024 " "Processing started: Fri Jul 19 15:10:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721412632589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412632589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412632589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721412632698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721412632698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Irrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file Irrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 Irrigacao " "Found entity 1: Irrigacao" {  } { { "Irrigacao.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Irrigacao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412637939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412637939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_tiporega.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_tiporega.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_tiporega " "Found entity 1: mef_tiporega" {  } { { "mef_tiporega.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mef_tiporega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412637939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412637939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412637940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412637940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod4.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod4 " "Found entity 1: cont_mod4" {  } { { "cont_mod4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412637940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412637940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopJK.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopJK.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopJK " "Found entity 1: flipflopJK" {  } { { "flipflopJK.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/flipflopJK.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412637940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412637940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod16.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod16.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod16 " "Found entity 1: cont_mod16" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412637941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412637941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorClock.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorClock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "DivisorClock.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/DivisorClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412637941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412637941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/fft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412637941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412637941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412637942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412637942 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Yn cont_mod4.v(12) " "Verilog HDL Implicit Net warning at cont_mod4.v(12): created implicit net for \"Yn\"" {  } { { "cont_mod4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412637942 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Yn cont_mod16.v(18) " "Verilog HDL Implicit Net warning at cont_mod16.v(18): created implicit net for \"Yn\"" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412637942 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Wire0 cont_mod16.v(20) " "Verilog HDL Implicit Net warning at cont_mod16.v(20): created implicit net for \"Wire0\"" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412637942 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(26) " "Verilog HDL Instantiation warning at main.v(26): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412637942 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod16.v(41) " "Verilog HDL Instantiation warning at cont_mod16.v(41): instance has no name" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412637943 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod16.v(42) " "Verilog HDL Instantiation warning at cont_mod16.v(42): instance has no name" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412637943 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod16.v(43) " "Verilog HDL Instantiation warning at cont_mod16.v(43): instance has no name" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412637943 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod16.v(44) " "Verilog HDL Instantiation warning at cont_mod16.v(44): instance has no name" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412637943 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(30) " "Verilog HDL Instantiation warning at main.v(30): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412637943 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod4.v(21) " "Verilog HDL Instantiation warning at cont_mod4.v(21): instance has no name" {  } { { "cont_mod4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412637943 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod4.v(23) " "Verilog HDL Instantiation warning at cont_mod4.v(23): instance has no name" {  } { { "cont_mod4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412637943 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(31) " "Verilog HDL Instantiation warning at main.v(31): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412637943 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(32) " "Verilog HDL Instantiation warning at main.v(32): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412637943 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(35) " "Verilog HDL Instantiation warning at main.v(35): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412637943 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(38) " "Verilog HDL Instantiation warning at main.v(38): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412637943 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(39) " "Verilog HDL Instantiation warning at main.v(39): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412637943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721412637975 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 main.v(16) " "Verilog HDL warning at main.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721412637976 "|main"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 main.v(17) " "Verilog HDL warning at main.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721412637976 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG_D1 main.v(6) " "Output port \"SEG_D1\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721412637976 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG_D2 main.v(6) " "Output port \"SEG_D2\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721412637976 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG_D3 main.v(6) " "Output port \"SEG_D3\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721412637976 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG_D4 main.v(6) " "Output port \"SEG_D4\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721412637976 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:comb_8 " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:comb_8\"" {  } { { "main.v" "comb_8" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412637979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft DivisorClock:comb_8\|fft:div_2 " "Elaborating entity \"fft\" for hierarchy \"DivisorClock:comb_8\|fft:div_2\"" {  } { { "DivisorClock.v" "div_2" { Text "/home/aluno/Downloads/RegaAutomaticav3/DivisorClock.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412637980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_mod16 cont_mod16:comb_9 " "Elaborating entity \"cont_mod16\" for hierarchy \"cont_mod16:comb_9\"" {  } { { "main.v" "comb_9" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412637982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_mod4 cont_mod4:comb_10 " "Elaborating entity \"cont_mod4\" for hierarchy \"cont_mod4:comb_10\"" {  } { { "main.v" "comb_10" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412637983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:comb_11 " "Elaborating entity \"decode\" for hierarchy \"decode:comb_11\"" {  } { { "main.v" "comb_11" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412637983 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode.v(63) " "Verilog HDL warning at decode.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "decode.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721412637984 "|main|decode:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Irrigacao Irrigacao:comb_12 " "Elaborating entity \"Irrigacao\" for hierarchy \"Irrigacao:comb_12\"" {  } { { "main.v" "comb_12" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412637985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mef_tiporega mef_tiporega:comb_13 " "Elaborating entity \"mef_tiporega\" for hierarchy \"mef_tiporega:comb_13\"" {  } { { "main.v" "comb_13" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412637985 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mef_adub_limp.v 1 1 " "Using design file mef_adub_limp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mef_adub_limp " "Found entity 1: mef_adub_limp" {  } { { "mef_adub_limp.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mef_adub_limp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412637987 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721412637987 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mef_adub_limp.v(44) " "Verilog HDL or VHDL warning at mef_adub_limp.v(44): conditional expression evaluates to a constant" {  } { { "mef_adub_limp.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mef_adub_limp.v" 44 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1721412637987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mef_adub_limp mef_adub_limp:comb_14 " "Elaborating entity \"mef_adub_limp\" for hierarchy \"mef_adub_limp:comb_14\"" {  } { { "main.v" "comb_14" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412637988 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721412638190 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D1 GND " "Pin \"SEG_D1\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721412638215 "|main|SEG_D1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D2 GND " "Pin \"SEG_D2\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721412638215 "|main|SEG_D2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D3 GND " "Pin \"SEG_D3\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721412638215 "|main|SEG_D3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D4 GND " "Pin \"SEG_D4\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721412638215 "|main|SEG_D4"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_P VCC " "Pin \"SEG_P\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721412638215 "|main|SEG_P"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721412638215 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721412638227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721412638233 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721412638233 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721412638233 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721412638233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721412638265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 15:10:38 2024 " "Processing ended: Fri Jul 19 15:10:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721412638265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721412638265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721412638265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412638265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721412638964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721412638964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 15:10:38 2024 " "Processing started: Fri Jul 19 15:10:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721412638964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721412638964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721412638965 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721412638992 ""}
{ "Info" "0" "" "Project  = pbl3" {  } {  } 0 0 "Project  = pbl3" 0 0 "Fitter" 0 0 1721412638992 ""}
{ "Info" "0" "" "Revision = pbl3" {  } {  } 0 0 "Revision = pbl3" 0 0 "Fitter" 0 0 1721412638992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721412639027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721412639027 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pbl3 EPM240T100C5 " "Selected device EPM240T100C5 for design \"pbl3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721412639029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721412639081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721412639081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721412639104 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721412639106 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721412639138 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721412639138 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721412639138 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721412639138 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721412639138 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721412639138 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 27 " "No exact pin location assignment(s) for 12 pins of 27 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1721412639142 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl3.sdc " "Synopsys Design Constraints File file not found: 'pbl3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721412639169 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1721412639170 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1721412639174 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1721412639174 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 24 clocks " "Found 24 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          Clk " "   1.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cont_mod16:comb_9\|fft:comb_24\|Q " "   1.000 cont_mod16:comb_9\|fft:comb_24\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_2\|Q " "   1.000 DivisorClock:comb_8\|fft:div_2\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_4\|Q " "   1.000 DivisorClock:comb_8\|fft:div_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_8\|Q " "   1.000 DivisorClock:comb_8\|fft:div_8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_16\|Q " "   1.000 DivisorClock:comb_8\|fft:div_16\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_32\|Q " "   1.000 DivisorClock:comb_8\|fft:div_32\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_64\|Q " "   1.000 DivisorClock:comb_8\|fft:div_64\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_128\|Q " "   1.000 DivisorClock:comb_8\|fft:div_128\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_256\|Q " "   1.000 DivisorClock:comb_8\|fft:div_256\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_512\|Q " "   1.000 DivisorClock:comb_8\|fft:div_512\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_1024\|Q " "   1.000 DivisorClock:comb_8\|fft:div_1024\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_2048\|Q " "   1.000 DivisorClock:comb_8\|fft:div_2048\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_4096\|Q " "   1.000 DivisorClock:comb_8\|fft:div_4096\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_8192\|Q " "   1.000 DivisorClock:comb_8\|fft:div_8192\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_16384\|Q " "   1.000 DivisorClock:comb_8\|fft:div_16384\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_32768\|Q " "   1.000 DivisorClock:comb_8\|fft:div_32768\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_65536\|Q " "   1.000 DivisorClock:comb_8\|fft:div_65536\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_131072\|Q " "   1.000 DivisorClock:comb_8\|fft:div_131072\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_262144\|Q " "   1.000 DivisorClock:comb_8\|fft:div_262144\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_524288\|Q " "   1.000 DivisorClock:comb_8\|fft:div_524288\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_1048576\|Q " "   1.000 DivisorClock:comb_8\|fft:div_1048576\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_2097152\|Q " "   1.000 DivisorClock:comb_8\|fft:div_2097152\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_8\|fft:div_4194304\|Q " "   1.000 DivisorClock:comb_8\|fft:div_4194304\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721412639175 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721412639175 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721412639178 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721412639178 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721412639179 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clk Global clock in PIN 12 " "Automatically promoted signal \"Clk\" to use Global clock in PIN 12" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 5 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721412639182 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DivisorClock:comb_8\|fft:div_4194304\|Q Global clock " "Automatically promoted some destinations of signal \"DivisorClock:comb_8\|fft:div_4194304\|Q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DivisorClock:comb_8\|fft:div_4194304\|Q " "Destination \"DivisorClock:comb_8\|fft:div_4194304\|Q\" may be non-global or may not use global clock" {  } { { "fft.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/fft.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721412639182 ""}  } { { "fft.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/fft.v" 7 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721412639182 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "cont_mod16:comb_9\|fft:comb_24\|Q Global clock " "Automatically promoted some destinations of signal \"cont_mod16:comb_9\|fft:comb_24\|Q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cont_mod16:comb_9\|fft:comb_24\|Q " "Destination \"cont_mod16:comb_9\|fft:comb_24\|Q\" may be non-global or may not use global clock" {  } { { "fft.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/fft.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721412639182 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "decode:comb_11\|Or0~0 " "Destination \"decode:comb_11\|Or0~0\" may be non-global or may not use global clock" {  } { { "decode.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode.v" 27 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721412639182 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "decode:comb_11\|Or2~0 " "Destination \"decode:comb_11\|Or2~0\" may be non-global or may not use global clock" {  } { { "decode.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode.v" 42 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721412639182 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "decode:comb_11\|Or4~0 " "Destination \"decode:comb_11\|Or4~0\" may be non-global or may not use global clock" {  } { { "decode.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode.v" 54 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721412639182 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "decode:comb_11\|Or5 " "Destination \"decode:comb_11\|Or5\" may be non-global or may not use global clock" {  } { { "decode.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode.v" 59 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721412639182 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cont_mod16:comb_9\|Or1~0 " "Destination \"cont_mod16:comb_9\|Or1~0\" may be non-global or may not use global clock" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 36 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721412639182 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cont_mod16:comb_9\|Or2~0 " "Destination \"cont_mod16:comb_9\|Or2~0\" may be non-global or may not use global clock" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721412639182 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cont_mod16:comb_9\|Or0~0 " "Destination \"cont_mod16:comb_9\|Or0~0\" may be non-global or may not use global clock" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 35 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721412639182 ""}  } { { "fft.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/fft.v" 7 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721412639182 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Rst Global clock " "Automatically promoted signal \"Rst\" to use Global clock" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 5 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721412639182 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "Rst " "Pin \"Rst\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { Rst } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Rst" } } } } { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/RegaAutomaticav3/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1721412639182 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721412639182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1721412639184 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1721412639194 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1721412639208 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1721412639209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1721412639209 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721412639209 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 0 12 0 " "Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 0 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1721412639209 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1721412639209 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1721412639209 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 32 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721412639210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 33 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721412639210 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1721412639210 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1721412639210 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721412639214 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1721412639218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721412639295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721412639346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721412639347 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721412639645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721412639645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721412639657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Downloads/RegaAutomaticav3/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721412639726 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721412639726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721412639807 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721412639807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721412639807 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721412639816 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721412639821 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1721412639826 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/RegaAutomaticav3/output_files/pbl3.fit.smsg " "Generated suppressed messages file /home/aluno/Downloads/RegaAutomaticav3/output_files/pbl3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721412639841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "971 " "Peak virtual memory: 971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721412639848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 15:10:39 2024 " "Processing ended: Fri Jul 19 15:10:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721412639848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721412639848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721412639848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721412639848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721412640471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721412640471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 15:10:40 2024 " "Processing started: Fri Jul 19 15:10:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721412640471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721412640471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721412640471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721412640589 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721412640600 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721412640602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721412640646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 15:10:40 2024 " "Processing ended: Fri Jul 19 15:10:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721412640646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721412640646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721412640646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721412640646 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721412640738 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721412641243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721412641243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 15:10:41 2024 " "Processing started: Fri Jul 19 15:10:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721412641243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721412641243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pbl3 -c pbl3 " "Command: quartus_sta pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721412641243 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721412641272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721412641318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721412641319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721412641371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721412641371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721412641434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721412641481 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl3.sdc " "Synopsys Design Constraints File file not found: 'pbl3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1721412641495 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1721412641496 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cont_mod16:comb_9\|fft:comb_24\|Q cont_mod16:comb_9\|fft:comb_24\|Q " "create_clock -period 1.000 -name cont_mod16:comb_9\|fft:comb_24\|Q cont_mod16:comb_9\|fft:comb_24\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_4194304\|Q DivisorClock:comb_8\|fft:div_4194304\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_4194304\|Q DivisorClock:comb_8\|fft:div_4194304\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_2097152\|Q DivisorClock:comb_8\|fft:div_2097152\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_2097152\|Q DivisorClock:comb_8\|fft:div_2097152\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_1048576\|Q DivisorClock:comb_8\|fft:div_1048576\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_1048576\|Q DivisorClock:comb_8\|fft:div_1048576\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_524288\|Q DivisorClock:comb_8\|fft:div_524288\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_524288\|Q DivisorClock:comb_8\|fft:div_524288\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_262144\|Q DivisorClock:comb_8\|fft:div_262144\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_262144\|Q DivisorClock:comb_8\|fft:div_262144\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_131072\|Q DivisorClock:comb_8\|fft:div_131072\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_131072\|Q DivisorClock:comb_8\|fft:div_131072\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_65536\|Q DivisorClock:comb_8\|fft:div_65536\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_65536\|Q DivisorClock:comb_8\|fft:div_65536\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_32768\|Q DivisorClock:comb_8\|fft:div_32768\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_32768\|Q DivisorClock:comb_8\|fft:div_32768\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_16384\|Q DivisorClock:comb_8\|fft:div_16384\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_16384\|Q DivisorClock:comb_8\|fft:div_16384\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_8192\|Q DivisorClock:comb_8\|fft:div_8192\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_8192\|Q DivisorClock:comb_8\|fft:div_8192\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_4096\|Q DivisorClock:comb_8\|fft:div_4096\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_4096\|Q DivisorClock:comb_8\|fft:div_4096\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_2048\|Q DivisorClock:comb_8\|fft:div_2048\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_2048\|Q DivisorClock:comb_8\|fft:div_2048\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_1024\|Q DivisorClock:comb_8\|fft:div_1024\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_1024\|Q DivisorClock:comb_8\|fft:div_1024\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_512\|Q DivisorClock:comb_8\|fft:div_512\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_512\|Q DivisorClock:comb_8\|fft:div_512\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_256\|Q DivisorClock:comb_8\|fft:div_256\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_256\|Q DivisorClock:comb_8\|fft:div_256\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_128\|Q DivisorClock:comb_8\|fft:div_128\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_128\|Q DivisorClock:comb_8\|fft:div_128\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_64\|Q DivisorClock:comb_8\|fft:div_64\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_64\|Q DivisorClock:comb_8\|fft:div_64\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_32\|Q DivisorClock:comb_8\|fft:div_32\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_32\|Q DivisorClock:comb_8\|fft:div_32\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_16\|Q DivisorClock:comb_8\|fft:div_16\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_16\|Q DivisorClock:comb_8\|fft:div_16\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_8\|Q DivisorClock:comb_8\|fft:div_8\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_8\|Q DivisorClock:comb_8\|fft:div_8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_4\|Q DivisorClock:comb_8\|fft:div_4\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_4\|Q DivisorClock:comb_8\|fft:div_4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_2\|Q DivisorClock:comb_8\|fft:div_2\|Q " "create_clock -period 1.000 -name DivisorClock:comb_8\|fft:div_2\|Q DivisorClock:comb_8\|fft:div_2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721412641497 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721412641497 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721412641500 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1721412641505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721412641506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.516 " "Worst-case setup slack is -4.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.516             -23.535 Clk  " "   -4.516             -23.535 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.115             -10.365 DivisorClock:comb_8\|fft:div_4194304\|Q  " "   -3.115             -10.365 DivisorClock:comb_8\|fft:div_4194304\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.503              -2.797 cont_mod16:comb_9\|fft:comb_24\|Q  " "   -1.503              -2.797 cont_mod16:comb_9\|fft:comb_24\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 DivisorClock:comb_8\|fft:div_8192\|Q  " "    0.209               0.000 DivisorClock:comb_8\|fft:div_8192\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 DivisorClock:comb_8\|fft:div_131072\|Q  " "    0.457               0.000 DivisorClock:comb_8\|fft:div_131072\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorClock:comb_8\|fft:div_128\|Q  " "    0.466               0.000 DivisorClock:comb_8\|fft:div_128\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorClock:comb_8\|fft:div_2048\|Q  " "    0.466               0.000 DivisorClock:comb_8\|fft:div_2048\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorClock:comb_8\|fft:div_2\|Q  " "    0.466               0.000 DivisorClock:comb_8\|fft:div_2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorClock:comb_8\|fft:div_32768\|Q  " "    0.466               0.000 DivisorClock:comb_8\|fft:div_32768\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorClock:comb_8\|fft:div_524288\|Q  " "    0.466               0.000 DivisorClock:comb_8\|fft:div_524288\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:comb_8\|fft:div_2097152\|Q  " "    0.467               0.000 DivisorClock:comb_8\|fft:div_2097152\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:comb_8\|fft:div_32\|Q  " "    0.467               0.000 DivisorClock:comb_8\|fft:div_32\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:comb_8\|fft:div_512\|Q  " "    0.467               0.000 DivisorClock:comb_8\|fft:div_512\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:comb_8\|fft:div_8\|Q  " "    0.467               0.000 DivisorClock:comb_8\|fft:div_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 DivisorClock:comb_8\|fft:div_256\|Q  " "    0.808               0.000 DivisorClock:comb_8\|fft:div_256\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 DivisorClock:comb_8\|fft:div_65536\|Q  " "    0.817               0.000 DivisorClock:comb_8\|fft:div_65536\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 DivisorClock:comb_8\|fft:div_16\|Q  " "    0.818               0.000 DivisorClock:comb_8\|fft:div_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 DivisorClock:comb_8\|fft:div_1048576\|Q  " "    0.825               0.000 DivisorClock:comb_8\|fft:div_1048576\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 DivisorClock:comb_8\|fft:div_4096\|Q  " "    0.825               0.000 DivisorClock:comb_8\|fft:div_4096\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 DivisorClock:comb_8\|fft:div_4\|Q  " "    0.825               0.000 DivisorClock:comb_8\|fft:div_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.086               0.000 DivisorClock:comb_8\|fft:div_16384\|Q  " "    1.086               0.000 DivisorClock:comb_8\|fft:div_16384\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.170               0.000 DivisorClock:comb_8\|fft:div_1024\|Q  " "    1.170               0.000 DivisorClock:comb_8\|fft:div_1024\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224               0.000 DivisorClock:comb_8\|fft:div_64\|Q  " "    1.224               0.000 DivisorClock:comb_8\|fft:div_64\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.344               0.000 DivisorClock:comb_8\|fft:div_262144\|Q  " "    1.344               0.000 DivisorClock:comb_8\|fft:div_262144\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721412641507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.841 " "Worst-case hold slack is -1.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.841              -4.137 DivisorClock:comb_8\|fft:div_4194304\|Q  " "   -1.841              -4.137 DivisorClock:comb_8\|fft:div_4194304\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807              -1.807 Clk  " "   -1.807              -1.807 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398              -1.398 DivisorClock:comb_8\|fft:div_262144\|Q  " "   -1.398              -1.398 DivisorClock:comb_8\|fft:div_262144\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.278              -1.278 DivisorClock:comb_8\|fft:div_64\|Q  " "   -1.278              -1.278 DivisorClock:comb_8\|fft:div_64\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.224              -1.224 DivisorClock:comb_8\|fft:div_1024\|Q  " "   -1.224              -1.224 DivisorClock:comb_8\|fft:div_1024\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.140              -1.140 DivisorClock:comb_8\|fft:div_16384\|Q  " "   -1.140              -1.140 DivisorClock:comb_8\|fft:div_16384\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 DivisorClock:comb_8\|fft:div_1048576\|Q  " "   -0.879              -0.879 DivisorClock:comb_8\|fft:div_1048576\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 DivisorClock:comb_8\|fft:div_4096\|Q  " "   -0.879              -0.879 DivisorClock:comb_8\|fft:div_4096\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 DivisorClock:comb_8\|fft:div_4\|Q  " "   -0.879              -0.879 DivisorClock:comb_8\|fft:div_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872              -0.872 DivisorClock:comb_8\|fft:div_16\|Q  " "   -0.872              -0.872 DivisorClock:comb_8\|fft:div_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.871              -0.871 DivisorClock:comb_8\|fft:div_65536\|Q  " "   -0.871              -0.871 DivisorClock:comb_8\|fft:div_65536\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 DivisorClock:comb_8\|fft:div_256\|Q  " "   -0.862              -0.862 DivisorClock:comb_8\|fft:div_256\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:comb_8\|fft:div_2097152\|Q  " "   -0.521              -0.521 DivisorClock:comb_8\|fft:div_2097152\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:comb_8\|fft:div_32\|Q  " "   -0.521              -0.521 DivisorClock:comb_8\|fft:div_32\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:comb_8\|fft:div_512\|Q  " "   -0.521              -0.521 DivisorClock:comb_8\|fft:div_512\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:comb_8\|fft:div_8\|Q  " "   -0.521              -0.521 DivisorClock:comb_8\|fft:div_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorClock:comb_8\|fft:div_128\|Q  " "   -0.520              -0.520 DivisorClock:comb_8\|fft:div_128\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorClock:comb_8\|fft:div_2048\|Q  " "   -0.520              -0.520 DivisorClock:comb_8\|fft:div_2048\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorClock:comb_8\|fft:div_2\|Q  " "   -0.520              -0.520 DivisorClock:comb_8\|fft:div_2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorClock:comb_8\|fft:div_32768\|Q  " "   -0.520              -0.520 DivisorClock:comb_8\|fft:div_32768\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorClock:comb_8\|fft:div_524288\|Q  " "   -0.520              -0.520 DivisorClock:comb_8\|fft:div_524288\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 DivisorClock:comb_8\|fft:div_131072\|Q  " "   -0.511              -0.511 DivisorClock:comb_8\|fft:div_131072\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263              -0.263 DivisorClock:comb_8\|fft:div_8192\|Q  " "   -0.263              -0.263 DivisorClock:comb_8\|fft:div_8192\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.740               0.000 cont_mod16:comb_9\|fft:comb_24\|Q  " "    1.740               0.000 cont_mod16:comb_9\|fft:comb_24\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721412641509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721412641510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721412641510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 Clk  " "   -2.289              -2.289 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_1024\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_1024\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_1048576\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_1048576\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_128\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_128\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_131072\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_131072\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_16384\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_16384\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_16\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_2048\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_2048\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_2097152\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_2097152\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_256\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_256\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_262144\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_262144\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_2\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_32768\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_32768\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_32\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_32\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_4096\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_4096\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_4194304\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_4194304\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_4\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_512\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_512\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_524288\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_524288\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_64\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_64\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_65536\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_65536\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_8192\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_8192\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_8\|fft:div_8\|Q  " "    0.234               0.000 DivisorClock:comb_8\|fft:div_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cont_mod16:comb_9\|fft:comb_24\|Q  " "    0.234               0.000 cont_mod16:comb_9\|fft:comb_24\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721412641511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721412641511 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1721412641557 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721412641562 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721412641563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721412641576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 15:10:41 2024 " "Processing ended: Fri Jul 19 15:10:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721412641576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721412641576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721412641576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721412641576 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1721412642261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721412642261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 15:10:42 2024 " "Processing started: Fri Jul 19 15:10:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721412642261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721412642261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721412642261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1721412642414 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pbl3.vo /home/aluno/Downloads/RegaAutomaticav3/simulation/modelsim/ simulation " "Generated file pbl3.vo in folder \"/home/aluno/Downloads/RegaAutomaticav3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1721412642445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "577 " "Peak virtual memory: 577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721412642452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 15:10:42 2024 " "Processing ended: Fri Jul 19 15:10:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721412642452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721412642452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721412642452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721412642452 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus Prime Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721412643066 ""}
