digraph "CFG for '_Z35updateLagrangeMultiplierKernel4ADMMPfS_S_S_fjjj' function" {
	label="CFG for '_Z35updateLagrangeMultiplierKernel4ADMMPfS_S_S_fjjj' function";

	Node0x49a8a20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !5, !invariant.load !6\l  %15 = zext i16 %14 to i32\l  %16 = mul i32 %11, %15\l  %17 = add i32 %16, %9\l  %18 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %19 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %20 = getelementptr i8, i8 addrspace(4)* %10, i64 6\l  %21 = bitcast i8 addrspace(4)* %20 to i16 addrspace(4)*\l  %22 = load i16, i16 addrspace(4)* %21, align 2, !range !5, !invariant.load !6\l  %23 = zext i16 %22 to i32\l  %24 = mul i32 %19, %23\l  %25 = add i32 %24, %18\l  %26 = tail call i32 @llvm.amdgcn.workitem.id.z(), !range !4\l  %27 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %28 = getelementptr i8, i8 addrspace(4)* %10, i64 8\l  %29 = bitcast i8 addrspace(4)* %28 to i16 addrspace(4)*\l  %30 = load i16, i16 addrspace(4)* %29, align 4, !range !5, !invariant.load !6\l  %31 = zext i16 %30 to i32\l  %32 = mul i32 %27, %31\l  %33 = add i32 %32, %26\l  %34 = icmp ult i32 %17, %5\l  %35 = icmp ult i32 %25, %6\l  %36 = select i1 %34, i1 %35, i1 false\l  %37 = icmp ult i32 %33, %7\l  %38 = select i1 %36, i1 %37, i1 false\l  br i1 %38, label %39, label %55\l|{<s0>T|<s1>F}}"];
	Node0x49a8a20:s0 -> Node0x49aa860;
	Node0x49a8a20:s1 -> Node0x49acf20;
	Node0x49aa860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%39:\l39:                                               \l  %40 = mul i32 %33, %6\l  %41 = add i32 %40, %25\l  %42 = mul i32 %41, %5\l  %43 = add i32 %42, %17\l  %44 = zext i32 %43 to i64\l  %45 = getelementptr inbounds float, float addrspace(1)* %0, i64 %44\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %47 = getelementptr inbounds float, float addrspace(1)* %1, i64 %44\l  %48 = load float, float addrspace(1)* %47, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %49 = fsub contract float %46, %48\l  %50 = getelementptr inbounds float, float addrspace(1)* %3, i64 %44\l  store float %49, float addrspace(1)* %50, align 4, !tbaa !7\l  %51 = getelementptr inbounds float, float addrspace(1)* %2, i64 %44\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !7\l  %53 = fmul contract float %49, %4\l  %54 = fadd contract float %52, %53\l  store float %54, float addrspace(1)* %51, align 4, !tbaa !7\l  br label %55\l}"];
	Node0x49aa860 -> Node0x49acf20;
	Node0x49acf20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%55:\l55:                                               \l  ret void\l}"];
}
