
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -195.70

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3447.82    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.66    1.36    1.80 ^ cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.80   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.25    2.25   library removal time
                                  2.25   data required time
-----------------------------------------------------------------------------
                                  2.25   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                 -0.46   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.19    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.55    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.23    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3447.82    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.66    1.36    1.80 ^ cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.80   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.34    1.86   library recovery time
                                  1.86   data required time
-----------------------------------------------------------------------------
                                  1.86   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.11    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[735]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.75    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   18.98    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.46    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   57.64    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   41.43    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   34.52    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   29.83    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.84    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   24.08    0.06    0.08    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   30.08    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.03    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    1.01    0.01    0.06    0.60 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.60 v _18356_/B (MUX2_X1)
     1    1.81    0.01    0.06    0.66 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.66 v _18357_/B (MUX2_X1)
     1    2.59    0.01    0.06    0.72 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.72 v _18358_/B1 (AOI21_X1)
     8   33.14    0.16    0.18    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.90    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    5.48    0.03    0.02    0.99 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.99 v _20583_/A (BUF_X1)
    10   19.86    0.02    0.06    1.05 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.05 v _20659_/A2 (NOR2_X1)
     1    3.12    0.03    0.04    1.09 ^ _20659_/ZN (NOR2_X1)
                                         _15015_ (net)
                  0.03    0.00    1.09 ^ _30198_/CI (FA_X1)
     1    1.70    0.01    0.09    1.19 v _30198_/S (FA_X1)
                                         _15017_ (net)
                  0.01    0.00    1.19 v _21174_/A (INV_X1)
     1    2.97    0.01    0.02    1.20 ^ _21174_/ZN (INV_X1)
                                         _15018_ (net)
                  0.01    0.00    1.20 ^ _30199_/CI (FA_X1)
     1    4.26    0.02    0.09    1.30 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.30 v _30202_/B (FA_X1)
     1    4.59    0.02    0.13    1.43 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.43 ^ _30207_/A (FA_X1)
     1    4.13    0.02    0.09    1.52 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.52 v _30211_/A (FA_X1)
     1    4.64    0.02    0.12    1.64 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.64 ^ _30212_/A (FA_X1)
     1    1.84    0.01    0.09    1.73 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.73 v _21502_/A (INV_X1)
     1    3.86    0.01    0.02    1.75 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.75 ^ _30538_/A (HA_X1)
     1    2.49    0.03    0.05    1.80 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.03    0.00    1.80 ^ _23588_/A (BUF_X1)
     5    8.67    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.75    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    3.66    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.11    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   12.44    0.04    0.06    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.70    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    3.49    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.49    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    4.16    0.03    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    6.16    0.02    0.05    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    5.20    0.02    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   14.08    0.09    0.11    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.43 ^ _25172_/A (BUF_X2)
    10   19.53    0.03    0.05    2.48 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.03    0.00    2.48 ^ _25228_/B2 (OAI21_X1)
     1    1.48    0.01    0.02    2.50 v _25228_/ZN (OAI21_X1)
                                         _01985_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[735]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[735]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3447.82    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.66    1.36    1.80 ^ cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.80   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.34    1.86   library recovery time
                                  1.86   data required time
-----------------------------------------------------------------------------
                                  1.86   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.11    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[735]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.75    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   18.98    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.46    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   57.64    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   41.43    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   34.52    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   29.83    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.84    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   24.08    0.06    0.08    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   30.08    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.03    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    1.01    0.01    0.06    0.60 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.60 v _18356_/B (MUX2_X1)
     1    1.81    0.01    0.06    0.66 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.66 v _18357_/B (MUX2_X1)
     1    2.59    0.01    0.06    0.72 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.72 v _18358_/B1 (AOI21_X1)
     8   33.14    0.16    0.18    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.90    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    5.48    0.03    0.02    0.99 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.99 v _20583_/A (BUF_X1)
    10   19.86    0.02    0.06    1.05 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.05 v _20659_/A2 (NOR2_X1)
     1    3.12    0.03    0.04    1.09 ^ _20659_/ZN (NOR2_X1)
                                         _15015_ (net)
                  0.03    0.00    1.09 ^ _30198_/CI (FA_X1)
     1    1.70    0.01    0.09    1.19 v _30198_/S (FA_X1)
                                         _15017_ (net)
                  0.01    0.00    1.19 v _21174_/A (INV_X1)
     1    2.97    0.01    0.02    1.20 ^ _21174_/ZN (INV_X1)
                                         _15018_ (net)
                  0.01    0.00    1.20 ^ _30199_/CI (FA_X1)
     1    4.26    0.02    0.09    1.30 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.30 v _30202_/B (FA_X1)
     1    4.59    0.02    0.13    1.43 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.43 ^ _30207_/A (FA_X1)
     1    4.13    0.02    0.09    1.52 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.52 v _30211_/A (FA_X1)
     1    4.64    0.02    0.12    1.64 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.64 ^ _30212_/A (FA_X1)
     1    1.84    0.01    0.09    1.73 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.73 v _21502_/A (INV_X1)
     1    3.86    0.01    0.02    1.75 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.75 ^ _30538_/A (HA_X1)
     1    2.49    0.03    0.05    1.80 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.03    0.00    1.80 ^ _23588_/A (BUF_X1)
     5    8.67    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.75    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    3.66    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.11    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   12.44    0.04    0.06    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.70    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    3.49    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.49    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    4.16    0.03    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    6.16    0.02    0.05    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    5.20    0.02    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   14.08    0.09    0.11    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.43 ^ _25172_/A (BUF_X2)
    10   19.53    0.03    0.05    2.48 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.03    0.00    2.48 ^ _25228_/B2 (OAI21_X1)
     1    1.48    0.01    0.02    2.50 v _25228_/ZN (OAI21_X1)
                                         _01985_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[735]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[735]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20328_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_17048_/Z                               0.20    0.22   -0.02 (VIOLATED)
_20440_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   45.73  -20.40 (VIOLATED)
_22344_/ZN                             23.23   37.52  -14.29 (VIOLATED)
_20328_/ZN                             16.02   29.85  -13.83 (VIOLATED)
_22176_/ZN                             23.23   36.34  -13.11 (VIOLATED)
_27512_/ZN                             23.23   35.74  -12.51 (VIOLATED)
_24776_/ZN                             16.02   27.79  -11.77 (VIOLATED)
_22089_/ZN                             23.23   34.95  -11.72 (VIOLATED)
_22217_/ZN                             23.23   34.34  -11.11 (VIOLATED)
_27504_/ZN                             23.23   33.05   -9.82 (VIOLATED)
_22284_/ZN                             23.23   32.59   -9.36 (VIOLATED)
_20440_/ZN                             10.47   19.62   -9.15 (VIOLATED)
_22133_/ZN                             23.23   32.22   -8.99 (VIOLATED)
_18303_/ZN                             25.33   33.87   -8.54 (VIOLATED)
_27522_/ZN                             23.23   31.73   -8.50 (VIOLATED)
_19370_/ZN                             26.02   34.17   -8.15 (VIOLATED)
_22911_/ZN                             10.47   18.43   -7.96 (VIOLATED)
_18225_/ZN                             26.02   33.89   -7.88 (VIOLATED)
_18358_/ZN                             25.33   33.14   -7.81 (VIOLATED)
_22073_/ZN                             23.23   30.67   -7.44 (VIOLATED)
_25831_/ZN                             10.47   17.64   -7.16 (VIOLATED)
_20147_/ZN                             10.47   17.32   -6.85 (VIOLATED)
_22052_/ZN                             23.23   29.99   -6.75 (VIOLATED)
_18471_/ZN                             25.33   31.81   -6.48 (VIOLATED)
_20890_/ZN                             16.02   22.42   -6.40 (VIOLATED)
_19863_/ZN                             25.33   31.45   -6.12 (VIOLATED)
_18429_/ZN                             26.02   31.98   -5.96 (VIOLATED)
_19183_/ZN                             26.70   32.19   -5.48 (VIOLATED)
_19553_/ZN                             26.02   31.32   -5.30 (VIOLATED)
_19924_/ZN                             25.33   30.52   -5.19 (VIOLATED)
_18977_/ZN                             26.02   31.16   -5.14 (VIOLATED)
_23322_/ZN                             10.47   15.03   -4.56 (VIOLATED)
_19731_/ZN                             26.02   29.87   -3.86 (VIOLATED)
_20319_/Z                              25.33   29.13   -3.80 (VIOLATED)
_18603_/ZN                             26.02   29.61   -3.59 (VIOLATED)
_19781_/ZN                             25.33   28.92   -3.59 (VIOLATED)
_23513_/ZN                             13.81   17.21   -3.40 (VIOLATED)
_20352_/ZN                             16.02   19.33   -3.31 (VIOLATED)
_22301_/ZN                             10.47   13.73   -3.26 (VIOLATED)
_19421_/ZN                             25.33   28.57   -3.24 (VIOLATED)
_19965_/ZN                             25.33   28.48   -3.15 (VIOLATED)
_18215_/ZN                             26.02   28.97   -2.95 (VIOLATED)
_19681_/ZN                             25.33   28.14   -2.81 (VIOLATED)
_23367_/ZN                             16.02   18.00   -1.98 (VIOLATED)
_17229_/ZN                             16.02   17.98   -1.95 (VIOLATED)
_22360_/ZN                             10.47   12.19   -1.72 (VIOLATED)
_20318_/Z                              25.33   26.93   -1.60 (VIOLATED)
_22363_/ZN                             26.05   27.63   -1.58 (VIOLATED)
_18028_/ZN                             26.02   27.52   -1.50 (VIOLATED)
_22868_/ZN                             10.47   11.75   -1.28 (VIOLATED)
_21836_/ZN                             10.47   11.72   -1.25 (VIOLATED)
_27740_/ZN                             10.47   11.65   -1.18 (VIOLATED)
_17917_/ZN                             25.33   26.43   -1.10 (VIOLATED)
_18615_/ZN                             28.99   30.06   -1.07 (VIOLATED)
_17534_/ZN                             13.81   14.88   -1.07 (VIOLATED)
_18417_/ZN                             26.02   26.77   -0.76 (VIOLATED)
_18055_/ZN                             28.99   29.51   -0.52 (VIOLATED)
_22831_/ZN                             10.47   10.93   -0.45 (VIOLATED)
_21844_/ZN                             10.47   10.67   -0.20 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.01870732754468918

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.0942

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-20.395896911621094

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.8052

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 58

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1094

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1436

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[735]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.02    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.03    0.20 ^ _16518_/Z (BUF_X32)
   0.02    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.09    0.39 ^ _18246_/Z (BUF_X1)
   0.10    0.49 ^ _18247_/Z (BUF_X1)
   0.06    0.55 v _18354_/Z (MUX2_X1)
   0.06    0.60 v _18355_/Z (MUX2_X1)
   0.06    0.66 v _18356_/Z (MUX2_X1)
   0.06    0.72 v _18357_/Z (MUX2_X1)
   0.18    0.90 ^ _18358_/ZN (AOI21_X1)
   0.06    0.97 ^ _20581_/ZN (AND2_X1)
   0.02    0.99 v _20582_/ZN (AOI21_X1)
   0.06    1.05 v _20583_/Z (BUF_X1)
   0.04    1.09 ^ _20659_/ZN (NOR2_X1)
   0.09    1.19 v _30198_/S (FA_X1)
   0.02    1.20 ^ _21174_/ZN (INV_X1)
   0.09    1.30 v _30199_/S (FA_X1)
   0.13    1.43 ^ _30202_/S (FA_X1)
   0.09    1.52 v _30207_/S (FA_X1)
   0.12    1.64 ^ _30211_/S (FA_X1)
   0.09    1.73 v _30212_/S (FA_X1)
   0.02    1.75 ^ _21502_/ZN (INV_X1)
   0.05    1.80 ^ _30538_/S (HA_X1)
   0.04    1.85 ^ _23588_/Z (BUF_X1)
   0.02    1.87 v _23632_/ZN (NAND3_X1)
   0.07    1.94 ^ _23633_/ZN (NOR3_X1)
   0.02    1.96 v _23682_/ZN (NOR2_X1)
   0.06    2.01 ^ _23683_/ZN (AOI21_X2)
   0.07    2.09 ^ _23908_/ZN (AND4_X1)
   0.01    2.10 v _23966_/ZN (NOR2_X1)
   0.08    2.18 ^ _23969_/ZN (AOI221_X2)
   0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.29 ^ _23971_/Z (MUX2_X1)
   0.03    2.31 v _23972_/ZN (AOI221_X2)
   0.11    2.42 ^ _23981_/ZN (NOR4_X2)
   0.05    2.48 ^ _25172_/Z (BUF_X2)
   0.02    2.50 v _25228_/ZN (OAI21_X1)
   0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[735]$_DFFE_PN0P_/D (DFFR_X1)
           2.50   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[735]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.50   data arrival time
---------------------------------------------------------
          -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4980

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3397

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.598879

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.44e-03   1.56e-04   1.28e-02  16.7%
Combinational          2.98e-02   3.35e-02   4.29e-04   6.37e-02  82.8%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.53e-02   5.85e-04   7.69e-02 100.0%
                          53.4%      45.9%       0.8%
