Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Dec 08 22:55:26 2016
| Host         : DESKTOP-CBA5RBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Fourier_Func_Gen_timing_summary_routed.rpt -rpx Fourier_Func_Gen_timing_summary_routed.rpx
| Design       : Fourier_Func_Gen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: DAC_Clk_Gen/Toggle_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Display_Clk_Gen/Toggle_reg/Q (HIGH)

 There are 583 register/latch pins with no clock driven by root clock pin: Initial_Theta_Clock_Gen/Toggle_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 761 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.574        0.000                      0                  349        0.092        0.000                      0                  349        4.500        0.000                       0                   257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.574        0.000                      0                  349        0.092        0.000                      0                  349        4.500        0.000                       0                   257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 Display_Clk_Gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 2.461ns (41.452%)  route 3.476ns (58.548%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.632     5.153    Display_Clk_Gen/CLK
    SLICE_X58Y14         FDRE                                         r  Display_Clk_Gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Display_Clk_Gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.662     6.271    Display_Clk_Gen/counter_reg[6]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.945 r  Display_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.945    Display_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.059 r  Display_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.059    Display_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  Display_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.173    Display_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  Display_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.287    Display_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  Display_Clk_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.401    Display_Clk_Gen/counter_reg[0]_i_18_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  Display_Clk_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.515    Display_Clk_Gen/counter_reg[0]_i_19_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.849 f  Display_Clk_Gen/counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.681    Display_Clk_Gen/counter_reg[0]_i_20_n_6
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.303     8.984 r  Display_Clk_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.806     9.790    Display_Clk_Gen/counter[0]_i_8_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.914 r  Display_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.176    11.090    Display_Clk_Gen/counter[0]_i_1_n_0
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.854    Display_Clk_Gen/CLK
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.429    14.664    Display_Clk_Gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 Display_Clk_Gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 2.461ns (41.452%)  route 3.476ns (58.548%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.632     5.153    Display_Clk_Gen/CLK
    SLICE_X58Y14         FDRE                                         r  Display_Clk_Gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Display_Clk_Gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.662     6.271    Display_Clk_Gen/counter_reg[6]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.945 r  Display_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.945    Display_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.059 r  Display_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.059    Display_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  Display_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.173    Display_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  Display_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.287    Display_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  Display_Clk_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.401    Display_Clk_Gen/counter_reg[0]_i_18_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  Display_Clk_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.515    Display_Clk_Gen/counter_reg[0]_i_19_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.849 f  Display_Clk_Gen/counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.681    Display_Clk_Gen/counter_reg[0]_i_20_n_6
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.303     8.984 r  Display_Clk_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.806     9.790    Display_Clk_Gen/counter[0]_i_8_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.914 r  Display_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.176    11.090    Display_Clk_Gen/counter[0]_i_1_n_0
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.854    Display_Clk_Gen/CLK
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.429    14.664    Display_Clk_Gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 Display_Clk_Gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 2.461ns (41.452%)  route 3.476ns (58.548%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.632     5.153    Display_Clk_Gen/CLK
    SLICE_X58Y14         FDRE                                         r  Display_Clk_Gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Display_Clk_Gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.662     6.271    Display_Clk_Gen/counter_reg[6]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.945 r  Display_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.945    Display_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.059 r  Display_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.059    Display_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  Display_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.173    Display_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  Display_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.287    Display_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  Display_Clk_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.401    Display_Clk_Gen/counter_reg[0]_i_18_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  Display_Clk_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.515    Display_Clk_Gen/counter_reg[0]_i_19_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.849 f  Display_Clk_Gen/counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.681    Display_Clk_Gen/counter_reg[0]_i_20_n_6
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.303     8.984 r  Display_Clk_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.806     9.790    Display_Clk_Gen/counter[0]_i_8_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.914 r  Display_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.176    11.090    Display_Clk_Gen/counter[0]_i_1_n_0
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.854    Display_Clk_Gen/CLK
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.429    14.664    Display_Clk_Gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 Display_Clk_Gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 2.461ns (41.452%)  route 3.476ns (58.548%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.632     5.153    Display_Clk_Gen/CLK
    SLICE_X58Y14         FDRE                                         r  Display_Clk_Gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Display_Clk_Gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.662     6.271    Display_Clk_Gen/counter_reg[6]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.945 r  Display_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.945    Display_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.059 r  Display_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.059    Display_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  Display_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.173    Display_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  Display_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.287    Display_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  Display_Clk_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.401    Display_Clk_Gen/counter_reg[0]_i_18_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  Display_Clk_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.515    Display_Clk_Gen/counter_reg[0]_i_19_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.849 f  Display_Clk_Gen/counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.681    Display_Clk_Gen/counter_reg[0]_i_20_n_6
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.303     8.984 r  Display_Clk_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.806     9.790    Display_Clk_Gen/counter[0]_i_8_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.914 r  Display_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.176    11.090    Display_Clk_Gen/counter[0]_i_1_n_0
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.854    Display_Clk_Gen/CLK
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.429    14.664    Display_Clk_Gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Display_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.481ns (42.410%)  route 3.369ns (57.590%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.632     5.153    Display_Clk_Gen/CLK
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Display_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.256    Display_Clk_Gen/counter_reg[0]
    SLICE_X59Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  Display_Clk_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.836    Display_Clk_Gen/counter_reg[0]_i_13_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  Display_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.950    Display_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  Display_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.064    Display_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  Display_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.178    Display_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  Display_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.292    Display_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  Display_Clk_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.406    Display_Clk_Gen/counter_reg[0]_i_18_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  Display_Clk_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.520    Display_Clk_Gen/counter_reg[0]_i_19_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.854 f  Display_Clk_Gen/counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.687    Display_Clk_Gen/counter_reg[0]_i_20_n_6
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.303     8.990 r  Display_Clk_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.806     9.795    Display_Clk_Gen/counter[0]_i_8_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.919 r  Display_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.084    11.003    Display_Clk_Gen/counter[0]_i_1_n_0
    SLICE_X58Y14         FDRE                                         r  Display_Clk_Gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.854    Display_Clk_Gen/CLK
    SLICE_X58Y14         FDRE                                         r  Display_Clk_Gen/counter_reg[4]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    Display_Clk_Gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Display_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.481ns (42.410%)  route 3.369ns (57.590%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.632     5.153    Display_Clk_Gen/CLK
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Display_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.256    Display_Clk_Gen/counter_reg[0]
    SLICE_X59Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  Display_Clk_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.836    Display_Clk_Gen/counter_reg[0]_i_13_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  Display_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.950    Display_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  Display_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.064    Display_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  Display_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.178    Display_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  Display_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.292    Display_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  Display_Clk_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.406    Display_Clk_Gen/counter_reg[0]_i_18_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  Display_Clk_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.520    Display_Clk_Gen/counter_reg[0]_i_19_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.854 f  Display_Clk_Gen/counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.687    Display_Clk_Gen/counter_reg[0]_i_20_n_6
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.303     8.990 r  Display_Clk_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.806     9.795    Display_Clk_Gen/counter[0]_i_8_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.919 r  Display_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.084    11.003    Display_Clk_Gen/counter[0]_i_1_n_0
    SLICE_X58Y14         FDRE                                         r  Display_Clk_Gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.854    Display_Clk_Gen/CLK
    SLICE_X58Y14         FDRE                                         r  Display_Clk_Gen/counter_reg[5]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    Display_Clk_Gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Display_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.481ns (42.410%)  route 3.369ns (57.590%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.632     5.153    Display_Clk_Gen/CLK
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Display_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.256    Display_Clk_Gen/counter_reg[0]
    SLICE_X59Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  Display_Clk_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.836    Display_Clk_Gen/counter_reg[0]_i_13_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  Display_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.950    Display_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  Display_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.064    Display_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  Display_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.178    Display_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  Display_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.292    Display_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  Display_Clk_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.406    Display_Clk_Gen/counter_reg[0]_i_18_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  Display_Clk_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.520    Display_Clk_Gen/counter_reg[0]_i_19_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.854 f  Display_Clk_Gen/counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.687    Display_Clk_Gen/counter_reg[0]_i_20_n_6
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.303     8.990 r  Display_Clk_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.806     9.795    Display_Clk_Gen/counter[0]_i_8_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.919 r  Display_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.084    11.003    Display_Clk_Gen/counter[0]_i_1_n_0
    SLICE_X58Y14         FDRE                                         r  Display_Clk_Gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.854    Display_Clk_Gen/CLK
    SLICE_X58Y14         FDRE                                         r  Display_Clk_Gen/counter_reg[6]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    Display_Clk_Gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Display_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.481ns (42.410%)  route 3.369ns (57.590%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.632     5.153    Display_Clk_Gen/CLK
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Display_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.256    Display_Clk_Gen/counter_reg[0]
    SLICE_X59Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  Display_Clk_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.836    Display_Clk_Gen/counter_reg[0]_i_13_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  Display_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.950    Display_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  Display_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.064    Display_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  Display_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.178    Display_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  Display_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.292    Display_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  Display_Clk_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.406    Display_Clk_Gen/counter_reg[0]_i_18_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  Display_Clk_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.520    Display_Clk_Gen/counter_reg[0]_i_19_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.854 f  Display_Clk_Gen/counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.687    Display_Clk_Gen/counter_reg[0]_i_20_n_6
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.303     8.990 r  Display_Clk_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.806     9.795    Display_Clk_Gen/counter[0]_i_8_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.919 r  Display_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.084    11.003    Display_Clk_Gen/counter[0]_i_1_n_0
    SLICE_X58Y14         FDRE                                         r  Display_Clk_Gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.854    Display_Clk_Gen/CLK
    SLICE_X58Y14         FDRE                                         r  Display_Clk_Gen/counter_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    Display_Clk_Gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Display_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 2.481ns (42.768%)  route 3.320ns (57.232%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.632     5.153    Display_Clk_Gen/CLK
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Display_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.256    Display_Clk_Gen/counter_reg[0]
    SLICE_X59Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  Display_Clk_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.836    Display_Clk_Gen/counter_reg[0]_i_13_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  Display_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.950    Display_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  Display_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.064    Display_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  Display_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.178    Display_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  Display_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.292    Display_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  Display_Clk_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.406    Display_Clk_Gen/counter_reg[0]_i_18_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  Display_Clk_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.520    Display_Clk_Gen/counter_reg[0]_i_19_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.854 f  Display_Clk_Gen/counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.687    Display_Clk_Gen/counter_reg[0]_i_20_n_6
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.303     8.990 r  Display_Clk_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.806     9.795    Display_Clk_Gen/counter[0]_i_8_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.919 r  Display_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.035    10.954    Display_Clk_Gen/counter[0]_i_1_n_0
    SLICE_X58Y15         FDRE                                         r  Display_Clk_Gen/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.512    14.853    Display_Clk_Gen/CLK
    SLICE_X58Y15         FDRE                                         r  Display_Clk_Gen/counter_reg[10]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y15         FDRE (Setup_fdre_C_R)       -0.429    14.663    Display_Clk_Gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Display_Clk_Gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 2.481ns (42.768%)  route 3.320ns (57.232%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.632     5.153    Display_Clk_Gen/CLK
    SLICE_X58Y13         FDRE                                         r  Display_Clk_Gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Display_Clk_Gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.256    Display_Clk_Gen/counter_reg[0]
    SLICE_X59Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.836 r  Display_Clk_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.836    Display_Clk_Gen/counter_reg[0]_i_13_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  Display_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.950    Display_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  Display_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.064    Display_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  Display_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.178    Display_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  Display_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.292    Display_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  Display_Clk_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.406    Display_Clk_Gen/counter_reg[0]_i_18_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  Display_Clk_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.520    Display_Clk_Gen/counter_reg[0]_i_19_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.854 f  Display_Clk_Gen/counter_reg[0]_i_20/O[1]
                         net (fo=1, routed)           0.832     8.687    Display_Clk_Gen/counter_reg[0]_i_20_n_6
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.303     8.990 r  Display_Clk_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.806     9.795    Display_Clk_Gen/counter[0]_i_8_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.919 r  Display_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.035    10.954    Display_Clk_Gen/counter[0]_i_1_n_0
    SLICE_X58Y15         FDRE                                         r  Display_Clk_Gen/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.512    14.853    Display_Clk_Gen/CLK
    SLICE_X58Y15         FDRE                                         r  Display_Clk_Gen/counter_reg[11]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y15         FDRE (Setup_fdre_C_R)       -0.429    14.663    Display_Clk_Gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  3.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Store_Amplitude/s_reg5_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/current_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.274ns (59.942%)  route 0.183ns (40.058%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.558     1.441    Store_Amplitude/CLK
    SLICE_X38Y33         FDCE                                         r  Store_Amplitude/s_reg5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  Store_Amplitude/s_reg5_reg[7]/Q
                         net (fo=5, routed)           0.183     1.788    Store_Amplitude/s_Reg5[7]
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.833 r  Store_Amplitude/current_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     1.833    Store_Amplitude/current_reg[7]_i_3_n_0
    SLICE_X35Y32         MUXF7 (Prop_muxf7_I1_O)      0.065     1.898 r  Store_Amplitude/current_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.898    Store_Amplitude/current_reg_reg[7]_i_1_n_0
    SLICE_X35Y32         FDRE                                         r  Store_Amplitude/current_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.823     1.950    Store_Amplitude/CLK
    SLICE_X35Y32         FDRE                                         r  Store_Amplitude/current_reg_reg[7]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.105     1.806    Store_Amplitude/current_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.564     1.447    Initial_Theta_Clock_Gen/CLK
    SLICE_X33Y49         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Initial_Theta_Clock_Gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    Initial_Theta_Clock_Gen/counter_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Initial_Theta_Clock_Gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    Initial_Theta_Clock_Gen/counter_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  Initial_Theta_Clock_Gen/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.922    Initial_Theta_Clock_Gen/counter_reg[28]_i_1__0_n_7
    SLICE_X33Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.830     1.958    Initial_Theta_Clock_Gen/CLK
    SLICE_X33Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Initial_Theta_Clock_Gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.564     1.447    Initial_Theta_Clock_Gen/CLK
    SLICE_X33Y49         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Initial_Theta_Clock_Gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    Initial_Theta_Clock_Gen/counter_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Initial_Theta_Clock_Gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    Initial_Theta_Clock_Gen/counter_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  Initial_Theta_Clock_Gen/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.933    Initial_Theta_Clock_Gen/counter_reg[28]_i_1__0_n_5
    SLICE_X33Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.830     1.958    Initial_Theta_Clock_Gen/CLK
    SLICE_X33Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Initial_Theta_Clock_Gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 DAC_Clk_Gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.564     1.447    DAC_Clk_Gen/CLK
    SLICE_X28Y49         FDRE                                         r  DAC_Clk_Gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DAC_Clk_Gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    DAC_Clk_Gen/counter_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  DAC_Clk_Gen/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    DAC_Clk_Gen/counter_reg[24]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  DAC_Clk_Gen/counter_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.935    DAC_Clk_Gen/counter_reg[28]_i_1__1_n_7
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.832     1.959    DAC_Clk_Gen/CLK
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    DAC_Clk_Gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 DAC_Clk_Gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.564     1.447    DAC_Clk_Gen/CLK
    SLICE_X28Y49         FDRE                                         r  DAC_Clk_Gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DAC_Clk_Gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    DAC_Clk_Gen/counter_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  DAC_Clk_Gen/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    DAC_Clk_Gen/counter_reg[24]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  DAC_Clk_Gen/counter_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.946    DAC_Clk_Gen/counter_reg[28]_i_1__1_n_5
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.832     1.959    DAC_Clk_Gen/CLK
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    DAC_Clk_Gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.564     1.447    Initial_Theta_Clock_Gen/CLK
    SLICE_X33Y49         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Initial_Theta_Clock_Gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    Initial_Theta_Clock_Gen/counter_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Initial_Theta_Clock_Gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    Initial_Theta_Clock_Gen/counter_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  Initial_Theta_Clock_Gen/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.958    Initial_Theta_Clock_Gen/counter_reg[28]_i_1__0_n_6
    SLICE_X33Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.830     1.958    Initial_Theta_Clock_Gen/CLK
    SLICE_X33Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Initial_Theta_Clock_Gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.564     1.447    Initial_Theta_Clock_Gen/CLK
    SLICE_X33Y49         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Initial_Theta_Clock_Gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    Initial_Theta_Clock_Gen/counter_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Initial_Theta_Clock_Gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    Initial_Theta_Clock_Gen/counter_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  Initial_Theta_Clock_Gen/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.958    Initial_Theta_Clock_Gen/counter_reg[28]_i_1__0_n_4
    SLICE_X33Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.830     1.958    Initial_Theta_Clock_Gen/CLK
    SLICE_X33Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Initial_Theta_Clock_Gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DAC_Clk_Gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.564     1.447    DAC_Clk_Gen/CLK
    SLICE_X28Y49         FDRE                                         r  DAC_Clk_Gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DAC_Clk_Gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    DAC_Clk_Gen/counter_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  DAC_Clk_Gen/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    DAC_Clk_Gen/counter_reg[24]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  DAC_Clk_Gen/counter_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.971    DAC_Clk_Gen/counter_reg[28]_i_1__1_n_6
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.832     1.959    DAC_Clk_Gen/CLK
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    DAC_Clk_Gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DAC_Clk_Gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.564     1.447    DAC_Clk_Gen/CLK
    SLICE_X28Y49         FDRE                                         r  DAC_Clk_Gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DAC_Clk_Gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    DAC_Clk_Gen/counter_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  DAC_Clk_Gen/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    DAC_Clk_Gen/counter_reg[24]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  DAC_Clk_Gen/counter_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.971    DAC_Clk_Gen/counter_reg[28]_i_1__1_n_4
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.832     1.959    DAC_Clk_Gen/CLK
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    DAC_Clk_Gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Store_Amplitude/L_Prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/L_Press_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.555     1.438    Store_Amplitude/CLK
    SLICE_X37Y19         FDRE                                         r  Store_Amplitude/L_Prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  Store_Amplitude/L_Prev_reg/Q
                         net (fo=1, routed)           0.097     1.676    Store_Amplitude/L_Prev
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.721 r  Store_Amplitude/L_Press_i_1/O
                         net (fo=1, routed)           0.000     1.721    Store_Amplitude/L_Press_i_1_n_0
    SLICE_X36Y19         FDRE                                         r  Store_Amplitude/L_Press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.822     1.949    Store_Amplitude/CLK
    SLICE_X36Y19         FDRE                                         r  Store_Amplitude/L_Press_reg/C
                         clock pessimism             -0.498     1.451    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.091     1.542    Store_Amplitude/L_Press_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   Display_Clk_Gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   Display_Clk_Gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   Display_Clk_Gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   Display_Clk_Gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   Display_Clk_Gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   Display_Clk_Gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   Display_Clk_Gen/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   Display_Clk_Gen/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   Display_Clk_Gen/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Display_Clk_Gen/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Display_Clk_Gen/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Display_Clk_Gen/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   Display_Clk_Gen/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   Display_Clk_Gen/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   Display_Clk_Gen/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   Display_Clk_Gen/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   Display_Clk_Gen/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   Initial_Theta_Clock_Gen/Toggle_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   Initial_Theta_Clock_Gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   Display_Clk_Gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   Display_Clk_Gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   Display_Clk_Gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   Display_Clk_Gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   Display_Clk_Gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   Display_Clk_Gen/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   Display_Clk_Gen/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   Display_Clk_Gen/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   Display_Clk_Gen/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   Display_Clk_Gen/counter_reg[17]/C



