{"Source Block": ["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@72:82@HdlStmAssign", "  output processing_resetn\n);\n\nreg [3:0] count = 'h00;\n\nassign overflow = dma_wr_overflow;\nassign processing_resetn = dma_wr_xfer_req;\n\nalways @(posedge clk) begin\n  if (processing_resetn == 1'b0) begin\n    count <= 'h0;\n"], "Clone Blocks": [["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@70:80", "  input [13:0] channel_enable,\n\n  output processing_resetn\n);\n\nreg [3:0] count = 'h00;\n\nassign overflow = dma_wr_overflow;\nassign processing_resetn = dma_wr_xfer_req;\n\nalways @(posedge clk) begin\n"], ["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@73:83", ");\n\nreg [3:0] count = 'h00;\n\nassign overflow = dma_wr_overflow;\nassign processing_resetn = dma_wr_xfer_req;\n\nalways @(posedge clk) begin\n  if (processing_resetn == 1'b0) begin\n    count <= 'h0;\n  end else begin\n"]], "Diff Content": {"Delete": [[77, "assign overflow = dma_wr_overflow;\n"]], "Add": []}}