Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Oct 21 12:57:19 2023
| Host         : CHINAMI-BNFJJKG running 64-bit major release  (build 9200)
| Command      : upgrade_project -migrate_output_products
| Project_Path : C:/Users/Administrator/Desktop/fpga工作资料/project_uart/project_uart.xpr
--------------------------------------------------------------------------------------------------------

Project Status Summary

1. Project IP Status
--------------------
This project contains 2 IP and 0 Block Designs.


1.1 Project IP Instances
+-----------+-------------------------+-------------------------------------+-------------------------------------+
| Instance  | Status                  | Reason                              | Recommendation                      |
| Name      |                         |                                     |                                     |
+-----------+-------------------------+-------------------------------------+-------------------------------------+
| PLL       | Will be Migrated.       |                                     |                                     |
+-----------+-------------------------+-------------------------------------+-------------------------------------+
| UART_FIFO | Will be Migrated.       |                                     |                                     |
+-----------+-------------------------+-------------------------------------+-------------------------------------+



