{
  "totalCount" : 5505,
  "totalCountFiltered" : 5505,
  "duration" : 2091,
  "indexDuration" : 1605,
  "requestDuration" : 1883,
  "searchUid" : "3f2f7875-d52b-4383-a0a7-7ba81d243832",
  "pipeline" : "Docs_Hub-mirror-1668687627",
  "apiVersion" : 2,
  "splitTestRun" : "Docs_Hub-mirror-1668687627",
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-x4ugxumxceanakktcv4ydokctq",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTIteDR1Z3h1bXhjZWFuYWtrdGN2NHlkb2tjdHE=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "ARM926EJ-S Development Chip Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e264188295d1e18d37d3f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "excerpt" : "However, there is no guarantee that interference will not occur in a particular ... Note ... All rights reserved. iii ... iv ... Copyright © 2004, 2006 ARM Limited. ... About this document",
    "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright © 2004, 2006 ARM Limited. All rights reserved. ARM DDI 0287B ii ARM926EJ-S Development Chip Reference Manual Copyright © 2004, 2006 ARM Limited.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM926EJ-S Development Chip Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
      "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
        "document_number" : "ddi0287",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490542",
        "sysurihash" : "4FG1euUbWiuWhY83",
        "urihash" : "4FG1euUbWiuWhY83",
        "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180626487000,
        "topparentid" : 3490542,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374206000,
        "sysconcepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715822000,
        "permanentid" : "5f6a5ca92117d20709cdbdaa44f26bd3cdb479061ede7c01383d9eb58382",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263e88295d1e18d37acb",
        "transactionid" : 861224,
        "title" : "ARM926EJ-S Development Chip Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0287:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715822121007234,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3044,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715742500,
        "syssize" : 3044,
        "sysdate" : 1648715822000,
        "haslayout" : "1",
        "topparent" : "3490542",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490542,
        "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
        "wordcount" : 235,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0287/b/?lang=en",
        "modified" : 1638978300000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715822121007234,
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM926EJ-S Development Chip Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
      "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "ARM926EJ-S Development Chip Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
      "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
        "document_number" : "ddi0287",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490542",
        "sysurihash" : "4FG1euUbWiuWhY83",
        "urihash" : "4FG1euUbWiuWhY83",
        "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180626487000,
        "topparentid" : 3490542,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374206000,
        "sysconcepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715822000,
        "permanentid" : "5f6a5ca92117d20709cdbdaa44f26bd3cdb479061ede7c01383d9eb58382",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263e88295d1e18d37acb",
        "transactionid" : 861224,
        "title" : "ARM926EJ-S Development Chip Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0287:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715822121007234,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3044,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715742500,
        "syssize" : 3044,
        "sysdate" : 1648715822000,
        "haslayout" : "1",
        "topparent" : "3490542",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490542,
        "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
        "wordcount" : 235,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0287/b/?lang=en",
        "modified" : 1638978300000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715822121007234,
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM926EJ-S Development Chip Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
      "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    }, {
      "title" : "Full-compliance mode",
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "excerpt" : "Full-compliance mode When the VFP9-S coprocessor is in Full-compliance mode, all operations that cannot ... The operations requiring support code are: Any CDP operation involving a subnormal ...",
      "firstSentences" : "Full-compliance mode When the VFP9-S coprocessor is in Full-compliance mode, all operations that cannot be processed according to the IEEE 754 standard use support code for assistance. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Development Chip Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
          "document_number" : "ddi0287",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490542",
          "sysurihash" : "4FG1euUbWiuWhY83",
          "urihash" : "4FG1euUbWiuWhY83",
          "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en",
          "systransactionid" : 861224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180626487000,
          "topparentid" : 3490542,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374206000,
          "sysconcepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715822000,
          "permanentid" : "5f6a5ca92117d20709cdbdaa44f26bd3cdb479061ede7c01383d9eb58382",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263e88295d1e18d37acb",
          "transactionid" : 861224,
          "title" : "ARM926EJ-S Development Chip Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715822000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0287:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715822121007234,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3044,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715742500,
          "syssize" : 3044,
          "sysdate" : 1648715822000,
          "haslayout" : "1",
          "topparent" : "3490542",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490542,
          "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
          "wordcount" : 235,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715822000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0287/b/?lang=en",
          "modified" : 1638978300000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715822121007234,
          "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Development Chip Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Full-compliance mode ",
        "document_number" : "ddi0287",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490542",
        "sysurihash" : "yIe9XFñn6HZXvALñ",
        "urihash" : "yIe9XFñn6HZXvALñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180626487000,
        "topparentid" : 3490542,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374206000,
        "sysconcepts" : "Flush-to-Zero mode ; support code ; trap handler ; register ; determines ; float-to-integer conversion ; underflow condition ; subnormal input",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3490542,
        "parentitem" : "5e8e263e88295d1e18d37acb",
        "concepts" : "Flush-to-Zero mode ; support code ; trap handler ; register ; determines ; float-to-integer conversion ; underflow condition ; subnormal input",
        "documenttype" : "html",
        "isattachment" : "3490542",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715822000,
        "permanentid" : "432f0a46c9b52b012fec90373478af3255d8d9048a67f62552ed33929a17",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e264088295d1e18d37c83",
        "transactionid" : 861224,
        "title" : "Full-compliance mode ",
        "products" : [ "Arm9" ],
        "date" : 1648715822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0287:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715822117375004,
        "sysisattachment" : "3490542",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490542,
        "size" : 1667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715742451,
        "syssize" : 1667,
        "sysdate" : 1648715822000,
        "haslayout" : "1",
        "topparent" : "3490542",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490542,
        "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
        "modified" : 1638978300000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715822117375004,
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
        "syscollection" : "default"
      },
      "Title" : "Full-compliance mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "Excerpt" : "Full-compliance mode When the VFP9-S coprocessor is in Full-compliance mode, all operations that cannot ... The operations requiring support code are: Any CDP operation involving a subnormal ...",
      "FirstSentences" : "Full-compliance mode When the VFP9-S coprocessor is in Full-compliance mode, all operations that cannot be processed according to the IEEE 754 standard use support code for assistance. The ..."
    }, {
      "title" : "Synchronous Serial Port (SSP)",
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "excerpt" : "Chapter 14. Synchronous Serial Port (SSP) This chapter describes the SSP in the ARM926PXP development ... It contains the following sections: About the ARM PrimeCell SSP (PL022) Functional ...",
      "firstSentences" : "Chapter 14. Synchronous Serial Port (SSP) This chapter describes the SSP in the ARM926PXP development chip. It contains the following sections: About the ARM PrimeCell SSP (PL022) Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Development Chip Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
          "document_number" : "ddi0287",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490542",
          "sysurihash" : "4FG1euUbWiuWhY83",
          "urihash" : "4FG1euUbWiuWhY83",
          "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en",
          "systransactionid" : 861224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180626487000,
          "topparentid" : 3490542,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374206000,
          "sysconcepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715822000,
          "permanentid" : "5f6a5ca92117d20709cdbdaa44f26bd3cdb479061ede7c01383d9eb58382",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263e88295d1e18d37acb",
          "transactionid" : 861224,
          "title" : "ARM926EJ-S Development Chip Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715822000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0287:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715822121007234,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3044,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715742500,
          "syssize" : 3044,
          "sysdate" : 1648715822000,
          "haslayout" : "1",
          "topparent" : "3490542",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490542,
          "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
          "wordcount" : 235,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715822000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0287/b/?lang=en",
          "modified" : 1638978300000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715822121007234,
          "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Development Chip Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronous Serial Port (SSP) ",
        "document_number" : "ddi0287",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490542",
        "sysurihash" : "quTX5No10OmJ2EGp",
        "urihash" : "quTX5No10OmJ2EGp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180626487000,
        "topparentid" : 3490542,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374206000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3490542,
        "parentitem" : "5e8e263e88295d1e18d37acb",
        "documenttype" : "html",
        "isattachment" : "3490542",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715822000,
        "permanentid" : "8cd085b729fab898e0fa929f156d21277870ceaf9b75cb8cf24a8429faba",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e264088295d1e18d37c41",
        "transactionid" : 861224,
        "title" : "Synchronous Serial Port (SSP) ",
        "products" : [ "Arm9" ],
        "date" : 1648715822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0287:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715822112929172,
        "sysisattachment" : "3490542",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490542,
        "size" : 258,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715742402,
        "syssize" : 258,
        "sysdate" : 1648715822000,
        "haslayout" : "1",
        "topparent" : "3490542",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490542,
        "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
        "modified" : 1638978300000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715822112929172,
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
        "syscollection" : "default"
      },
      "Title" : "Synchronous Serial Port (SSP)",
      "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "Excerpt" : "Chapter 14. Synchronous Serial Port (SSP) This chapter describes the SSP in the ARM926PXP development ... It contains the following sections: About the ARM PrimeCell SSP (PL022) Functional ...",
      "FirstSentences" : "Chapter 14. Synchronous Serial Port (SSP) This chapter describes the SSP in the ARM926PXP development chip. It contains the following sections: About the ARM PrimeCell SSP (PL022) Functional ..."
    } ],
    "totalNumberOfChildResults" : 218,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
      "document_number" : "ddi0287",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490542",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "V35ðJswYIlwRPqeG",
      "urihash" : "V35ðJswYIlwRPqeG",
      "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
      "systransactionid" : 861224,
      "copyright" : "Copyright © 2004, 2006 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1180626487000,
      "topparentid" : 3490542,
      "numberofpages" : 332,
      "sysconcepts" : "development chip ; configurations ; controller ; peripherals ; signals ; counters ; registers ; system controller ; ARM926EJ ; frequencies ; bursts ; AHB ; memory ; applications ; wait states ; track DBGACK",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3490542,
      "parentitem" : "5e8e263e88295d1e18d37acb",
      "concepts" : "development chip ; configurations ; controller ; peripherals ; signals ; counters ; registers ; system controller ; ARM926EJ ; frequencies ; bursts ; AHB ; memory ; applications ; wait states ; track DBGACK",
      "documenttype" : "pdf",
      "isattachment" : "3490542",
      "sysindexeddate" : 1648715825000,
      "permanentid" : "2e655df91b34be97cce569c37f59e13609d0f57691c4475b30eeca11c862",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e264188295d1e18d37d3f",
      "transactionid" : 861224,
      "title" : "ARM926EJ-S Development Chip Reference Manual ",
      "date" : 1648715825000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0287:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715825365116053,
      "sysisattachment" : "3490542",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490542,
      "size" : 2396988,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e264188295d1e18d37d3f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715745586,
      "syssize" : 2396988,
      "sysdate" : 1648715825000,
      "topparent" : "3490542",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3490542,
      "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
      "wordcount" : 4645,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715825000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e264188295d1e18d37d3f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715825365116053,
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM926EJ-S Development Chip Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e264188295d1e18d37d3f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "Excerpt" : "However, there is no guarantee that interference will not occur in a particular ... Note ... All rights reserved. iii ... iv ... Copyright © 2004, 2006 ARM Limited. ... About this document",
    "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright © 2004, 2006 ARM Limited. All rights reserved. ARM DDI 0287B ii ARM926EJ-S Development Chip Reference Manual Copyright © 2004, 2006 ARM Limited."
  }, {
    "title" : "External clocks",
    "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "clickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "excerpt" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 ... Between the CoreTile Express A5x2 daughterboard and the optional FPGA daughterboard ...",
    "firstSentences" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 daughterboard and the motherboard. Between the CoreTile Express A5x2 daughterboard and the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreTile Express A5x2 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
      "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "pmt17Tftv6e0MdPq",
        "urihash" : "pmt17Tftv6e0MdPq",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "systransactionid" : 864252,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148488000,
        "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df199f",
        "transactionid" : 864252,
        "title" : "CoreTile Express A5x2 Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148487000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148487985344164,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3058,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 3058,
        "sysdate" : 1649148487000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 241,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148488000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148487985344164,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreTile Express A5x2 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
      "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Clocks",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "excerpt" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5",
      "firstSentences" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreTile Express A5x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
          "document_number" : "dui0541",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3634256",
          "sysurihash" : "pmt17Tftv6e0MdPq",
          "urihash" : "pmt17Tftv6e0MdPq",
          "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1365286575000,
          "topparentid" : 3634256,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588077407000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148488000,
          "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea8235f9931941038df199f",
          "transactionid" : 864252,
          "title" : "CoreTile Express A5x2 Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649148487000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0541:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148487985344164,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3058,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148293891,
          "syssize" : 3058,
          "sysdate" : 1649148487000,
          "haslayout" : "1",
          "topparent" : "3634256",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634256,
          "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
          "wordcount" : 241,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0541/c/?lang=en",
          "modified" : 1642160733000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148487985344164,
          "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreTile Express A5x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocks ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "arf24S21ZM3PNtUS",
        "urihash" : "arf24S21ZM3PNtUS",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "sysconcepts" : "daughterboard clocks ; subsections",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 3634256,
        "parentitem" : "5ea8235f9931941038df199f",
        "concepts" : "daughterboard clocks ; subsections",
        "documenttype" : "html",
        "isattachment" : "3634256",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148644000,
        "permanentid" : "e5c3b0968b83364aa78565de8235df34e1953789ef549b7433c12d6e3255",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df19be",
        "transactionid" : 864255,
        "title" : "Clocks ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148644000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148644593776354,
        "sysisattachment" : "3634256",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3634256,
        "size" : 177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 177,
        "sysdate" : 1649148644000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148644000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/hardware-description/clocks?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148644593776354,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
        "syscollection" : "default"
      },
      "Title" : "Clocks",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "Excerpt" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5",
      "FirstSentences" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5"
    }, {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard ... It contains the following sections: Overview of the CoreTile Express A5x2 ...",
      "firstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard. It contains the following sections: Overview of the CoreTile Express A5x2 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreTile Express A5x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
          "document_number" : "dui0541",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3634256",
          "sysurihash" : "pmt17Tftv6e0MdPq",
          "urihash" : "pmt17Tftv6e0MdPq",
          "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1365286575000,
          "topparentid" : 3634256,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588077407000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148488000,
          "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea8235f9931941038df199f",
          "transactionid" : 864252,
          "title" : "CoreTile Express A5x2 Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649148487000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0541:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148487985344164,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3058,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148293891,
          "syssize" : 3058,
          "sysdate" : 1649148487000,
          "haslayout" : "1",
          "topparent" : "3634256",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634256,
          "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
          "wordcount" : 241,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0541/c/?lang=en",
          "modified" : 1642160733000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148487985344164,
          "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreTile Express A5x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "XaGeBhpAgNP2QXf4",
        "urihash" : "XaGeBhpAgNP2QXf4",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 3634256,
        "parentitem" : "5ea8235f9931941038df199f",
        "documenttype" : "html",
        "isattachment" : "3634256",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148595000,
        "permanentid" : "bce3a1659509e3ea91904f7c6a8eeeb4ae59eff427b4b80c2a90515e009f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df19b0",
        "transactionid" : 864255,
        "title" : "Hardware Description ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148595000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148595410665432,
        "sysisattachment" : "3634256",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3634256,
        "size" : 435,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 435,
        "sysdate" : 1649148595000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148595000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/hardware-description?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148595410665432,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "Excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard ... It contains the following sections: Overview of the CoreTile Express A5x2 ...",
      "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard. It contains the following sections: Overview of the CoreTile Express A5x2 ..."
    }, {
      "title" : "AC characteristics",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "firstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 MPCore test chip. For more information on each interface that Table C.1 describes, see the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreTile Express A5x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
          "document_number" : "dui0541",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3634256",
          "sysurihash" : "pmt17Tftv6e0MdPq",
          "urihash" : "pmt17Tftv6e0MdPq",
          "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1365286575000,
          "topparentid" : 3634256,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588077407000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148488000,
          "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea8235f9931941038df199f",
          "transactionid" : 864252,
          "title" : "CoreTile Express A5x2 Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649148487000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0541:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148487985344164,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3058,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148293891,
          "syssize" : 3058,
          "sysdate" : 1649148487000,
          "haslayout" : "1",
          "topparent" : "3634256",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634256,
          "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
          "wordcount" : 241,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0541/c/?lang=en",
          "modified" : 1642160733000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148487985344164,
          "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreTile Express A5x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC characteristics ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "gOðbPBKZ79aOR7nn",
        "urihash" : "gOðbPBKZ79aOR7nn",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "sysconcepts" : "rising edge ; Output hold ; Input setup ; Cmin ; Cmax ; interface ; Symbol Minimum Maximum ; reference manual",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 3634256,
        "parentitem" : "5ea8235f9931941038df199f",
        "concepts" : "rising edge ; Output hold ; Input setup ; Cmin ; Cmax ; interface ; Symbol Minimum Maximum ; reference manual",
        "documenttype" : "html",
        "isattachment" : "3634256",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148595000,
        "permanentid" : "0cef894383d43708eb44699afea231f828eb51cfe3b69b3dba94998a95ca",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df19e6",
        "transactionid" : 864255,
        "title" : "AC characteristics ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148595000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148595376085780,
        "sysisattachment" : "3634256",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3634256,
        "size" : 1377,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 1377,
        "sysdate" : 1649148595000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148595000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148595376085780,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC characteristics",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "Excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "FirstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 MPCore test chip. For more information on each interface that Table C.1 describes, see the ..."
    } ],
    "totalNumberOfChildResults" : 73,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "External clocks ",
      "document_number" : "dui0541",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3634256",
      "sysurihash" : "hwñWzðztStpVu5mð",
      "urihash" : "hwñWzðztStpVu5mð",
      "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
      "systransactionid" : 864255,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1365286575000,
      "topparentid" : 3634256,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588077407000,
      "sysconcepts" : "motherboard ; clocks ; test chip ; FPGA daughterboard ; AXI ; Technical Reference Manual ; Frequency range ; CLKO",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 3634256,
      "parentitem" : "5ea8235f9931941038df199f",
      "concepts" : "motherboard ; clocks ; test chip ; FPGA daughterboard ; AXI ; Technical Reference Manual ; Frequency range ; CLKO",
      "documenttype" : "html",
      "isattachment" : "3634256",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148644000,
      "permanentid" : "cd6a3f43580bc02c3c4717701bb902f234c68cad1fcfa8c6fd8a39fefb28",
      "syslanguage" : [ "English" ],
      "itemid" : "5ea8235f9931941038df19c1",
      "transactionid" : 864255,
      "title" : "External clocks ",
      "products" : [ "Cortex-A5" ],
      "date" : 1649148644000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0541:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148644724677183,
      "sysisattachment" : "3634256",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3634256,
      "size" : 860,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148293891,
      "syssize" : 860,
      "sysdate" : 1649148644000,
      "haslayout" : "1",
      "topparent" : "3634256",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3634256,
      "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148644000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
      "modified" : 1642160733000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148644724677183,
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
      "syscollection" : "default"
    },
    "Title" : "External clocks",
    "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "Excerpt" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 ... Between the CoreTile Express A5x2 daughterboard and the optional FPGA daughterboard ...",
    "FirstSentences" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 daughterboard and the motherboard. Between the CoreTile Express A5x2 daughterboard and the ..."
  }, {
    "title" : "Addressing signals",
    "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "excerpt" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is ...",
    "firstSentences" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is followed ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 720T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
      "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM 720T Technical Reference Manual ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "oQK9POGRkRcDB4ej",
        "urihash" : "oQK9POGRkRcDB4ej",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "systransactionid" : 864252,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148482000,
        "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3a9f88295d1e18d3a6d3",
        "transactionid" : 864252,
        "title" : "ARM 720T Technical Reference Manual ",
        "products" : [ "ARM720T" ],
        "date" : 1649148482000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148482180585201,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1798,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 1798,
        "sysdate" : 1649148482000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148482000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148482180585201,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 720T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
      "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Default bus master",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "excerpt" : "Default bus master Every system must be designed with a single default bus master, which is granted ... The default bus master is responsible for driving the following signals to ensure the ...",
      "firstSentences" : "Default bus master Every system must be designed with a single default bus master, which is granted when no other bus master is requesting the bus. The default bus master is responsible for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM 720T Technical Reference Manual ",
          "document_number" : "ddi0192",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507249",
          "sysurihash" : "oQK9POGRkRcDB4ej",
          "urihash" : "oQK9POGRkRcDB4ej",
          "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177355678000,
          "topparentid" : 3507249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148482000,
          "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3a9f88295d1e18d3a6d3",
          "transactionid" : 864252,
          "title" : "ARM 720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1649148482000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0192:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148482180585201,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148174207,
          "syssize" : 1798,
          "sysdate" : 1649148482000,
          "haslayout" : "1",
          "topparent" : "3507249",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507249,
          "content_description" : "This document is a technical reference manual for the ARM720T.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148482000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0192/a/?lang=en",
          "modified" : 1638975410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148482180585201,
          "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Default bus master ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "d9uLUf2HxcNjy4Cð",
        "urihash" : "d9uLUf2HxcNjy4Cð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "bus master ; ARM720T ; AREQ signal ; transfer BLOK ; BTRAN",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3507249,
        "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
        "concepts" : "bus master ; ARM720T ; AREQ signal ; transfer BLOK ; BTRAN",
        "documenttype" : "html",
        "isattachment" : "3507249",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148562000,
        "permanentid" : "16bd8961a5b2b73ecfd98acbca5c42d17c73102624bfc6a8e55d531b0832",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3aa188295d1e18d3a7c2",
        "transactionid" : 864254,
        "title" : "Default bus master ",
        "products" : [ "ARM720T" ],
        "date" : 1649148562000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148562232891801,
        "sysisattachment" : "3507249",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507249,
        "size" : 468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 468,
        "sysdate" : 1649148562000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148562000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/amba-interface/default-bus-master?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148562232891801,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
        "syscollection" : "default"
      },
      "Title" : "Default bus master",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "Excerpt" : "Default bus master Every system must be designed with a single default bus master, which is granted ... The default bus master is responsible for driving the following signals to ensure the ...",
      "FirstSentences" : "Default bus master Every system must be designed with a single default bus master, which is granted when no other bus master is requesting the bus. The default bus master is responsible for ..."
    }, {
      "title" : "ASB bus interface signals",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "excerpt" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: ... Memory request BTRAN[1:0]. Data sampled BD[31:0]. Slave response BERROR BWAIT BLAST.",
      "firstSentences" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: Addressing BA[31:0] BWRITE BSIZE[1:0] BLOK BPROT[1:0]. Memory request BTRAN[1:0]. Data sampled BD[31 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM 720T Technical Reference Manual ",
          "document_number" : "ddi0192",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507249",
          "sysurihash" : "oQK9POGRkRcDB4ej",
          "urihash" : "oQK9POGRkRcDB4ej",
          "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177355678000,
          "topparentid" : 3507249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148482000,
          "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3a9f88295d1e18d3a6d3",
          "transactionid" : 864252,
          "title" : "ARM 720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1649148482000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0192:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148482180585201,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148174207,
          "syssize" : 1798,
          "sysdate" : 1649148482000,
          "haslayout" : "1",
          "topparent" : "3507249",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507249,
          "content_description" : "This document is a technical reference manual for the ARM720T.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148482000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0192/a/?lang=en",
          "modified" : 1638975410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148482180585201,
          "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ASB bus interface signals ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "oJz1o0j0uñitSv6a",
        "urihash" : "oJz1o0j0uñitSv6a",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "ARM ; controls ; slave ; bus ; signals provided ; Data sampled ; DSEL ; ARM720T",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3507249,
        "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
        "concepts" : "ARM ; controls ; slave ; bus ; signals provided ; Data sampled ; DSEL ; ARM720T",
        "documenttype" : "html",
        "isattachment" : "3507249",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148561000,
        "permanentid" : "0ca24b9ffab2143be5e90617dc8d500504de0e005ba7a0afff0651b20358",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3aa088295d1e18d3a7ac",
        "transactionid" : 864254,
        "title" : "ASB bus interface signals ",
        "products" : [ "ARM720T" ],
        "date" : 1649148561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148561885280592,
        "sysisattachment" : "3507249",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507249,
        "size" : 522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 522,
        "sysdate" : 1649148561000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148561885280592,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "ASB bus interface signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "Excerpt" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: ... Memory request BTRAN[1:0]. Data sampled BD[31:0]. Slave response BERROR BWAIT BLAST.",
      "FirstSentences" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: Addressing BA[31:0] BWRITE BSIZE[1:0] BLOK BPROT[1:0]. Memory request BTRAN[1:0]. Data sampled BD[31 ..."
    }, {
      "title" : "Little-endian and big-endian operation",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "excerpt" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little- ... Load and store are the only instructions affected by the endianness.",
      "firstSentences" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little-endian format depending on the value of the bigend bit in the control register ( ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM 720T Technical Reference Manual ",
          "document_number" : "ddi0192",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507249",
          "sysurihash" : "oQK9POGRkRcDB4ej",
          "urihash" : "oQK9POGRkRcDB4ej",
          "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177355678000,
          "topparentid" : 3507249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148482000,
          "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3a9f88295d1e18d3a6d3",
          "transactionid" : 864252,
          "title" : "ARM 720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1649148482000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0192:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148482180585201,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148174207,
          "syssize" : 1798,
          "sysdate" : 1649148482000,
          "haslayout" : "1",
          "topparent" : "3507249",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507249,
          "content_description" : "This document is a technical reference manual for the ARM720T.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148482000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0192/a/?lang=en",
          "modified" : 1638975410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148482180585201,
          "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Little-endian and big-endian operation ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "EN6WZiyXggOL1Idc",
        "urihash" : "EN6WZiyXggOL1Idc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "instructions ; formats ; memory ; big-endian ; little-endian ; Architecture Reference Manual ; control register ; ARM720T treats",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3507249,
        "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
        "concepts" : "instructions ; formats ; memory ; big-endian ; little-endian ; Architecture Reference Manual ; control register ; ARM720T treats",
        "documenttype" : "html",
        "isattachment" : "3507249",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148561000,
        "permanentid" : "0a2e536a29acf17083e5830da42881085efff8b1253c2afc7cd1a9db758c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3aa088295d1e18d3a7b9",
        "transactionid" : 864254,
        "title" : "Little-endian and big-endian operation ",
        "products" : [ "ARM720T" ],
        "date" : 1649148561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148561724162126,
        "sysisattachment" : "3507249",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507249,
        "size" : 422,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 422,
        "sysdate" : 1649148561000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148561724162126,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
        "syscollection" : "default"
      },
      "Title" : "Little-endian and big-endian operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "Excerpt" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little- ... Load and store are the only instructions affected by the endianness.",
      "FirstSentences" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little-endian format depending on the value of the bigend bit in the control register ( ..."
    } ],
    "totalNumberOfChildResults" : 220,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Addressing signals ",
      "document_number" : "ddi0192",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3507249",
      "sysurihash" : "iaEBH8kjd8B7WTsx",
      "urihash" : "iaEBH8kjd8B7WTsx",
      "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
      "systransactionid" : 864254,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1177355678000,
      "topparentid" : 3507249,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586379423000,
      "sysconcepts" : "accesses ; addressing signals ; BSIZE ; cycles ; power consumption ; halfword ; bus",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
      "attachmentparentid" : 3507249,
      "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
      "concepts" : "accesses ; addressing signals ; BSIZE ; cycles ; power consumption ; halfword ; bus",
      "documenttype" : "html",
      "isattachment" : "3507249",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148562000,
      "permanentid" : "98e981ab8728de948386d28aa6766b2d7776c3020349f7568cda62e62e43",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3aa088295d1e18d3a7b1",
      "transactionid" : 864254,
      "title" : "Addressing signals ",
      "products" : [ "ARM720T" ],
      "date" : 1649148562000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0192:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148562270324401,
      "sysisattachment" : "3507249",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3507249,
      "size" : 994,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148174207,
      "syssize" : 994,
      "sysdate" : 1649148562000,
      "haslayout" : "1",
      "topparent" : "3507249",
      "label_version" : "3.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3507249,
      "content_description" : "This document is a technical reference manual for the ARM720T.",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148562000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0192/a/amba-interface/addressing-signals?lang=en",
      "modified" : 1638975410000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148562270324401,
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
      "syscollection" : "default"
    },
    "Title" : "Addressing signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "Excerpt" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is ...",
    "FirstSentences" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is followed ..."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "excerpt" : "Accept Q-channel requests when there is no incoming transfer. ... 1 1 0 Generate Error response for incoming transfers. ... AHB5 access control gate Functional description CoreLink SIE-200",
    "firstSentences" : "Functional description The AHB5 Access Control Gate (ACG) IP component can be placed on a clock or power domain boundary to pass or block AHB5 transfers whenever the receiving side of the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
      "firstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
        "document_number" : "ddi0571",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992561",
        "sysurihash" : "BS6yDDxYMVY0lgDC",
        "urihash" : "BS6yDDxYMVY0lgDC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1497728443000,
        "topparentid" : 4992561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586534671000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720093000,
        "permanentid" : "7f08a7a7278107b996856880a7a82e670b5d0bf8cfb3f20b0a277fbf037e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90990f8259fe2368e2b57e",
        "transactionid" : 861310,
        "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SIE-200" ],
        "date" : 1648720093000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0571:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720093441183440,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720088307,
        "syssize" : 4272,
        "sysdate" : 1648720093000,
        "haslayout" : "1",
        "topparent" : "4992561",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992561,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0571/g/?lang=en",
        "modified" : 1639141401000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720093441183440,
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
      "FirstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
      "firstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
        "document_number" : "ddi0571",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992561",
        "sysurihash" : "BS6yDDxYMVY0lgDC",
        "urihash" : "BS6yDDxYMVY0lgDC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1497728443000,
        "topparentid" : 4992561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586534671000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720093000,
        "permanentid" : "7f08a7a7278107b996856880a7a82e670b5d0bf8cfb3f20b0a277fbf037e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90990f8259fe2368e2b57e",
        "transactionid" : 861310,
        "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SIE-200" ],
        "date" : 1648720093000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0571:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720093441183440,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720088307,
        "syssize" : 4272,
        "sysdate" : 1648720093000,
        "haslayout" : "1",
        "topparent" : "4992561",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992561,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0571/g/?lang=en",
        "modified" : 1639141401000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720093441183440,
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
      "FirstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ..."
    }, {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "excerpt" : "Functional description The AHB5 to internal SRAM interface module enables on-chip synchronous RAM blocks to ... It performs read and write operations with zero wait states. ... Figure 2.15.",
      "firstSentences" : "Functional description The AHB5 to internal SRAM interface module enables on-chip synchronous RAM blocks to attach to an AHB5 interface. It performs read and write operations with zero wait states.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
        "firstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
          "document_number" : "ddi0571",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992561",
          "sysurihash" : "BS6yDDxYMVY0lgDC",
          "urihash" : "BS6yDDxYMVY0lgDC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1497728443000,
          "topparentid" : 4992561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586534671000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720093000,
          "permanentid" : "7f08a7a7278107b996856880a7a82e670b5d0bf8cfb3f20b0a277fbf037e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90990f8259fe2368e2b57e",
          "transactionid" : 861310,
          "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-200" ],
          "date" : 1648720093000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0571:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720093441183440,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4272,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720088307,
          "syssize" : 4272,
          "sysdate" : 1648720093000,
          "haslayout" : "1",
          "topparent" : "4992561",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992561,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0571/g/?lang=en",
          "modified" : 1639141401000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720093441183440,
          "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
        "FirstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "ddi0571",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992561",
        "sysurihash" : "5ibCYW0iooV7xRyM",
        "urihash" : "5ibCYW0iooV7xRyM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1497728443000,
        "topparentid" : 4992561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586534671000,
        "sysconcepts" : "wait states ; interface module ; formats ; invariant ; endianness parameter ; synchronous RAM ; memory ; idle ; Functional",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
        "attachmentparentid" : 4992561,
        "parentitem" : "5e90990f8259fe2368e2b57e",
        "concepts" : "wait states ; interface module ; formats ; invariant ; endianness parameter ; synchronous RAM ; memory ; idle ; Functional",
        "documenttype" : "html",
        "isattachment" : "4992561",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720093000,
        "permanentid" : "7821193bbc91e9d9304018969f00a62e9777e247e8351659b533bf002934",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9099108259fe2368e2b61a",
        "transactionid" : 861310,
        "title" : "Functional description ",
        "products" : [ "CoreLink SIE-200" ],
        "date" : 1648720093000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0571:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720093417536058,
        "sysisattachment" : "4992561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992561,
        "size" : 857,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720088216,
        "syssize" : 857,
        "sysdate" : 1648720093000,
        "haslayout" : "1",
        "topparent" : "4992561",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992561,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
        "wordcount" : 87,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
        "modified" : 1639141401000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720093417536058,
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "Excerpt" : "Functional description The AHB5 to internal SRAM interface module enables on-chip synchronous RAM blocks to ... It performs read and write operations with zero wait states. ... Figure 2.15.",
      "FirstSentences" : "Functional description The AHB5 to internal SRAM interface module enables on-chip synchronous RAM blocks to attach to an AHB5 interface. It performs read and write operations with zero wait states."
    }, {
      "title" : "AHB5 bus properties",
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "excerpt" : "AHB5 bus properties The following table shows the AHB5 properties of the RAM wrapper model Table 2.69. AHB5 properties Property Value Comment Extended_Memory_Types FALSE Not used Secure_ ...",
      "firstSentences" : "AHB5 bus properties The following table shows the AHB5 properties of the RAM wrapper model Table 2.69. AHB5 properties Property Value Comment Extended_Memory_Types FALSE Not used Secure_Transfers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
        "firstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
          "document_number" : "ddi0571",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992561",
          "sysurihash" : "BS6yDDxYMVY0lgDC",
          "urihash" : "BS6yDDxYMVY0lgDC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1497728443000,
          "topparentid" : 4992561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586534671000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720093000,
          "permanentid" : "7f08a7a7278107b996856880a7a82e670b5d0bf8cfb3f20b0a277fbf037e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90990f8259fe2368e2b57e",
          "transactionid" : 861310,
          "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-200" ],
          "date" : 1648720093000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0571:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720093441183440,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4272,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720088307,
          "syssize" : 4272,
          "sysdate" : 1648720093000,
          "haslayout" : "1",
          "topparent" : "4992561",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992561,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0571/g/?lang=en",
          "modified" : 1639141401000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720093441183440,
          "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
        "FirstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB5 bus properties ",
        "document_number" : "ddi0571",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992561",
        "sysurihash" : "7uñVEñOJ8B5DkhñX",
        "urihash" : "7uñVEñOJ8B5DkhñX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1497728443000,
        "topparentid" : 4992561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586534671000,
        "sysconcepts" : "AHB5 ; wrapper model",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
        "attachmentparentid" : 4992561,
        "parentitem" : "5e90990f8259fe2368e2b57e",
        "concepts" : "AHB5 ; wrapper model",
        "documenttype" : "html",
        "isattachment" : "4992561",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720093000,
        "permanentid" : "9c9c186a00d782787577ec634ec09cff989bc7e0fea6957ef914226d417b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9099118259fe2368e2b750",
        "transactionid" : 861310,
        "title" : "AHB5 bus properties ",
        "products" : [ "CoreLink SIE-200" ],
        "date" : 1648720093000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0571:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720093380002805,
        "sysisattachment" : "4992561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992561,
        "size" : 493,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720088186,
        "syssize" : 493,
        "sysdate" : 1648720093000,
        "haslayout" : "1",
        "topparent" : "4992561",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992561,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
        "wordcount" : 54,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
        "modified" : 1639141401000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720093380002805,
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
        "syscollection" : "default"
      },
      "Title" : "AHB5 bus properties",
      "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "Excerpt" : "AHB5 bus properties The following table shows the AHB5 properties of the RAM wrapper model Table 2.69. AHB5 properties Property Value Comment Extended_Memory_Types FALSE Not used Secure_ ...",
      "FirstSentences" : "AHB5 bus properties The following table shows the AHB5 properties of the RAM wrapper model Table 2.69. AHB5 properties Property Value Comment Extended_Memory_Types FALSE Not used Secure_Transfers ..."
    } ],
    "totalNumberOfChildResults" : 113,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "ddi0571",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4992561",
      "sysurihash" : "06QM9Tg9q883veur",
      "urihash" : "06QM9Tg9q883veur",
      "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
      "systransactionid" : 861310,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1497728443000,
      "topparentid" : 4992561,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586534671000,
      "sysconcepts" : "power domains ; transfers ; ACG ; responses ; clock ; controllers ; requests ; wake-up sequence ; explicitly asked ; IP component ; mode of operation ; Optionally ; transaction ; Functional",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
      "attachmentparentid" : 4992561,
      "parentitem" : "5e90990f8259fe2368e2b57e",
      "concepts" : "power domains ; transfers ; ACG ; responses ; clock ; controllers ; requests ; wake-up sequence ; explicitly asked ; IP component ; mode of operation ; Optionally ; transaction ; Functional",
      "documenttype" : "html",
      "isattachment" : "4992561",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720094000,
      "permanentid" : "a0632c6e0b2e2f037e17b04a90ed4a646571996d63211a03fd2ee5e2ab93",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9099108259fe2368e2b631",
      "transactionid" : 861310,
      "title" : "Functional description ",
      "products" : [ "CoreLink SIE-200" ],
      "date" : 1648720094000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0571:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720094617829409,
      "sysisattachment" : "4992561",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4992561,
      "size" : 2052,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720088307,
      "syssize" : 2052,
      "sysdate" : 1648720094000,
      "haslayout" : "1",
      "topparent" : "4992561",
      "label_version" : "r3p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4992561,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
      "wordcount" : 136,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720094000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
      "modified" : 1639141401000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720094617829409,
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "Excerpt" : "Accept Q-channel requests when there is no incoming transfer. ... 1 1 0 Generate Error response for incoming transfers. ... AHB5 access control gate Functional description CoreLink SIE-200",
    "FirstSentences" : "Functional description The AHB5 Access Control Gate (ACG) IP component can be placed on a clock or power domain boundary to pass or block AHB5 transfers whenever the receiving side of the ..."
  }, {
    "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "excerpt" : "DAMAGES. This document consists solely of commercial items. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... All rights reserved. ... LES-PRE-20349",
    "firstSentences" : "ARM® Versatile™ Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100114_0200_03_en ARM® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "ZqMtN2vkmbðchbwh",
        "urihash" : "ZqMtN2vkmbðchbwh",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800bf3ce30357bc28729",
        "transactionid" : 864253,
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518869293680,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5590,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131276,
        "syssize" : 5590,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 377,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518869293680,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "ZqMtN2vkmbðchbwh",
        "urihash" : "ZqMtN2vkmbðchbwh",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800bf3ce30357bc28729",
        "transactionid" : 864253,
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518869293680,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5590,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131276,
        "syssize" : 5590,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 377,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518869293680,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "SYS_FLAG Registers",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "excerpt" : "Write 0b1 to clear the associated flag. ... Write 0b1 to set the associated flag. ... Write 0b0 to leave the associated flag unchanged. SYS_FLAG Registers Juno Development Board",
      "firstSentences" : "SYS_FLAG Registers The SYS_FLAG Registers characteristics are: Purpose Provide two 32-bit registers, SYS_FLAGS and SYS_NVFLAGS, that contain general-purpose flags. The application software defines ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "document_number" : "100114",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4711024",
          "sysurihash" : "ZqMtN2vkmbðchbwh",
          "urihash" : "ZqMtN2vkmbðchbwh",
          "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491918507000,
          "topparentid" : 4711024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096523000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148518000,
          "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22800bf3ce30357bc28729",
          "transactionid" : 864253,
          "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649148518000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100114:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
          "audience" : [ "siliconSpecialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148518869293680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5590,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148131276,
          "syssize" : 5590,
          "sysdate" : 1649148518000,
          "haslayout" : "1",
          "topparent" : "4711024",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4711024,
          "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
          "wordcount" : 377,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148518000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100114/0200/?lang=en",
          "modified" : 1635950249000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148518869293680,
          "uri" : "https://developer.arm.com/documentation/100114/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SYS_FLAG Registers ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "P3BFZ5w3pL9suanh",
        "urihash" : "P3BFZ5w3pL9suanh",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "flags ; SYS ; reset push ; non-volatile ; volatile",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 4711024,
        "parentitem" : "5f22800bf3ce30357bc28729",
        "concepts" : "flags ; SYS ; reset push ; non-volatile ; volatile",
        "documenttype" : "html",
        "isattachment" : "4711024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "121d3172377e6667f287600418dadbbaf749b4da337250e48757ba524912",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800bf3ce30357bc2877f",
        "transactionid" : 864253,
        "title" : "SYS_FLAG Registers ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518822639277,
        "sysisattachment" : "4711024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4711024,
        "size" : 1838,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131197,
        "syssize" : 1838,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518822639277,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
        "syscollection" : "default"
      },
      "Title" : "SYS_FLAG Registers",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "Excerpt" : "Write 0b1 to clear the associated flag. ... Write 0b1 to set the associated flag. ... Write 0b0 to leave the associated flag unchanged. SYS_FLAG Registers Juno Development Board",
      "FirstSentences" : "SYS_FLAG Registers The SYS_FLAG Registers characteristics are: Purpose Provide two 32-bit registers, SYS_FLAGS and SYS_NVFLAGS, that contain general-purpose flags. The application software defines ..."
    }, {
      "title" : "SYS_POW_A72 Register",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "excerpt" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24- ... Usage constraints This register is read-only. ... The following figure shows the bit assignments.",
      "firstSentences" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24-bit representation of the instantaneous power consumption of the Cortex-A72 cluster. Usage constraints This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "document_number" : "100114",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4711024",
          "sysurihash" : "ZqMtN2vkmbðchbwh",
          "urihash" : "ZqMtN2vkmbðchbwh",
          "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491918507000,
          "topparentid" : 4711024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096523000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148518000,
          "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22800bf3ce30357bc28729",
          "transactionid" : 864253,
          "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649148518000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100114:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
          "audience" : [ "siliconSpecialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148518869293680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5590,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148131276,
          "syssize" : 5590,
          "sysdate" : 1649148518000,
          "haslayout" : "1",
          "topparent" : "4711024",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4711024,
          "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
          "wordcount" : 377,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148518000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100114/0200/?lang=en",
          "modified" : 1635950249000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148518869293680,
          "uri" : "https://developer.arm.com/documentation/100114/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SYS_POW_A72 Register ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "mðoññqilpacwkNA6",
        "urihash" : "mðoññqilpacwkNA6",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "A72 Register ; SYS ; POW ; assignments ; configurations ; Cortex ; power consumption ; reset ; r2 motherboard ; representation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 4711024,
        "parentitem" : "5f22800bf3ce30357bc28729",
        "concepts" : "A72 Register ; SYS ; POW ; assignments ; configurations ; Cortex ; power consumption ; reset ; r2 motherboard ; representation",
        "documenttype" : "html",
        "isattachment" : "4711024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "75bc1467259954d971e67250b63360127cf99b3c567b803a725df70d07ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800cf3ce30357bc28799",
        "transactionid" : 864253,
        "title" : "SYS_POW_A72 Register ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518758911270,
        "sysisattachment" : "4711024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4711024,
        "size" : 1062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131213,
        "syssize" : 1062,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518758911270,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
        "syscollection" : "default"
      },
      "Title" : "SYS_POW_A72 Register",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "Excerpt" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24- ... Usage constraints This register is read-only. ... The following figure shows the bit assignments.",
      "FirstSentences" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24-bit representation of the instantaneous power consumption of the Cortex-A72 cluster. Usage constraints This ..."
    } ],
    "totalNumberOfChildResults" : 131,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
      "document_number" : "100114",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4711024",
      "sysauthor" : "ARM",
      "sysurihash" : "FycTvcM8EUOHtuaK",
      "urihash" : "FycTvcM8EUOHtuaK",
      "sysuri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
      "keywords" : "versatile express, development boards",
      "systransactionid" : 864253,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1491918507000,
      "topparentid" : 4711024,
      "numberofpages" : 150,
      "sysconcepts" : "Juno r2 ; V2M ; rear panels ; configuration ; connectors ; microSD card ; subsections ; Location of components ; assignments ; LogicTile daughterboard ; daughterboard ; Related concepts ; controllers ; operating-state ; standby-state ; usage constraints",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 4711024,
      "parentitem" : "5f22800bf3ce30357bc28729",
      "concepts" : "Juno r2 ; V2M ; rear panels ; configuration ; connectors ; microSD card ; subsections ; Location of components ; assignments ; LogicTile daughterboard ; daughterboard ; Related concepts ; controllers ; operating-state ; standby-state ; usage constraints",
      "documenttype" : "pdf",
      "isattachment" : "4711024",
      "sysindexeddate" : 1649148522000,
      "permanentid" : "8fe427fe6bc7ff936603fc570541244311ab10ffa1b7e10fde222087bd09",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22800cf3ce30357bc287e5",
      "transactionid" : 864253,
      "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
      "subject" : "This book describes the ARM® Versatile™ Express Juno r2 Development Platform, that is, the V2M‑Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
      "date" : 1649148521000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100114:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
      "audience" : [ "siliconSpecialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148521738829328,
      "sysisattachment" : "4711024",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4711024,
      "size" : 1053164,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148133540,
      "syssubject" : "This book describes the ARM® Versatile™ Express Juno r2 Development Platform, that is, the V2M‑Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
      "syssize" : 1053164,
      "sysdate" : 1649148521000,
      "topparent" : "4711024",
      "author" : "ARM",
      "label_version" : "2.0",
      "systopparentid" : 4711024,
      "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
      "wordcount" : 2663,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148522000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148521738829328,
      "uri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "Excerpt" : "DAMAGES. This document consists solely of commercial items. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... All rights reserved. ... LES-PRE-20349",
    "FirstSentences" : "ARM® Versatile™ Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100114_0200_03_en ARM® ..."
  }, {
    "title" : "Peripheral-to-memory transaction under SMDMAC flow control",
    "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "excerpt" : "Peripheral-to-memory transaction under SMDMAC flow control For transactions comprising ... Figure B.1. Peripheral-to-memory transaction comprising bursts For transactions comprising single ...",
    "firstSentences" : "Peripheral-to-memory transaction under SMDMAC flow control For transactions comprising bursts, use the burst request signal DMACBREQ, as Figure B.1 shows. Figure B.1. Peripheral-to-memory ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
      "firstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
        "document_number" : "ddi0218",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510910",
        "sysurihash" : "0XY4tKJGbUtkBcXi",
        "urihash" : "0XY4tKJGbUtkBcXi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260434000,
        "topparentid" : 3510910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382486000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720089000,
        "permanentid" : "c80b8aaffadcdb21925cf83c06abe5a02044c7c98ecf7ec0ba7dfa9bdca7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e469688295d1e18d3acee",
        "transactionid" : 861310,
        "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720089000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0218:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720089298305610,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2094,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720083439,
        "syssize" : 2094,
        "sysdate" : 1648720089000,
        "haslayout" : "1",
        "topparent" : "3510910",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510910,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
        "wordcount" : 164,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720089000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0218/e/?lang=en",
        "modified" : 1645014235000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720089298305610,
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
      "FirstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "Memory-to-peripheral transaction under SMDMAC flow control",
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "excerpt" : "Memory-to-peripheral transaction under SMDMAC flow control For transactions comprising ... Figure B.4. Memory-to-peripheral transaction comprising bursts For transactions comprising single ...",
      "firstSentences" : "Memory-to-peripheral transaction under SMDMAC flow control For transactions comprising bursts, use the burst request signal DMACBREQ, as Figure B.4 shows. Figure B.4. Memory-to-peripheral ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "document_number" : "ddi0218",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510910",
          "sysurihash" : "0XY4tKJGbUtkBcXi",
          "urihash" : "0XY4tKJGbUtkBcXi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260434000,
          "topparentid" : 3510910,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382486000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720089000,
          "permanentid" : "c80b8aaffadcdb21925cf83c06abe5a02044c7c98ecf7ec0ba7dfa9bdca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e469688295d1e18d3acee",
          "transactionid" : 861310,
          "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720089000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0218:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720089298305610,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720083439,
          "syssize" : 2094,
          "sysdate" : 1648720089000,
          "haslayout" : "1",
          "topparent" : "3510910",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510910,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720089000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0218/e/?lang=en",
          "modified" : 1645014235000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720089298305610,
          "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory-to-peripheral transaction under SMDMAC flow control ",
        "document_number" : "ddi0218",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510910",
        "sysurihash" : "o6KPðe6aWjYðpQAJ",
        "urihash" : "o6KPðe6aWjYðpQAJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260434000,
        "topparentid" : 3510910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382486000,
        "sysconcepts" : "transactions comprising ; request signal ; shows ; DMA controller ; amount of data ; transfers ; SMDMAC flow",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3510910,
        "parentitem" : "5e8e469688295d1e18d3acee",
        "concepts" : "transactions comprising ; request signal ; shows ; DMA controller ; amount of data ; transfers ; SMDMAC flow",
        "documenttype" : "html",
        "isattachment" : "3510910",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720092000,
        "permanentid" : "facbca6b46f3963494066293ad6ae9c3f77073ddcf49b2493543d0b13811",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e469688295d1e18d3ad55",
        "transactionid" : 861310,
        "title" : "Memory-to-peripheral transaction under SMDMAC flow control ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720092000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0218:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720092730002207,
        "sysisattachment" : "3510910",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510910,
        "size" : 1132,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720083439,
        "syssize" : 1132,
        "sysdate" : 1648720092000,
        "haslayout" : "1",
        "topparent" : "3510910",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510910,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720092000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
        "modified" : 1645014235000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720092730002207,
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
        "syscollection" : "default"
      },
      "Title" : "Memory-to-peripheral transaction under SMDMAC flow control",
      "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "Excerpt" : "Memory-to-peripheral transaction under SMDMAC flow control For transactions comprising ... Figure B.4. Memory-to-peripheral transaction comprising bursts For transactions comprising single ...",
      "FirstSentences" : "Memory-to-peripheral transaction under SMDMAC flow control For transactions comprising bursts, use the burst request signal DMACBREQ, as Figure B.4 shows. Figure B.4. Memory-to-peripheral ..."
    }, {
      "title" : "DMA response signals",
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/dma-response-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "excerpt" : "DMA response signals The DMA response signals indicate whether the transfer initiated by the DMA ... You can also use the response signals to indicate whether a complete packet has been ...",
      "firstSentences" : "DMA response signals The DMA response signals indicate whether the transfer initiated by the DMA request signal has completed. You can also use the response signals to indicate whether a complete ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "document_number" : "ddi0218",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510910",
          "sysurihash" : "0XY4tKJGbUtkBcXi",
          "urihash" : "0XY4tKJGbUtkBcXi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260434000,
          "topparentid" : 3510910,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382486000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720089000,
          "permanentid" : "c80b8aaffadcdb21925cf83c06abe5a02044c7c98ecf7ec0ba7dfa9bdca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e469688295d1e18d3acee",
          "transactionid" : 861310,
          "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720089000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0218:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720089298305610,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720083439,
          "syssize" : 2094,
          "sysdate" : 1648720089000,
          "haslayout" : "1",
          "topparent" : "3510910",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510910,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720089000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0218/e/?lang=en",
          "modified" : 1645014235000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720089298305610,
          "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMA response signals ",
        "document_number" : "ddi0218",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510910",
        "sysurihash" : "Yq5u6xEvUlOSG54c",
        "urihash" : "Yq5u6xEvUlOSG54c",
        "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260434000,
        "topparentid" : 3510910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382486000,
        "sysconcepts" : "DMA response ; signals ; terminal count ; peripherals ; complete ; connection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3510910,
        "parentitem" : "5e8e469688295d1e18d3acee",
        "concepts" : "DMA response ; signals ; terminal count ; peripherals ; complete ; connection",
        "documenttype" : "html",
        "isattachment" : "3510910",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720090000,
        "permanentid" : "b9640d9b217fae121edb12ffa4392dae5de31544d0c93ac05c9a3d18ad47",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e469688295d1e18d3ad51",
        "transactionid" : 861310,
        "title" : "DMA response signals ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720090000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0218:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720090390262894,
        "sysisattachment" : "3510910",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510910,
        "size" : 667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/dma-response-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720083439,
        "syssize" : 667,
        "sysdate" : 1648720090000,
        "haslayout" : "1",
        "topparent" : "3510910",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510910,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/dma-response-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0218/e/dma-interface/dma-response-signals?lang=en",
        "modified" : 1645014235000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720090390262894,
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
        "syscollection" : "default"
      },
      "Title" : "DMA response signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/dma-response-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "Excerpt" : "DMA response signals The DMA response signals indicate whether the transfer initiated by the DMA ... You can also use the response signals to indicate whether a complete packet has been ...",
      "FirstSentences" : "DMA response signals The DMA response signals indicate whether the transfer initiated by the DMA request signal has completed. You can also use the response signals to indicate whether a complete ..."
    }, {
      "title" : "Flow control",
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/flow-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the SMDMAC, where software programs the packet length ...",
      "firstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the SMDMAC, where software programs the packet length before the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "document_number" : "ddi0218",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510910",
          "sysurihash" : "0XY4tKJGbUtkBcXi",
          "urihash" : "0XY4tKJGbUtkBcXi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260434000,
          "topparentid" : 3510910,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382486000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720089000,
          "permanentid" : "c80b8aaffadcdb21925cf83c06abe5a02044c7c98ecf7ec0ba7dfa9bdca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e469688295d1e18d3acee",
          "transactionid" : 861310,
          "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720089000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0218:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720089298305610,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720083439,
          "syssize" : 2094,
          "sysdate" : 1648720089000,
          "haslayout" : "1",
          "topparent" : "3510910",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510910,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720089000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0218/e/?lang=en",
          "modified" : 1645014235000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720089298305610,
          "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Flow control ",
        "document_number" : "ddi0218",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510910",
        "sysurihash" : "zN5sTZOyHatBVli9",
        "urihash" : "zN5sTZOyHatBVli9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260434000,
        "topparentid" : 3510910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382486000,
        "sysconcepts" : "flow controller ; DMA channel ; peripherals ; packet ; request ; goes active ; transaction ; unknown",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3510910,
        "parentitem" : "5e8e469688295d1e18d3acee",
        "concepts" : "flow controller ; DMA channel ; peripherals ; packet ; request ; goes active ; transaction ; unknown",
        "documenttype" : "html",
        "isattachment" : "3510910",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720090000,
        "permanentid" : "c3567f8e810cb1cf2016d2f61e04f20107248f656b24a786b9e327fcab87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e469688295d1e18d3ad52",
        "transactionid" : 861310,
        "title" : "Flow control ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720090000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0218:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720090353624712,
        "sysisattachment" : "3510910",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510910,
        "size" : 1045,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/flow-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720083439,
        "syssize" : 1045,
        "sysdate" : 1648720090000,
        "haslayout" : "1",
        "topparent" : "3510910",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510910,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/flow-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0218/e/dma-interface/flow-control?lang=en",
        "modified" : 1645014235000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720090353624712,
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
        "syscollection" : "default"
      },
      "Title" : "Flow control",
      "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/flow-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "Excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the SMDMAC, where software programs the packet length ...",
      "FirstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the SMDMAC, where software programs the packet length before the ..."
    } ],
    "totalNumberOfChildResults" : 43,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Peripheral-to-memory transaction under SMDMAC flow control ",
      "document_number" : "ddi0218",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3510910",
      "sysurihash" : "lapCdvmMDðLJAnsE",
      "urihash" : "lapCdvmMDðLJAnsE",
      "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
      "systransactionid" : 861310,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158260434000,
      "topparentid" : 3510910,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382486000,
      "sysconcepts" : "transactions comprising ; request signals ; bursts ; shows ; amount of data ; transfers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3510910,
      "parentitem" : "5e8e469688295d1e18d3acee",
      "concepts" : "transactions comprising ; request signals ; bursts ; shows ; amount of data ; transfers",
      "documenttype" : "html",
      "isattachment" : "3510910",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720092000,
      "permanentid" : "5651cfa3ce4f74b4e97b824ea50e267116f8b69f75f5c7acbc0da52766b9",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e469688295d1e18d3ad54",
      "transactionid" : 861310,
      "title" : "Peripheral-to-memory transaction under SMDMAC flow control ",
      "products" : [ "DMA Controller" ],
      "date" : 1648720092000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0218:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720092806522254,
      "sysisattachment" : "3510910",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3510910,
      "size" : 1046,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720083439,
      "syssize" : 1046,
      "sysdate" : 1648720092000,
      "haslayout" : "1",
      "topparent" : "3510910",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3510910,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
      "wordcount" : 60,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720092000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
      "modified" : 1645014235000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720092806522254,
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
      "syscollection" : "default"
    },
    "Title" : "Peripheral-to-memory transaction under SMDMAC flow control",
    "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "Excerpt" : "Peripheral-to-memory transaction under SMDMAC flow control For transactions comprising ... Figure B.1. Peripheral-to-memory transaction comprising bursts For transactions comprising single ...",
    "FirstSentences" : "Peripheral-to-memory transaction under SMDMAC flow control For transactions comprising bursts, use the burst request signal DMACBREQ, as Figure B.1 shows. Figure B.1. Peripheral-to-memory ..."
  }, {
    "title" : "AXI responses",
    "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "excerpt" : "AXI responses The STM gives an OKAY response for all transfers. The trace output indicates error conditions during STM operation, such as dropped ... AXI responses CoreSight STM-500",
    "firstSentences" : "AXI responses The STM gives an OKAY response for all transfers. The trace output indicates error conditions during STM operation, such as dropped requests. AXI responses CoreSight STM-500",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
      "excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
        "document_number" : "ddi0528",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524868",
        "sysurihash" : "C3xZvsQ2JxPCo3n9",
        "urihash" : "C3xZvsQ2JxPCo3n9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "systransactionid" : 861222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1403688147000,
        "topparentid" : 3524868,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912470000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715732000,
        "permanentid" : "38024fb2f37292bae354619981dc9c85cefd1e3d5a79325e47cbd1a4c6d7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ed60daa596235e81f47",
        "transactionid" : 861222,
        "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
        "products" : [ "CoreSight STM-500" ],
        "date" : 1648715732000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0528:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715732751037845,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1919,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715681674,
        "syssize" : 1919,
        "sysdate" : 1648715732000,
        "haslayout" : "1",
        "topparent" : "3524868",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524868,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715732000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0528/b/?lang=en",
        "modified" : 1639139326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715732751037845,
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "syscollection" : "default"
      },
      "Title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
      "Excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Invariant-timing packets and overflow",
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "excerpt" : "Invariant-timing packets and overflow If you perform a write access to an invariant-timing stimulus port ... If there is not enough space for the generated packet in the STM buffer, the STM ...",
      "firstSentences" : "Invariant-timing packets and overflow If you perform a write access to an invariant-timing stimulus port location on the software stimulus interface, the STM immediately accepts the access, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0528",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524868",
          "sysurihash" : "C3xZvsQ2JxPCo3n9",
          "urihash" : "C3xZvsQ2JxPCo3n9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "systransactionid" : 861222,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1403688147000,
          "topparentid" : 3524868,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912470000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715732000,
          "permanentid" : "38024fb2f37292bae354619981dc9c85cefd1e3d5a79325e47cbd1a4c6d7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106ed60daa596235e81f47",
          "transactionid" : 861222,
          "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "products" : [ "CoreSight STM-500" ],
          "date" : 1648715732000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0528:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715732751037845,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1919,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715681674,
          "syssize" : 1919,
          "sysdate" : 1648715732000,
          "haslayout" : "1",
          "topparent" : "3524868",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524868,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715732000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0528/b/?lang=en",
          "modified" : 1639139326000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715732751037845,
          "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "syscollection" : "default"
        },
        "Title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "Excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Invariant-timing packets and overflow ",
        "document_number" : "ddi0528",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524868",
        "sysurihash" : "JSOaadt6taSeSdNO",
        "urihash" : "JSOaadt6taSeSdNO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
        "systransactionid" : 861223,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1403688147000,
        "topparentid" : 3524868,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912470000,
        "sysconcepts" : "MERR packet ; buffers ; regardless ; stimulus ; invariant-timing ; master ID ; discarded transactions ; invariant timing ; trace output ; port location",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
        "attachmentparentid" : 3524868,
        "parentitem" : "5f106ed60daa596235e81f47",
        "concepts" : "MERR packet ; buffers ; regardless ; stimulus ; invariant-timing ; master ID ; discarded transactions ; invariant timing ; trace output ; port location",
        "documenttype" : "html",
        "isattachment" : "3524868",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715766000,
        "permanentid" : "567b85c0133e0893d1cd0fa524c522d1ce6ebf4f95d6742d1ac3a935076a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ed70daa596235e81f77",
        "transactionid" : 861223,
        "title" : "Invariant-timing packets and overflow ",
        "products" : [ "CoreSight STM-500" ],
        "date" : 1648715766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0528:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715766409812258,
        "sysisattachment" : "3524868",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524868,
        "size" : 1055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715681674,
        "syssize" : 1055,
        "sysdate" : 1648715766000,
        "haslayout" : "1",
        "topparent" : "3524868",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524868,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
        "modified" : 1639139326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715766409812258,
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
        "syscollection" : "default"
      },
      "Title" : "Invariant-timing packets and overflow",
      "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "Excerpt" : "Invariant-timing packets and overflow If you perform a write access to an invariant-timing stimulus port ... If there is not enough space for the generated packet in the STM buffer, the STM ...",
      "FirstSentences" : "Invariant-timing packets and overflow If you perform a write access to an invariant-timing stimulus port location on the software stimulus interface, the STM immediately accepts the access, ..."
    }, {
      "title" : "Override using auto-flush",
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "excerpt" : "Override using auto-flush You can enable the STM to output ATB transactions that are smaller than 64 bits ... To override this behavior, program the STMAUXCR.FIFOAF bit with 0b1, which enables ...",
      "firstSentences" : "Override using auto-flush You can enable the STM to output ATB transactions that are smaller than 64 bits, without waiting for sufficient data to complete a 64-bit transaction. To override this ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0528",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524868",
          "sysurihash" : "C3xZvsQ2JxPCo3n9",
          "urihash" : "C3xZvsQ2JxPCo3n9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "systransactionid" : 861222,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1403688147000,
          "topparentid" : 3524868,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912470000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715732000,
          "permanentid" : "38024fb2f37292bae354619981dc9c85cefd1e3d5a79325e47cbd1a4c6d7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106ed60daa596235e81f47",
          "transactionid" : 861222,
          "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "products" : [ "CoreSight STM-500" ],
          "date" : 1648715732000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0528:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715732751037845,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1919,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715681674,
          "syssize" : 1919,
          "sysdate" : 1648715732000,
          "haslayout" : "1",
          "topparent" : "3524868",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524868,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715732000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0528/b/?lang=en",
          "modified" : 1639139326000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715732751037845,
          "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "syscollection" : "default"
        },
        "Title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "Excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Override using auto-flush ",
        "document_number" : "ddi0528",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524868",
        "sysurihash" : "gDGAuhSWyrðILRgc",
        "urihash" : "gDGAuhSWyrðILRgc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
        "systransactionid" : 861222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1403688147000,
        "topparentid" : 3524868,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912470000,
        "sysconcepts" : "ATB transactions ; auto-flush ; FIFOs ; packets ; nibbles ; entries empty ; alignment",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
        "attachmentparentid" : 3524868,
        "parentitem" : "5f106ed60daa596235e81f47",
        "concepts" : "ATB transactions ; auto-flush ; FIFOs ; packets ; nibbles ; entries empty ; alignment",
        "documenttype" : "html",
        "isattachment" : "3524868",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715737000,
        "permanentid" : "f67b36f08335b8a0b0361ac899f2363bd9aad64505587ffc7c0f49bfbf36",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ed70daa596235e81f7f",
        "transactionid" : 861222,
        "title" : "Override using auto-flush ",
        "products" : [ "CoreSight STM-500" ],
        "date" : 1648715737000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0528:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715737244129653,
        "sysisattachment" : "3524868",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524868,
        "size" : 919,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715681674,
        "syssize" : 919,
        "sysdate" : 1648715737000,
        "haslayout" : "1",
        "topparent" : "3524868",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524868,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "modified" : 1639139326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715737244129653,
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
        "syscollection" : "default"
      },
      "Title" : "Override using auto-flush",
      "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "Excerpt" : "Override using auto-flush You can enable the STM to output ATB transactions that are smaller than 64 bits ... To override this behavior, program the STMAUXCR.FIFOAF bit with 0b1, which enables ...",
      "FirstSentences" : "Override using auto-flush You can enable the STM to output ATB transactions that are smaller than 64 bits, without waiting for sufficient data to complete a 64-bit transaction. To override this ..."
    }, {
      "title" : "Clocking and resets",
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "excerpt" : "Clocking and resets The following sections describe the STM clock and resets: Clock. ... Clocking and resets CoreSight STM-500",
      "firstSentences" : "Clocking and resets The following sections describe the STM clock and resets: Clock. Resets. Clocking and resets CoreSight STM-500",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0528",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524868",
          "sysurihash" : "C3xZvsQ2JxPCo3n9",
          "urihash" : "C3xZvsQ2JxPCo3n9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "systransactionid" : 861222,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1403688147000,
          "topparentid" : 3524868,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912470000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715732000,
          "permanentid" : "38024fb2f37292bae354619981dc9c85cefd1e3d5a79325e47cbd1a4c6d7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106ed60daa596235e81f47",
          "transactionid" : 861222,
          "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "products" : [ "CoreSight STM-500" ],
          "date" : 1648715732000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0528:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715732751037845,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1919,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715681674,
          "syssize" : 1919,
          "sysdate" : 1648715732000,
          "haslayout" : "1",
          "topparent" : "3524868",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524868,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715732000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0528/b/?lang=en",
          "modified" : 1639139326000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715732751037845,
          "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "syscollection" : "default"
        },
        "Title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "Excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocking and resets ",
        "document_number" : "ddi0528",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524868",
        "sysurihash" : "bgTJpoykXMqsbaew",
        "urihash" : "bgTJpoykXMqsbaew",
        "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
        "systransactionid" : 861222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1403688147000,
        "topparentid" : 3524868,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912470000,
        "sysconcepts" : "clock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
        "attachmentparentid" : 3524868,
        "parentitem" : "5f106ed60daa596235e81f47",
        "concepts" : "clock",
        "documenttype" : "html",
        "isattachment" : "3524868",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715736000,
        "permanentid" : "0175fae58b58ddbaa491f2e7a900c79d7d42bc981ddc2161c4c37ae17624",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ed60daa596235e81f66",
        "transactionid" : 861222,
        "title" : "Clocking and resets ",
        "products" : [ "CoreSight STM-500" ],
        "date" : 1648715736000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0528:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715736612904286,
        "sysisattachment" : "3524868",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524868,
        "size" : 130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715681674,
        "syssize" : 130,
        "sysdate" : 1648715736000,
        "haslayout" : "1",
        "topparent" : "3524868",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524868,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715736000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
        "modified" : 1639139326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715736612904286,
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
        "syscollection" : "default"
      },
      "Title" : "Clocking and resets",
      "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "Excerpt" : "Clocking and resets The following sections describe the STM clock and resets: Clock. ... Clocking and resets CoreSight STM-500",
      "FirstSentences" : "Clocking and resets The following sections describe the STM clock and resets: Clock. Resets. Clocking and resets CoreSight STM-500"
    } ],
    "totalNumberOfChildResults" : 88,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AXI responses ",
      "document_number" : "ddi0528",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3524868",
      "sysurihash" : "113ñAvhXLhPaLWc4",
      "urihash" : "113ñAvhXLhPaLWc4",
      "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
      "systransactionid" : 861223,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1403688147000,
      "topparentid" : 3524868,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594912470000,
      "sysconcepts" : "responses ; dropped requests ; error conditions ; trace output ; transfers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
      "attachmentparentid" : 3524868,
      "parentitem" : "5f106ed60daa596235e81f47",
      "concepts" : "responses ; dropped requests ; error conditions ; trace output ; transfers",
      "documenttype" : "html",
      "isattachment" : "3524868",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715771000,
      "permanentid" : "c582e1afb3d4931661a27b1cd188984c8aa601a083e9865ee55f4186270b",
      "syslanguage" : [ "English" ],
      "itemid" : "5f106ed70daa596235e81f72",
      "transactionid" : 861223,
      "title" : "AXI responses ",
      "products" : [ "CoreSight STM-500" ],
      "date" : 1648715771000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0528:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715771763640181,
      "sysisattachment" : "3524868",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3524868,
      "size" : 187,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715681674,
      "syssize" : 187,
      "sysdate" : 1648715771000,
      "haslayout" : "1",
      "topparent" : "3524868",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3524868,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715771000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
      "modified" : 1639139326000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715771763640181,
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
      "syscollection" : "default"
    },
    "Title" : "AXI responses",
    "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "Excerpt" : "AXI responses The STM gives an OKAY response for all transfers. The trace output indicates error conditions during STM operation, such as dropped ... AXI responses CoreSight STM-500",
    "FirstSentences" : "AXI responses The STM gives an OKAY response for all transfers. The trace output indicates error conditions during STM operation, such as dropped requests. AXI responses CoreSight STM-500"
  }, {
    "title" : "GHB and BTAC data corruption",
    "uri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/parity-error-support/ghb-and-btac-data-corruption",
    "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/parity-error-support/ghb-and-btac-data-corruption",
    "clickUri" : "https://developer.arm.com/documentation/100511/0401/level-1-memory-system/parity-error-support/ghb-and-btac-data-corruption?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/parity-error-support/ghb-and-btac-data-corruption",
    "excerpt" : "GHB and BTAC data corruption The scheme provides parity error support for GHB RAMs and BTAC RAMs but ... Corruption in GHB data or BTAC data does not generate functional errors in the Cortex- ...",
    "firstSentences" : "GHB and BTAC data corruption The scheme provides parity error support for GHB RAMs and BTAC RAMs but this support has limited diagnostic value. Corruption in GHB data or BTAC data does not ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "7jw7977AmkPolYðA",
        "urihash" : "7jw7977AmkPolYðA",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
        "systransactionid" : 864319,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151588000,
        "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de582b",
        "transactionid" : 864319,
        "title" : "ARM Cortex-A9 Technical Reference Manual ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1649151588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151588006093193,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4653,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151481530,
        "syssize" : 4653,
        "sysdate" : 1649151588000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 312,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151588006093193,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
    },
    "childResults" : [ {
      "title" : "Security Extensions support",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/security-extensions-support",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/security-extensions-support",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/level-1-memory-system/security-extensions-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/security-extensions-support",
      "excerpt" : "Security Extensions support The Cortex-A9 processor supports the Security Extensions, and exports the Secure ... See the ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition for more ...",
      "firstSentences" : "Security Extensions support The Cortex-A9 processor supports the Security Extensions, and exports the Secure or Non-secure status of its memory requests to the memory system. See the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
          "document_number" : "100511",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454350",
          "sysurihash" : "7jw7977AmkPolYðA",
          "urihash" : "7jw7977AmkPolYðA",
          "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459931619000,
          "topparentid" : 3454350,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585325055000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151588000,
          "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e23ffb471823cb9de582b",
          "transactionid" : 864319,
          "title" : "ARM Cortex-A9 Technical Reference Manual ",
          "products" : [ "Cortex-A9 " ],
          "date" : 1649151588000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100511:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151588006093193,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4653,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151481530,
          "syssize" : 4653,
          "sysdate" : 1649151588000,
          "haslayout" : "1",
          "topparent" : "3454350",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454350,
          "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100511/0401/?lang=en",
          "modified" : 1636368480000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151588006093193,
          "uri" : "https://developer.arm.com/documentation/100511/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Security Extensions support ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "3vSyðsxZNIRo2An3",
        "urihash" : "3vSyðsxZNIRo2An3",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/security-extensions-support",
        "systransactionid" : 857233,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "Security Extensions ; memory ; A9 processor ; Non-secure ; Cortex",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3454350,
        "parentitem" : "5e7e23ffb471823cb9de582b",
        "concepts" : "Security Extensions ; memory ; A9 processor ; Non-secure ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3454350",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648148793000,
        "permanentid" : "ff7a7d6a276bf2a1b93842f2b6274a657b54874c2d75a7e085b61101d16a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de589c",
        "transactionid" : 857233,
        "title" : "Security Extensions support ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1648148793000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648148793612615024,
        "sysisattachment" : "3454350",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454350,
        "size" : 306,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/level-1-memory-system/security-extensions-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648148727777,
        "syssize" : 306,
        "sysdate" : 1648148793000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648148793000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/level-1-memory-system/security-extensions-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/level-1-memory-system/security-extensions-support?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648148793612615024,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/security-extensions-support",
        "syscollection" : "default"
      },
      "Title" : "Security Extensions support",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/security-extensions-support",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/security-extensions-support",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/level-1-memory-system/security-extensions-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/security-extensions-support",
      "Excerpt" : "Security Extensions support The Cortex-A9 processor supports the Security Extensions, and exports the Secure ... See the ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition for more ...",
      "FirstSentences" : "Security Extensions support The Cortex-A9 processor supports the Security Extensions, and exports the Secure or Non-secure status of its memory requests to the memory system. See the ARM ..."
    }, {
      "title" : "Memory system",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/about-the-l1-memory-system/memory-system",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/about-the-l1-memory-system/memory-system",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/level-1-memory-system/about-the-l1-memory-system/memory-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/about-the-l1-memory-system/memory-system",
      "excerpt" : "Memory system The memory system includes separate instruction and data caches, and a store buffer. Cache features The Cortex-A9 processor has separate instruction and data caches.",
      "firstSentences" : "Memory system The memory system includes separate instruction and data caches, and a store buffer. Cache features The Cortex-A9 processor has separate instruction and data caches. The caches have ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
          "document_number" : "100511",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454350",
          "sysurihash" : "7jw7977AmkPolYðA",
          "urihash" : "7jw7977AmkPolYðA",
          "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459931619000,
          "topparentid" : 3454350,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585325055000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151588000,
          "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e23ffb471823cb9de582b",
          "transactionid" : 864319,
          "title" : "ARM Cortex-A9 Technical Reference Manual ",
          "products" : [ "Cortex-A9 " ],
          "date" : 1649151588000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100511:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151588006093193,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4653,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151481530,
          "syssize" : 4653,
          "sysdate" : 1649151588000,
          "haslayout" : "1",
          "topparent" : "3454350",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454350,
          "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100511/0401/?lang=en",
          "modified" : 1636368480000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151588006093193,
          "uri" : "https://developer.arm.com/documentation/100511/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory system ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "jKwgSho71FELmOwS",
        "urihash" : "jKwgSho71FELmOwS",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/about-the-l1-memory-system/memory-system",
        "systransactionid" : 857233,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "data caches ; store buffer ; memory system ; instruction ; pseudo random ; replacement policy ; merging capability ; A9 processor ; power consumption",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3454350,
        "parentitem" : "5e7e23ffb471823cb9de582b",
        "concepts" : "data caches ; store buffer ; memory system ; instruction ; pseudo random ; replacement policy ; merging capability ; A9 processor ; power consumption",
        "documenttype" : "html",
        "isattachment" : "3454350",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648148793000,
        "permanentid" : "5c65406ede2851e34125ca0aeb1e692b1d767a23157bee943d964bd5fda6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de589b",
        "transactionid" : 857233,
        "title" : "Memory system ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1648148793000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648148793575486432,
        "sysisattachment" : "3454350",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454350,
        "size" : 1492,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/level-1-memory-system/about-the-l1-memory-system/memory-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648148727793,
        "syssize" : 1492,
        "sysdate" : 1648148793000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 109,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648148793000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/level-1-memory-system/about-the-l1-memory-system/memory-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/level-1-memory-system/about-the-l1-memory-system/memory-system?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648148793575486432,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/about-the-l1-memory-system/memory-system",
        "syscollection" : "default"
      },
      "Title" : "Memory system",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/about-the-l1-memory-system/memory-system",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/about-the-l1-memory-system/memory-system",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/level-1-memory-system/about-the-l1-memory-system/memory-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/about-the-l1-memory-system/memory-system",
      "Excerpt" : "Memory system The memory system includes separate instruction and data caches, and a store buffer. Cache features The Cortex-A9 processor has separate instruction and data caches.",
      "FirstSentences" : "Memory system The memory system includes separate instruction and data caches, and a store buffer. Cache features The Cortex-A9 processor has separate instruction and data caches. The caches have ..."
    }, {
      "title" : "Compliance",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/introduction/compliance",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/introduction/compliance",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/introduction/compliance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/introduction/compliance",
      "excerpt" : "Compliance The Cortex-A9 processor complies with, or implements, the specifications described in ARM ... This TRM complements architecture reference manuals, architecture specifications, ...",
      "firstSentences" : "Compliance The Cortex-A9 processor complies with, or implements, the specifications described in ARM architecture, Advanced Microcontroller Bus Architecture, Program Flow Trace architecture, Debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
          "document_number" : "100511",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454350",
          "sysurihash" : "7jw7977AmkPolYðA",
          "urihash" : "7jw7977AmkPolYðA",
          "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459931619000,
          "topparentid" : 3454350,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585325055000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151588000,
          "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e23ffb471823cb9de582b",
          "transactionid" : 864319,
          "title" : "ARM Cortex-A9 Technical Reference Manual ",
          "products" : [ "Cortex-A9 " ],
          "date" : 1649151588000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100511:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151588006093193,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4653,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151481530,
          "syssize" : 4653,
          "sysdate" : 1649151588000,
          "haslayout" : "1",
          "topparent" : "3454350",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454350,
          "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100511/0401/?lang=en",
          "modified" : 1636368480000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151588006093193,
          "uri" : "https://developer.arm.com/documentation/100511/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Compliance ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "9nLHatM39FaHfNTg",
        "urihash" : "9nLHatM39FaHfNTg",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/introduction/compliance",
        "systransactionid" : 857233,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "architecture ; specifications ; Program Flow Trace ; external standards ; reference manuals ; subsections",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3454350,
        "parentitem" : "5e7e23ffb471823cb9de582b",
        "concepts" : "architecture ; specifications ; Program Flow Trace ; external standards ; reference manuals ; subsections",
        "documenttype" : "html",
        "isattachment" : "3454350",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648148793000,
        "permanentid" : "7a53f378a3c7beb42eafc4fbe0ab5aeeceff4ae9fb04181045c660b68db8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de5835",
        "transactionid" : 857233,
        "title" : "Compliance ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1648148793000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648148793538928086,
        "sysisattachment" : "3454350",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454350,
        "size" : 679,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/introduction/compliance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648148727824,
        "syssize" : 679,
        "sysdate" : 1648148793000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648148793000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/introduction/compliance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/introduction/compliance?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648148793538928086,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en/introduction/compliance",
        "syscollection" : "default"
      },
      "Title" : "Compliance",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en/introduction/compliance",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/introduction/compliance",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/introduction/compliance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/introduction/compliance",
      "Excerpt" : "Compliance The Cortex-A9 processor complies with, or implements, the specifications described in ARM ... This TRM complements architecture reference manuals, architecture specifications, ...",
      "FirstSentences" : "Compliance The Cortex-A9 processor complies with, or implements, the specifications described in ARM architecture, Advanced Microcontroller Bus Architecture, Program Flow Trace architecture, Debug ..."
    } ],
    "totalNumberOfChildResults" : 172,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "GHB and BTAC data corruption ",
      "document_number" : "100511",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3454350",
      "sysurihash" : "n1gm8OFa7txOLh5J",
      "urihash" : "n1gm8OFa7txOLh5J",
      "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/parity-error-support/ghb-and-btac-data-corruption",
      "systransactionid" : 857233,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1459931619000,
      "topparentid" : 3454350,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585325055000,
      "sysconcepts" : "BTAC data ; parity error ; RAMs ; corruption ; A9 ; Cortex ; branch misprediction ; entries ; configurations",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3454350,
      "parentitem" : "5e7e23ffb471823cb9de582b",
      "concepts" : "BTAC data ; parity error ; RAMs ; corruption ; A9 ; Cortex ; branch misprediction ; entries ; configurations",
      "documenttype" : "html",
      "isattachment" : "3454350",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648148793000,
      "permanentid" : "4909a71f2a2382eede1a35c56aab0aaf77d2ba0ea2b1b740107db522fea9",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e23ffb471823cb9de58a9",
      "transactionid" : 857233,
      "title" : "GHB and BTAC data corruption ",
      "products" : [ "Cortex-A9 " ],
      "date" : 1648148793000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100511:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648148793689263875,
      "sysisattachment" : "3454350",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3454350,
      "size" : 520,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100511/0401/level-1-memory-system/parity-error-support/ghb-and-btac-data-corruption?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648148727777,
      "syssize" : 520,
      "sysdate" : 1648148793000,
      "haslayout" : "1",
      "topparent" : "3454350",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3454350,
      "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
      "wordcount" : 46,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "10",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648148793000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/level-1-memory-system/parity-error-support/ghb-and-btac-data-corruption?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100511/0401/level-1-memory-system/parity-error-support/ghb-and-btac-data-corruption?lang=en",
      "modified" : 1636368480000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648148793689263875,
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/parity-error-support/ghb-and-btac-data-corruption",
      "syscollection" : "default"
    },
    "Title" : "GHB and BTAC data corruption",
    "Uri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/parity-error-support/ghb-and-btac-data-corruption",
    "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/parity-error-support/ghb-and-btac-data-corruption",
    "ClickUri" : "https://developer.arm.com/documentation/100511/0401/level-1-memory-system/parity-error-support/ghb-and-btac-data-corruption?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/level-1-memory-system/parity-error-support/ghb-and-btac-data-corruption",
    "Excerpt" : "GHB and BTAC data corruption The scheme provides parity error support for GHB RAMs and BTAC RAMs but ... Corruption in GHB data or BTAC data does not generate functional errors in the Cortex- ...",
    "FirstSentences" : "GHB and BTAC data corruption The scheme provides parity error support for GHB RAMs and BTAC RAMs but this support has limited diagnostic value. Corruption in GHB data or BTAC data does not ..."
  }, {
    "title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fe3521b89a395015c28e485",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
    "excerpt" : "21 September 2018 ... 18 November 2018 ... 11 June 2020 ... 28 October 2020 ... Non-Confidential Proprietary Notice ... Confidentiality ... Non-Confidential ... First EAC release of r1p3",
    "firstSentences" : "Arm® CoreLink™ CMN-600 Coherent Mesh Network Revision: r3p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100180_0302_01_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100180/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100180/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100180/0302/en",
      "excerpt" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink CMN-600 Coherent Mesh Network Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual ",
        "document_number" : "100180",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4412223",
        "sysurihash" : "OuF1ZAIm4y10xEJv",
        "urihash" : "OuF1ZAIm4y10xEJv",
        "sysuri" : "https://developer.arm.com/documentation/100180/0302/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1608731563000,
        "topparentid" : 4412223,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1608733211000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|5eec6f21e24a5e02d07b261d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|5eec6f21e24a5e02d07b261d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649083386000,
        "permanentid" : "8ee23d0f73c21b8b94f4bc37cf87dc19106aee09a258e2234627b7fba7c0",
        "syslanguage" : [ "English" ],
        "itemid" : "5fe3521b89a395015c28e483",
        "transactionid" : 863734,
        "title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual ",
        "products" : [ "CoreLink CMN-600" ],
        "date" : 1649083386000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100180:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083386784243055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 230,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083268275,
        "syssize" : 230,
        "sysdate" : 1649083386000,
        "haslayout" : "1",
        "topparent" : "4412223",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4412223,
        "content_description" : "This book is for the Arm CoreLink CMN-600 Coherent Mesh Network product.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083386000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100180/0302/?lang=en",
        "modified" : 1636097599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083386784243055,
        "uri" : "https://developer.arm.com/documentation/100180/0302/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100180/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100180/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100180/0302/en",
      "Excerpt" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink CMN-600 Coherent Mesh Network Technical ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100180/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100180/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100180/0302/en",
      "excerpt" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink CMN-600 Coherent Mesh Network Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual ",
        "document_number" : "100180",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4412223",
        "sysurihash" : "OuF1ZAIm4y10xEJv",
        "urihash" : "OuF1ZAIm4y10xEJv",
        "sysuri" : "https://developer.arm.com/documentation/100180/0302/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1608731563000,
        "topparentid" : 4412223,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1608733211000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|5eec6f21e24a5e02d07b261d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|5eec6f21e24a5e02d07b261d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649083386000,
        "permanentid" : "8ee23d0f73c21b8b94f4bc37cf87dc19106aee09a258e2234627b7fba7c0",
        "syslanguage" : [ "English" ],
        "itemid" : "5fe3521b89a395015c28e483",
        "transactionid" : 863734,
        "title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual ",
        "products" : [ "CoreLink CMN-600" ],
        "date" : 1649083386000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100180:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083386784243055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 230,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083268275,
        "syssize" : 230,
        "sysdate" : 1649083386000,
        "haslayout" : "1",
        "topparent" : "4412223",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4412223,
        "content_description" : "This book is for the Arm CoreLink CMN-600 Coherent Mesh Network product.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083386000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100180/0302/?lang=en",
        "modified" : 1636097599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083386784243055,
        "uri" : "https://developer.arm.com/documentation/100180/0302/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100180/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100180/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100180/0302/en",
      "Excerpt" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink CMN-600 Coherent Mesh Network Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual ",
      "document_number" : "100180",
      "document_version" : "0302",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4412223",
      "sysauthor" : "ARM",
      "sysurihash" : "QO1csWfo6JGñcS6ñ",
      "urihash" : "QO1csWfo6JGñcS6ñ",
      "sysuri" : "https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
      "keywords" : "Interconnect, AXI Interconnect, ACE, AMBA 5 CHI",
      "systransactionid" : 863734,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1608731563000,
      "topparentid" : 4412223,
      "numberofpages" : 1215,
      "sysconcepts" : "assignments ; lower register ; usage constraints ; higher register ; first non-configuration ; access targeting ; configurations ; registers ; phys ; transactions ; qos ; written permission ; sam ; ha ; identification information ; highest priority",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|5eec6f21e24a5e02d07b261d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|5eec6f21e24a5e02d07b261d" ],
      "attachmentparentid" : 4412223,
      "parentitem" : "5fe3521b89a395015c28e483",
      "concepts" : "assignments ; lower register ; usage constraints ; higher register ; first non-configuration ; access targeting ; configurations ; registers ; phys ; transactions ; qos ; written permission ; sam ; ha ; identification information ; highest priority",
      "documenttype" : "pdf",
      "isattachment" : "4412223",
      "sysindexeddate" : 1649083389000,
      "permanentid" : "f614a4234229f2a4633863aa82b8e230acd976b3fc4b6888a47872ec2d59",
      "syslanguage" : [ "English" ],
      "itemid" : "5fe3521b89a395015c28e485",
      "transactionid" : 863734,
      "title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual ",
      "subject" : "This book is for the Arm® CoreLink CMN-600 Coherent Mesh Network product.",
      "date" : 1649083388000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100180:0302:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083388348636667,
      "sysisattachment" : "4412223",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4412223,
      "size" : 6646342,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fe3521b89a395015c28e485",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083270801,
      "syssubject" : "This book is for the Arm® CoreLink CMN-600 Coherent Mesh Network product.",
      "syssize" : 6646342,
      "sysdate" : 1649083388000,
      "topparent" : "4412223",
      "author" : "ARM",
      "label_version" : "r3p2",
      "systopparentid" : 4412223,
      "content_description" : "This book is for the Arm CoreLink CMN-600 Coherent Mesh Network product.",
      "wordcount" : 6670,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083389000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fe3521b89a395015c28e485",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083388348636667,
      "uri" : "https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fe3521b89a395015c28e485",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
    "Excerpt" : "21 September 2018 ... 18 November 2018 ... 11 June 2020 ... 28 October 2020 ... Non-Confidential Proprietary Notice ... Confidentiality ... Non-Confidential ... First EAC release of r1p3",
    "FirstSentences" : "Arm® CoreLink™ CMN-600 Coherent Mesh Network Revision: r3p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100180_0302_01_en Arm® ..."
  }, {
    "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e906b9fc8052b1608760b6b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
    "excerpt" : "Change ... Document History Second documentation release for r1p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "firstSentences" : "ARM® Cortex®-A57 MPCore Processor Revision: r1p3 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI0488H ARM DDI0488H ARM® Cortex®-A57 MPCore Processor",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
      "firstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
        "document_number" : "ddi0488",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990720",
        "sysurihash" : "hoobr5qqMJhfT5LG",
        "urihash" : "hoobr5qqMJhfT5LG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1454362509000,
        "topparentid" : 4990720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523032000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083373000,
        "permanentid" : "018488ae463f2fd57a0b0a577905a1fc726d9cf2dbba91fcd278f8124879",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906b98c8052b1608760676",
        "transactionid" : 863734,
        "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A57" ],
        "date" : 1649083373000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0488:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083373927051443,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4507,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083097262,
        "syssize" : 4507,
        "sysdate" : 1649083373000,
        "haslayout" : "1",
        "topparent" : "4990720",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990720,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
        "wordcount" : 297,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083373000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0488/h/?lang=en",
        "modified" : 1639136932000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083373927051443,
        "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
      "FirstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    },
    "childResults" : [ {
      "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
      "firstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
        "document_number" : "ddi0488",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990720",
        "sysurihash" : "hoobr5qqMJhfT5LG",
        "urihash" : "hoobr5qqMJhfT5LG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1454362509000,
        "topparentid" : 4990720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523032000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083373000,
        "permanentid" : "018488ae463f2fd57a0b0a577905a1fc726d9cf2dbba91fcd278f8124879",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906b98c8052b1608760676",
        "transactionid" : 863734,
        "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A57" ],
        "date" : 1649083373000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0488:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083373927051443,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4507,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083097262,
        "syssize" : 4507,
        "sysdate" : 1649083373000,
        "haslayout" : "1",
        "topparent" : "4990720",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990720,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
        "wordcount" : 297,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083373000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0488/h/?lang=en",
        "modified" : 1639136932000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083373927051443,
        "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
      "FirstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    }, {
      "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "uri" : "https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
      "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
      "clickUri" : "https://developer.arm.com/documentation/ddi0488/h/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
      "excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "firstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0488",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990720",
          "sysurihash" : "hoobr5qqMJhfT5LG",
          "urihash" : "hoobr5qqMJhfT5LG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1454362509000,
          "topparentid" : 4990720,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523032000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083373000,
          "permanentid" : "018488ae463f2fd57a0b0a577905a1fc726d9cf2dbba91fcd278f8124879",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906b98c8052b1608760676",
          "transactionid" : 863734,
          "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A57" ],
          "date" : 1649083373000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0488:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083373927051443,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083097262,
          "syssize" : 4507,
          "sysdate" : 1649083373000,
          "haslayout" : "1",
          "topparent" : "4990720",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990720,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083373000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0488/h/?lang=en",
          "modified" : 1639136932000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083373927051443,
          "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "document_number" : "ddi0488",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990720",
        "sysurihash" : "8cDvCemPoJ6KbGU3",
        "urihash" : "8cDvCemPoJ6KbGU3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1454362509000,
        "topparentid" : 4990720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523032000,
        "sysconcepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A57",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "attachmentparentid" : 4990720,
        "parentitem" : "5e906b98c8052b1608760676",
        "concepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A57",
        "documenttype" : "html",
        "isattachment" : "4990720",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083369000,
        "permanentid" : "52a3d91942bbda96291d6e960b538749048d0e063a27c695c61509e32b48",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906b9ec8052b1608760a7f",
        "transactionid" : 863734,
        "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "products" : [ "Cortex-A57" ],
        "date" : 1649083369000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0488:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083369686151041,
        "sysisattachment" : "4990720",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990720,
        "size" : 383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0488/h/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083097246,
        "syssize" : 383,
        "sysdate" : 1649083369000,
        "haslayout" : "1",
        "topparent" : "4990720",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990720,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083369000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0488/h/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0488/h/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed?lang=en",
        "modified" : 1639136932000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083369686151041,
        "uri" : "https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
        "syscollection" : "default"
      },
      "Title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0488/h/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
      "Excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "FirstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ..."
    }, {
      "title" : "CTI Integration Test Channel In Acknowledge register",
      "uri" : "https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0488/h/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
      "excerpt" : "CTI Integration Test Channel In Acknowledge register The CTIITCHINACK characteristics are: ... Usage constraints Accessible through the internal memory-mapped interface and the ... [3:0]",
      "firstSentences" : "CTI Integration Test Channel In Acknowledge register The CTIITCHINACK characteristics are: Purpose Provides direct control of the channel in acknowledge signals. Usage constraints Accessible ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0488",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990720",
          "sysurihash" : "hoobr5qqMJhfT5LG",
          "urihash" : "hoobr5qqMJhfT5LG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1454362509000,
          "topparentid" : 4990720,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523032000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083373000,
          "permanentid" : "018488ae463f2fd57a0b0a577905a1fc726d9cf2dbba91fcd278f8124879",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906b98c8052b1608760676",
          "transactionid" : 863734,
          "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A57" ],
          "date" : 1649083373000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0488:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083373927051443,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083097262,
          "syssize" : 4507,
          "sysdate" : 1649083373000,
          "haslayout" : "1",
          "topparent" : "4990720",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990720,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083373000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0488/h/?lang=en",
          "modified" : 1639136932000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083373927051443,
          "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CTI Integration Test Channel In Acknowledge register ",
        "document_number" : "ddi0488",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990720",
        "sysurihash" : "Cvs2slK7I55NfCðv",
        "urihash" : "Cvs2slK7I55NfCðv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1454362509000,
        "topparentid" : 4990720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523032000,
        "sysconcepts" : "register summary ; access conditions ; assignments ; interface ; power domain ; RO WO ; internal memory-mapped ; Usage constraints ; direct control ; Integration Test",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "attachmentparentid" : 4990720,
        "parentitem" : "5e906b98c8052b1608760676",
        "concepts" : "register summary ; access conditions ; assignments ; interface ; power domain ; RO WO ; internal memory-mapped ; Usage constraints ; direct control ; Integration Test",
        "documenttype" : "html",
        "isattachment" : "4990720",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083369000,
        "permanentid" : "b2b8fe0c054d534a3ac63a794368b98f6a88084ae7ad5de101857419acc4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906b9dc8052b1608760967",
        "transactionid" : 863734,
        "title" : "CTI Integration Test Channel In Acknowledge register ",
        "products" : [ "Cortex-A57" ],
        "date" : 1649083369000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0488:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083369596836795,
        "sysisattachment" : "4990720",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990720,
        "size" : 886,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0488/h/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083097219,
        "syssize" : 886,
        "sysdate" : 1649083369000,
        "haslayout" : "1",
        "topparent" : "4990720",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990720,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083369000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0488/h/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0488/h/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register?lang=en",
        "modified" : 1639136932000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083369596836795,
        "uri" : "https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
        "syscollection" : "default"
      },
      "Title" : "CTI Integration Test Channel In Acknowledge register",
      "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0488/h/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
      "Excerpt" : "CTI Integration Test Channel In Acknowledge register The CTIITCHINACK characteristics are: ... Usage constraints Accessible through the internal memory-mapped interface and the ... [3:0]",
      "FirstSentences" : "CTI Integration Test Channel In Acknowledge register The CTIITCHINACK characteristics are: Purpose Provides direct control of the channel in acknowledge signals. Usage constraints Accessible ..."
    } ],
    "totalNumberOfChildResults" : 552,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
      "document_number" : "ddi0488",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4990720",
      "sysauthor" : "ARM",
      "sysurihash" : "BvftY4AFlsOHBkhg",
      "urihash" : "BvftY4AFlsOHBkhg",
      "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
      "systransactionid" : 863734,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1454362509000,
      "topparentid" : 4990720,
      "numberofpages" : 577,
      "sysconcepts" : "assignments ; register summary ; instructions ; configurations ; reset ; registers ; usage constraints ; AArch32 states ; memory-mapped interfaces ; maintenance operations ; power domains ; accessibility ; EL1 ; A57 processors ; interfaces ; Cryptography engine",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
      "attachmentparentid" : 4990720,
      "parentitem" : "5e906b98c8052b1608760676",
      "concepts" : "assignments ; register summary ; instructions ; configurations ; reset ; registers ; usage constraints ; AArch32 states ; memory-mapped interfaces ; maintenance operations ; power domains ; accessibility ; EL1 ; A57 processors ; interfaces ; Cryptography engine",
      "documenttype" : "pdf",
      "isattachment" : "4990720",
      "sysindexeddate" : 1649083373000,
      "permanentid" : "1a7e3ed8a6128c44def57a66026ed069720b930b0fe73dec038280e3aef8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e906b9fc8052b1608760b6b",
      "transactionid" : 863734,
      "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
      "subject" : "This document describes the ARM® Cortex®-A57 processor.",
      "date" : 1649083373000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0488:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083373135804587,
      "sysisattachment" : "4990720",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4990720,
      "size" : 3002982,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e906b9fc8052b1608760b6b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083102639,
      "syssubject" : "This document describes the ARM® Cortex®-A57 processor.",
      "syssize" : 3002982,
      "sysdate" : 1649083373000,
      "topparent" : "4990720",
      "author" : "ARM",
      "label_version" : "r1p3",
      "systopparentid" : 4990720,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
      "wordcount" : 6059,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083373000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e906b9fc8052b1608760b6b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083373135804587,
      "uri" : "https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e906b9fc8052b1608760b6b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
    "Excerpt" : "Change ... Document History Second documentation release for r1p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "FirstSentences" : "ARM® Cortex®-A57 MPCore Processor Revision: r1p3 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI0488H ARM DDI0488H ARM® Cortex®-A57 MPCore Processor"
  }, {
    "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa68fac7ac3233011edae44",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
    "excerpt" : "Neither the whole nor any part of the information contained in, or the product ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.1",
    "firstSentences" : "Cortex-A7 NEON Media Processing Engine Revision: r0p5 Technical Reference Manual Copyright © 2011-2013 ARM. All rights reserved. ARM DDI 0462F (ID051113) ARM DDI 0462F ID051113 Cortex-A7 NEON ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
      "excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "firstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "ddi0462",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3513326",
        "sysurihash" : "gyfCnSKOrnepPqZw",
        "urihash" : "gyfCnSKOrnepPqZw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311644000,
        "topparentid" : 3513326,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604751275000,
        "sysconcepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083364000,
        "permanentid" : "c8553a8181224b7382932cab927eb107bbacaa9c2a12799dd0a7fa1df6aa",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa68fab7ac3233011edae24",
        "transactionid" : 863734,
        "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649083364000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0462:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083364680067608,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2135,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083227086,
        "syssize" : 2135,
        "sysdate" : 1649083364000,
        "haslayout" : "1",
        "topparent" : "3513326",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3513326,
        "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
        "wordcount" : 164,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083364000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0462/f/?lang=en",
        "modified" : 1639132363000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083364680067608,
        "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
      "Excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "FirstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
    },
    "childResults" : [ {
      "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
      "excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "firstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "ddi0462",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3513326",
        "sysurihash" : "gyfCnSKOrnepPqZw",
        "urihash" : "gyfCnSKOrnepPqZw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311644000,
        "topparentid" : 3513326,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604751275000,
        "sysconcepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083364000,
        "permanentid" : "c8553a8181224b7382932cab927eb107bbacaa9c2a12799dd0a7fa1df6aa",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa68fab7ac3233011edae24",
        "transactionid" : 863734,
        "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649083364000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0462:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083364680067608,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2135,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083227086,
        "syssize" : 2135,
        "sysdate" : 1649083364000,
        "haslayout" : "1",
        "topparent" : "3513326",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3513326,
        "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
        "wordcount" : 164,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083364000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0462/f/?lang=en",
        "modified" : 1639132363000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083364680067608,
        "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
      "Excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "FirstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
    }, {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
      "excerpt" : "Programmers Model This chapter describes the Cortex-A7 NEON MPE programmers model. It contains the following sections: About the programmers model. ... Register summary.",
      "firstSentences" : "Programmers Model This chapter describes the Cortex-A7 NEON MPE programmers model. It contains the following sections: About the programmers model. Advanced SIMD and VFP register access. Register ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
        "excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "firstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0462",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3513326",
          "sysurihash" : "gyfCnSKOrnepPqZw",
          "urihash" : "gyfCnSKOrnepPqZw",
          "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1368311644000,
          "topparentid" : 3513326,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604751275000,
          "sysconcepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083364000,
          "permanentid" : "c8553a8181224b7382932cab927eb107bbacaa9c2a12799dd0a7fa1df6aa",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa68fab7ac3233011edae24",
          "transactionid" : 863734,
          "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1649083364000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0462:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083364680067608,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2135,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083227086,
          "syssize" : 2135,
          "sysdate" : 1649083364000,
          "haslayout" : "1",
          "topparent" : "3513326",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3513326,
          "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083364000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0462/f/?lang=en",
          "modified" : 1639132363000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083364680067608,
          "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
        "Excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "FirstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "ddi0462",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3513326",
        "sysurihash" : "NAtFRXYtqnxnnsSb",
        "urihash" : "NAtFRXYtqnxnnsSb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311644000,
        "topparentid" : 3513326,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604751275000,
        "sysconcepts" : "register ; Advanced SIMD ; programmers model",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 3513326,
        "parentitem" : "5fa68fab7ac3233011edae24",
        "concepts" : "register ; Advanced SIMD ; programmers model",
        "documenttype" : "html",
        "isattachment" : "3513326",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083360000,
        "permanentid" : "e571826605ddc7409cc10a9c0bcd5295ee22846380e4559411b6fee8e984",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa68fac7ac3233011edae35",
        "transactionid" : 863734,
        "title" : "Programmers Model ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649083360000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0462:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083360275166981,
        "sysisattachment" : "3513326",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3513326,
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083227070,
        "syssize" : 255,
        "sysdate" : 1649083360000,
        "haslayout" : "1",
        "topparent" : "3513326",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3513326,
        "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083360000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0462/f/Programmers-Model?lang=en",
        "modified" : 1639132363000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083360275166981,
        "uri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
      "Excerpt" : "Programmers Model This chapter describes the Cortex-A7 NEON MPE programmers model. It contains the following sections: About the programmers model. ... Register summary.",
      "FirstSentences" : "Programmers Model This chapter describes the Cortex-A7 NEON MPE programmers model. It contains the following sections: About the programmers model. Advanced SIMD and VFP register access. Register ..."
    }, {
      "title" : "Media and VFP Feature Register 1",
      "uri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
      "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
      "clickUri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
      "excerpt" : "[19:16] A_SIMD SPFP Advanced SIMD single-precision operations supported. ... [15:12] A_SIMD integer Advanced SIMD integer operations supported. ... [11:8] ... Value is 0x1. [7:4]",
      "firstSentences" : "Media and VFP Feature Register 1 The MVFR1 characteristics are: Purpose Together with MVFR0, describes the features that the NEON MPE provides. Usage constraints This register is: Only accessible ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
        "excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "firstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0462",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3513326",
          "sysurihash" : "gyfCnSKOrnepPqZw",
          "urihash" : "gyfCnSKOrnepPqZw",
          "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1368311644000,
          "topparentid" : 3513326,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604751275000,
          "sysconcepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083364000,
          "permanentid" : "c8553a8181224b7382932cab927eb107bbacaa9c2a12799dd0a7fa1df6aa",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa68fab7ac3233011edae24",
          "transactionid" : 863734,
          "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1649083364000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0462:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083364680067608,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2135,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083227086,
          "syssize" : 2135,
          "sysdate" : 1649083364000,
          "haslayout" : "1",
          "topparent" : "3513326",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3513326,
          "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083364000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0462/f/?lang=en",
          "modified" : 1639132363000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083364680067608,
          "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
        "Excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "FirstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Media and VFP Feature Register 1 ",
        "document_number" : "ddi0462",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3513326",
        "sysurihash" : "ZJzIZ5IHOJpsðHzZ",
        "urihash" : "ZJzIZ5IHOJpsðHzZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311644000,
        "topparentid" : 3513326,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604751275000,
        "sysconcepts" : "Advanced SIMD ; register access ; configurations ; CP11 ; CP10 ; shows the MVFR1 ; assignments ; arithmetic operations ; privileged modes ; Non-secure state ; Usage constraints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 3513326,
        "parentitem" : "5fa68fab7ac3233011edae24",
        "concepts" : "Advanced SIMD ; register access ; configurations ; CP11 ; CP10 ; shows the MVFR1 ; assignments ; arithmetic operations ; privileged modes ; Non-secure state ; Usage constraints",
        "documenttype" : "html",
        "isattachment" : "3513326",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083359000,
        "permanentid" : "b5723d31c7ee8f8ecd0efaf377bd05a7a9704c52b0fb84656d49a161a7c5",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa68fac7ac3233011edae3f",
        "transactionid" : 863734,
        "title" : "Media and VFP Feature Register 1 ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649083359000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0462:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083359631121687,
        "sysisattachment" : "3513326",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3513326,
        "size" : 1572,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083227054,
        "syssize" : 1572,
        "sysdate" : 1649083359000,
        "haslayout" : "1",
        "topparent" : "3513326",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3513326,
        "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083359000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0462/f/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1?lang=en",
        "modified" : 1639132363000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083359631121687,
        "uri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
        "syscollection" : "default"
      },
      "Title" : "Media and VFP Feature Register 1",
      "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
      "Excerpt" : "[19:16] A_SIMD SPFP Advanced SIMD single-precision operations supported. ... [15:12] A_SIMD integer Advanced SIMD integer operations supported. ... [11:8] ... Value is 0x1. [7:4]",
      "FirstSentences" : "Media and VFP Feature Register 1 The MVFR1 characteristics are: Purpose Together with MVFR0, describes the features that the NEON MPE provides. Usage constraints This register is: Only accessible ..."
    } ],
    "totalNumberOfChildResults" : 13,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
      "document_number" : "ddi0462",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3513326",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "VGYPlPivG7Eugr8K",
      "urihash" : "VGYPlPivG7Eugr8K",
      "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
      "keywords" : "Cortex-A, NEON",
      "systransactionid" : 863734,
      "copyright" : "Copyright ©€2011-2013 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1368311644000,
      "topparentid" : 3513326,
      "numberofpages" : 26,
      "sysconcepts" : "Advanced SIMD ; books ; vector operations ; ID register ; ARM ; documentation ; Cortex ; Instruction exception ; digital audio ; third parties ; extensions ; architecture ; publications ; coprocessors ; Adobe Acrobat ; active-LOW",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
      "attachmentparentid" : 3513326,
      "parentitem" : "5fa68fab7ac3233011edae24",
      "concepts" : "Advanced SIMD ; books ; vector operations ; ID register ; ARM ; documentation ; Cortex ; Instruction exception ; digital audio ; third parties ; extensions ; architecture ; publications ; coprocessors ; Adobe Acrobat ; active-LOW",
      "documenttype" : "pdf",
      "isattachment" : "3513326",
      "sysindexeddate" : 1649083366000,
      "permanentid" : "e48e610b8b77efe1faea7b619c51d40ec4bcdca15d55170b4e625482586c",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa68fac7ac3233011edae44",
      "transactionid" : 863734,
      "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
      "subject" : "The Cortex-A7 MPE implementation extends the Cortex-A7 functionality to provide full support for the ARMVector Floating-Point v4 (VFPv4) and the Advanced SIMD instruction sets.",
      "date" : 1649083366000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0462:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083366187024270,
      "sysisattachment" : "3513326",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3513326,
      "size" : 331901,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa68fac7ac3233011edae44",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083228299,
      "syssubject" : "The Cortex-A7 MPE implementation extends the Cortex-A7 functionality to provide full support for the ARMVector Floating-Point v4 (VFPv4) and the Advanced SIMD instruction sets.",
      "syssize" : 331901,
      "sysdate" : 1649083366000,
      "topparent" : "3513326",
      "author" : "ARM Limited",
      "label_version" : "r0p5",
      "systopparentid" : 3513326,
      "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
      "wordcount" : 875,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083366000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa68fac7ac3233011edae44",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083366187024270,
      "uri" : "https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa68fac7ac3233011edae44",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
    "Excerpt" : "Neither the whole nor any part of the information contained in, or the product ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.1",
    "FirstSentences" : "Cortex-A7 NEON Media Processing Engine Revision: r0p5 Technical Reference Manual Copyright © 2011-2013 ARM. All rights reserved. ARM DDI 0462F (ID051113) ARM DDI 0462F ID051113 Cortex-A7 NEON ..."
  }, {
    "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
    "uri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e2363b471823cb9de5825",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "firstSentences" : "ARM® CoreLink™ NIC-450 Network Interconnect Revision: r0p0 Technical Overview Copyright © 2016 ARM Limited or its affiliates. All rights reserved. ARM 100459_0000_01_en ARM® CoreLink™ NIC-450 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
      "uri" : "https://developer.arm.com/documentation/100459/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100459/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
      "firstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
        "document_number" : "100459",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454624",
        "sysurihash" : "v9NI3QAl1nPfXgwk",
        "urihash" : "v9NI3QAl1nPfXgwk",
        "sysuri" : "https://developer.arm.com/documentation/100459/0000/en",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1487074891000,
        "topparentid" : 3454624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585324899000,
        "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
        "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715668000,
        "permanentid" : "99d124d81d842e961c898acf9eec3d68e871d586d33bbdbf14ab652b1871",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2363b471823cb9de5805",
        "transactionid" : 861220,
        "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
        "products" : [ "CoreLink NIC-450" ],
        "date" : 1648715668000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100459:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715668508470156,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4176,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715666954,
        "syssize" : 4176,
        "sysdate" : 1648715668000,
        "haslayout" : "1",
        "topparent" : "3454624",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454624,
        "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
        "wordcount" : 277,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715668000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100459/0000/?lang=en",
        "modified" : 1636367233000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715668508470156,
        "uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/100459/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
      "FirstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
      "uri" : "https://developer.arm.com/documentation/100459/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100459/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
      "firstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
        "document_number" : "100459",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454624",
        "sysurihash" : "v9NI3QAl1nPfXgwk",
        "urihash" : "v9NI3QAl1nPfXgwk",
        "sysuri" : "https://developer.arm.com/documentation/100459/0000/en",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1487074891000,
        "topparentid" : 3454624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585324899000,
        "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
        "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715668000,
        "permanentid" : "99d124d81d842e961c898acf9eec3d68e871d586d33bbdbf14ab652b1871",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2363b471823cb9de5805",
        "transactionid" : 861220,
        "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
        "products" : [ "CoreLink NIC-450" ],
        "date" : 1648715668000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100459:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715668508470156,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4176,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715666954,
        "syssize" : 4176,
        "sysdate" : 1648715668000,
        "haslayout" : "1",
        "topparent" : "3454624",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454624,
        "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
        "wordcount" : 277,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715668000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100459/0000/?lang=en",
        "modified" : 1636367233000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715668508470156,
        "uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/100459/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
      "FirstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "ADB-400 key features",
      "uri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "printableUri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "clickUri" : "https://developer.arm.com/documentation/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "excerpt" : "ADB-400 key features The CoreLink ADB-400 AMBA Domain Bridge has different features ... You can use the ADB-400 AMBA Domain Bridge as two different types of bridges: A ... A clock bridge.",
      "firstSentences" : "ADB-400 key features The CoreLink ADB-400 AMBA Domain Bridge has different features depending on how it is being utilized. You can use the ADB-400 AMBA Domain Bridge as two different types of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
        "uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100459/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
        "firstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
          "document_number" : "100459",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454624",
          "sysurihash" : "v9NI3QAl1nPfXgwk",
          "urihash" : "v9NI3QAl1nPfXgwk",
          "sysuri" : "https://developer.arm.com/documentation/100459/0000/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1487074891000,
          "topparentid" : 3454624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585324899000,
          "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
          "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715668000,
          "permanentid" : "99d124d81d842e961c898acf9eec3d68e871d586d33bbdbf14ab652b1871",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2363b471823cb9de5805",
          "transactionid" : 861220,
          "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
          "products" : [ "CoreLink NIC-450" ],
          "date" : 1648715668000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100459:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715668508470156,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4176,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715666954,
          "syssize" : 4176,
          "sysdate" : 1648715668000,
          "haslayout" : "1",
          "topparent" : "3454624",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454624,
          "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
          "wordcount" : 277,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715668000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100459/0000/?lang=en",
          "modified" : 1636367233000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715668508470156,
          "uri" : "https://developer.arm.com/documentation/100459/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
        "FirstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ADB-400 key features ",
        "document_number" : "100459",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454624",
        "sysurihash" : "W2XfbpVnBYL45vow",
        "urihash" : "W2XfbpVnBYL45vow",
        "sysuri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
        "systransactionid" : 785786,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1487074891000,
        "topparentid" : 3454624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585324899000,
        "sysconcepts" : "ADB ; synchronizers ; Presence ; powerdown functionality ; output registers ; FIFO depths ; Address widths ; AXI4",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
        "attachmentparentid" : 3454624,
        "parentitem" : "5e7e2363b471823cb9de5805",
        "concepts" : "ADB ; synchronizers ; Presence ; powerdown functionality ; output registers ; FIFO depths ; Address widths ; AXI4",
        "documenttype" : "html",
        "isattachment" : "3454624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644607070000,
        "permanentid" : "0d080ba09fed27e4913984a595683c60527eae1d457c82f94f7acda7070d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2363b471823cb9de5819",
        "transactionid" : 785786,
        "title" : "ADB-400 key features ",
        "products" : [ "CoreLink NIC-450" ],
        "date" : 1644607070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100459:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644607070201061670,
        "sysisattachment" : "3454624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454624,
        "size" : 1015,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644607063522,
        "syssize" : 1015,
        "sysdate" : 1644607070000,
        "haslayout" : "1",
        "topparent" : "3454624",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454624,
        "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644607070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
        "modified" : 1636367233000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644607070201061670,
        "uri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
        "syscollection" : "default"
      },
      "Title" : "ADB-400 key features",
      "Uri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "ClickUri" : "https://developer.arm.com/documentation/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "Excerpt" : "ADB-400 key features The CoreLink ADB-400 AMBA Domain Bridge has different features ... You can use the ADB-400 AMBA Domain Bridge as two different types of bridges: A ... A clock bridge.",
      "FirstSentences" : "ADB-400 key features The CoreLink ADB-400 AMBA Domain Bridge has different features depending on how it is being utilized. You can use the ADB-400 AMBA Domain Bridge as two different types of ..."
    }, {
      "title" : "About the CoreLink NIC-450 Network Interconnect",
      "uri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "printableUri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "clickUri" : "https://developer.arm.com/documentation/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "excerpt" : "About the CoreLink NIC-450 Network Interconnect The ARM CoreLink NIC-450 Network Interconnect is a library ... The CoreLink NIC-450 Network Interconnect is a bundle of key interconnect IP that ...",
      "firstSentences" : "About the CoreLink NIC-450 Network Interconnect The ARM CoreLink NIC-450 Network Interconnect is a library of highly configurable and multi-power domain tools. The CoreLink NIC-450 Network ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
        "uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100459/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
        "firstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
          "document_number" : "100459",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454624",
          "sysurihash" : "v9NI3QAl1nPfXgwk",
          "urihash" : "v9NI3QAl1nPfXgwk",
          "sysuri" : "https://developer.arm.com/documentation/100459/0000/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1487074891000,
          "topparentid" : 3454624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585324899000,
          "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
          "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715668000,
          "permanentid" : "99d124d81d842e961c898acf9eec3d68e871d586d33bbdbf14ab652b1871",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2363b471823cb9de5805",
          "transactionid" : 861220,
          "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
          "products" : [ "CoreLink NIC-450" ],
          "date" : 1648715668000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100459:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715668508470156,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4176,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715666954,
          "syssize" : 4176,
          "sysdate" : 1648715668000,
          "haslayout" : "1",
          "topparent" : "3454624",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454624,
          "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
          "wordcount" : 277,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715668000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100459/0000/?lang=en",
          "modified" : 1636367233000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715668508470156,
          "uri" : "https://developer.arm.com/documentation/100459/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
        "FirstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the CoreLink NIC-450 Network Interconnect ",
        "document_number" : "100459",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454624",
        "sysurihash" : "HLW9q0dRv9ukooig",
        "urihash" : "HLW9q0dRv9ukooig",
        "sysuri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
        "systransactionid" : 785786,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1487074891000,
        "topparentid" : 3454624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585324899000,
        "sysconcepts" : "CoreLink NIC ; network ; configurability ; Domain Bridge ; IP ; Advanced Quality ; design requirements ; employs algorithms ; low-power interfaces ; Low Power Distributor ; bundle of key ; optimization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
        "attachmentparentid" : 3454624,
        "parentitem" : "5e7e2363b471823cb9de5805",
        "concepts" : "CoreLink NIC ; network ; configurability ; Domain Bridge ; IP ; Advanced Quality ; design requirements ; employs algorithms ; low-power interfaces ; Low Power Distributor ; bundle of key ; optimization",
        "documenttype" : "html",
        "isattachment" : "3454624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644607068000,
        "permanentid" : "4971fbfd999d665521a84a160431036fc840dc03597be4b3121e72676e5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2363b471823cb9de580b",
        "transactionid" : 785786,
        "title" : "About the CoreLink NIC-450 Network Interconnect ",
        "products" : [ "CoreLink NIC-450" ],
        "date" : 1644607067000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100459:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644607067621648944,
        "sysisattachment" : "3454624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454624,
        "size" : 1216,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644607063522,
        "syssize" : 1216,
        "sysdate" : 1644607067000,
        "haslayout" : "1",
        "topparent" : "3454624",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454624,
        "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644607068000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
        "modified" : 1636367233000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644607067621648944,
        "uri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
        "syscollection" : "default"
      },
      "Title" : "About the CoreLink NIC-450 Network Interconnect",
      "Uri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "ClickUri" : "https://developer.arm.com/documentation/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "Excerpt" : "About the CoreLink NIC-450 Network Interconnect The ARM CoreLink NIC-450 Network Interconnect is a library ... The CoreLink NIC-450 Network Interconnect is a bundle of key interconnect IP that ...",
      "FirstSentences" : "About the CoreLink NIC-450 Network Interconnect The ARM CoreLink NIC-450 Network Interconnect is a library of highly configurable and multi-power domain tools. The CoreLink NIC-450 Network ..."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
      "document_number" : "100459",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3454624",
      "sysauthor" : "ARM",
      "sysurihash" : "ZL4UhCDIBzNV6ðe3",
      "urihash" : "ZL4UhCDIBzNV6ðe3",
      "sysuri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
      "keywords" : "Network Interconnect, NIC-450, NIC-400, Interconnect, Corelink",
      "systransactionid" : 861220,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1487074891000,
      "topparentid" : 3454624,
      "numberofpages" : 28,
      "sysconcepts" : "configurations ; networks ; implementations ; interfaces ; CoreLink ; NIC ; CoreLink NIC ; arm ; documentation ; third parties ; books ; written agreement ; export laws ; provisions ; optimization ; integrators",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
      "attachmentparentid" : 3454624,
      "parentitem" : "5e7e2363b471823cb9de5805",
      "concepts" : "configurations ; networks ; implementations ; interfaces ; CoreLink ; NIC ; CoreLink NIC ; arm ; documentation ; third parties ; books ; written agreement ; export laws ; provisions ; optimization ; integrators",
      "documenttype" : "pdf",
      "isattachment" : "3454624",
      "sysindexeddate" : 1648715669000,
      "permanentid" : "f88d1f2671e2a9221098c4d341984d4a147a9a6e906bfac615ed5b5d4de4",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e2363b471823cb9de5825",
      "transactionid" : 861220,
      "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
      "subject" : "This book is for the ARM® CoreLink NIC-450 Network Interconnect.",
      "date" : 1648715669000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100459:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715669485781080,
      "sysisattachment" : "3454624",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3454624,
      "size" : 456042,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e2363b471823cb9de5825",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715668255,
      "syssubject" : "This book is for the ARM® CoreLink NIC-450 Network Interconnect.",
      "syssize" : 456042,
      "sysdate" : 1648715669000,
      "topparent" : "3454624",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3454624,
      "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
      "wordcount" : 1031,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715669000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e2363b471823cb9de5825",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715669485781080,
      "uri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
    "Uri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e2363b471823cb9de5825",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "Excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "FirstSentences" : "ARM® CoreLink™ NIC-450 Network Interconnect Revision: r0p0 Technical Overview Copyright © 2016 ARM Limited or its affiliates. All rights reserved. ARM 100459_0000_01_en ARM® CoreLink™ NIC-450 ..."
  }, {
    "title" : "Introduction",
    "uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "printableUri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "clickUri" : "https://developer.arm.com/documentation/101526/0101/Introduction?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "excerpt" : "Introduction This chapter introduces the SIE-300 AXI5 System IP for Embedded. It contains the following sections: About the AXI5 System IP for Embedded Compliance Configurable options ...",
    "firstSentences" : "Introduction This chapter introduces the SIE-300 AXI5 System IP for Embedded. It contains the following sections: About the AXI5 System IP for Embedded Compliance Configurable options Product ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101526/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101526/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
        "document_number" : "101526",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4964032",
        "sysurihash" : "LL50ð9QgXtScñSdP",
        "urihash" : "LL50ð9QgXtScñSdP",
        "sysuri" : "https://developer.arm.com/documentation/101526/0101/en",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594982456000,
        "topparentid" : 4964032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595515898000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715654000,
        "permanentid" : "7fff8d84599fa15abee063d453f61a59289d53ffc7b937e549dbb6874b6d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19a3fa20b7cf4bc524c761",
        "transactionid" : 861220,
        "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SIE-300" ],
        "date" : 1648715654000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101526:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715654231992447,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4477,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715649853,
        "syssize" : 4477,
        "sysdate" : 1648715654000,
        "haslayout" : "1",
        "topparent" : "4964032",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4964032,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
        "wordcount" : 299,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715654000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101526/0101/?lang=en",
        "modified" : 1636639531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715654231992447,
        "uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101526/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Intra-bridge Q-Channels",
      "uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "printableUri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "clickUri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "excerpt" : "Intra-bridge Q-Channels The sides of each Bridge component communicate using a Q-Channel interface for ... The intra-bridge Q-Channel interface coordinates the powering down of the entire ...",
      "firstSentences" : "Intra-bridge Q-Channels The sides of each Bridge component communicate using a Q-Channel interface for power control. The intra-bridge Q-Channel interface coordinates the powering down of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "document_number" : "101526",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4964032",
          "sysurihash" : "LL50ð9QgXtScñSdP",
          "urihash" : "LL50ð9QgXtScñSdP",
          "sysuri" : "https://developer.arm.com/documentation/101526/0101/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594982456000,
          "topparentid" : 4964032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1595515898000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715654000,
          "permanentid" : "7fff8d84599fa15abee063d453f61a59289d53ffc7b937e549dbb6874b6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f19a3fa20b7cf4bc524c761",
          "transactionid" : 861220,
          "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-300" ],
          "date" : 1648715654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101526:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715654231992447,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4477,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715649853,
          "syssize" : 4477,
          "sysdate" : 1648715654000,
          "haslayout" : "1",
          "topparent" : "4964032",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4964032,
          "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
          "wordcount" : 299,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101526/0101/?lang=en",
          "modified" : 1636639531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715654231992447,
          "uri" : "https://developer.arm.com/documentation/101526/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Intra-bridge Q-Channels ",
        "document_number" : "101526",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4964032",
        "sysurihash" : "4uQ7r7lCðvC4xAP1",
        "urihash" : "4uQ7r7lCðvC4xAP1",
        "sysuri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594982456000,
        "topparentid" : 4964032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595515898000,
        "sysconcepts" : "quiescence request ; external gating ; powering ; interface ; bridge ; intra-bridge ; extra signal ; communication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
        "attachmentparentid" : 4964032,
        "parentitem" : "5f19a3fa20b7cf4bc524c761",
        "concepts" : "quiescence request ; external gating ; powering ; interface ; bridge ; intra-bridge ; extra signal ; communication",
        "documenttype" : "html",
        "isattachment" : "4964032",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715658000,
        "permanentid" : "52cac02e814acda4e7e3773d6f9840708ac87543288fb4c4de4ee555a745",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19a3fa20b7cf4bc524c789",
        "transactionid" : 861220,
        "title" : "Intra-bridge Q-Channels ",
        "products" : [ "CoreLink SIE-300" ],
        "date" : 1648715658000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101526:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715658451580444,
        "sysisattachment" : "4964032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4964032,
        "size" : 866,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715649853,
        "syssize" : 866,
        "sysdate" : 1648715658000,
        "haslayout" : "1",
        "topparent" : "4964032",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4964032,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
        "wordcount" : 61,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
        "modified" : 1636639531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715658451580444,
        "uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
        "syscollection" : "default"
      },
      "Title" : "Intra-bridge Q-Channels",
      "Uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "ClickUri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "Excerpt" : "Intra-bridge Q-Channels The sides of each Bridge component communicate using a Q-Channel interface for ... The intra-bridge Q-Channel interface coordinates the powering down of the entire ...",
      "FirstSentences" : "Intra-bridge Q-Channels The sides of each Bridge component communicate using a Q-Channel interface for power control. The intra-bridge Q-Channel interface coordinates the powering down of the ..."
    }, {
      "title" : "About the AXI5 System IP for Embedded",
      "uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "printableUri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "clickUri" : "https://developer.arm.com/documentation/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "excerpt" : "About the AXI5 System IP for Embedded The SIE-300 AXI5 System IP for Embedded provides a set of ... The components can protect peripherals and memories that are unaware of security, so that a ...",
      "firstSentences" : "About the AXI5 System IP for Embedded The SIE-300 AXI5 System IP for Embedded provides a set of configurable AXI5 security-aware components. The components can protect peripherals and memories ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "document_number" : "101526",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4964032",
          "sysurihash" : "LL50ð9QgXtScñSdP",
          "urihash" : "LL50ð9QgXtScñSdP",
          "sysuri" : "https://developer.arm.com/documentation/101526/0101/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594982456000,
          "topparentid" : 4964032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1595515898000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715654000,
          "permanentid" : "7fff8d84599fa15abee063d453f61a59289d53ffc7b937e549dbb6874b6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f19a3fa20b7cf4bc524c761",
          "transactionid" : 861220,
          "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-300" ],
          "date" : 1648715654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101526:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715654231992447,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4477,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715649853,
          "syssize" : 4477,
          "sysdate" : 1648715654000,
          "haslayout" : "1",
          "topparent" : "4964032",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4964032,
          "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
          "wordcount" : 299,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101526/0101/?lang=en",
          "modified" : 1636639531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715654231992447,
          "uri" : "https://developer.arm.com/documentation/101526/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the AXI5 System IP for Embedded ",
        "document_number" : "101526",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4964032",
        "sysurihash" : "CSEñrBFeIzic0XfZ",
        "urihash" : "CSEñrBFeIzic0XfZ",
        "sysuri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594982456000,
        "topparentid" : 4964032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595515898000,
        "sysconcepts" : "security ; transactions ; access control ; clocks ; memories ; peripherals ; bridges ; synchronizing ; frequency ratio ; AXI5 interfaces ; downstream ; explicitly asked ; domain boundary",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
        "attachmentparentid" : 4964032,
        "parentitem" : "5f19a3fa20b7cf4bc524c761",
        "concepts" : "security ; transactions ; access control ; clocks ; memories ; peripherals ; bridges ; synchronizing ; frequency ratio ; AXI5 interfaces ; downstream ; explicitly asked ; domain boundary",
        "documenttype" : "html",
        "isattachment" : "4964032",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715658000,
        "permanentid" : "4d37fbad9178aeb1f1d7b23f4268b9eb1fe35baf2571bfe6bcc7ec7869a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19a3fa20b7cf4bc524c767",
        "transactionid" : 861220,
        "title" : "About the AXI5 System IP for Embedded ",
        "products" : [ "CoreLink SIE-300" ],
        "date" : 1648715658000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101526:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715658387354706,
        "sysisattachment" : "4964032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4964032,
        "size" : 1862,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715649853,
        "syssize" : 1862,
        "sysdate" : 1648715658000,
        "haslayout" : "1",
        "topparent" : "4964032",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4964032,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
        "modified" : 1636639531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715658387354706,
        "uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
        "syscollection" : "default"
      },
      "Title" : "About the AXI5 System IP for Embedded",
      "Uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "ClickUri" : "https://developer.arm.com/documentation/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "Excerpt" : "About the AXI5 System IP for Embedded The SIE-300 AXI5 System IP for Embedded provides a set of ... The components can protect peripherals and memories that are unaware of security, so that a ...",
      "FirstSentences" : "About the AXI5 System IP for Embedded The SIE-300 AXI5 System IP for Embedded provides a set of configurable AXI5 security-aware components. The components can protect peripherals and memories ..."
    }, {
      "title" : "External gating of the AXI interface (upstream)",
      "uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "printableUri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "clickUri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "excerpt" : "External gating of the AXI interface (upstream) The upstream side of each bridge component has a Q- ... An external device can use the Q-Channel interface to gate transactions on the AXI ...",
      "firstSentences" : "External gating of the AXI interface (upstream) The upstream side of each bridge component has a Q-Channel device interface. An external device can use the Q-Channel interface to gate transactions ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "document_number" : "101526",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4964032",
          "sysurihash" : "LL50ð9QgXtScñSdP",
          "urihash" : "LL50ð9QgXtScñSdP",
          "sysuri" : "https://developer.arm.com/documentation/101526/0101/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594982456000,
          "topparentid" : 4964032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1595515898000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715654000,
          "permanentid" : "7fff8d84599fa15abee063d453f61a59289d53ffc7b937e549dbb6874b6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f19a3fa20b7cf4bc524c761",
          "transactionid" : 861220,
          "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-300" ],
          "date" : 1648715654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101526:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715654231992447,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4477,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715649853,
          "syssize" : 4477,
          "sysdate" : 1648715654000,
          "haslayout" : "1",
          "topparent" : "4964032",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4964032,
          "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
          "wordcount" : 299,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101526/0101/?lang=en",
          "modified" : 1636639531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715654231992447,
          "uri" : "https://developer.arm.com/documentation/101526/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External gating of the AXI interface (upstream) ",
        "document_number" : "101526",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4964032",
        "sysurihash" : "yqitð7rlsBvFPiYm",
        "urihash" : "yqitð7rlsBvFPiYm",
        "sysuri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594982456000,
        "topparentid" : 4964032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595515898000,
        "sysconcepts" : "bridge component ; gating request ; AXI transactions ; upstream ; qreqn ; signals ; goes ; resp ; slave error ; internal buffers ; ongoing transfer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
        "attachmentparentid" : 4964032,
        "parentitem" : "5f19a3fa20b7cf4bc524c761",
        "concepts" : "bridge component ; gating request ; AXI transactions ; upstream ; qreqn ; signals ; goes ; resp ; slave error ; internal buffers ; ongoing transfer",
        "documenttype" : "html",
        "isattachment" : "4964032",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715658000,
        "permanentid" : "3d89be0d6b83d0f5b33794d3e39cfe49f64704795445c5373fdafc9e720f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19a3fa20b7cf4bc524c78a",
        "transactionid" : 861220,
        "title" : "External gating of the AXI interface (upstream) ",
        "products" : [ "CoreLink SIE-300" ],
        "date" : 1648715658000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101526:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715658314365352,
        "sysisattachment" : "4964032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4964032,
        "size" : 1148,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715649853,
        "syssize" : 1148,
        "sysdate" : 1648715658000,
        "haslayout" : "1",
        "topparent" : "4964032",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4964032,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
        "modified" : 1636639531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715658314365352,
        "uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
        "syscollection" : "default"
      },
      "Title" : "External gating of the AXI interface (upstream)",
      "Uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "ClickUri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "Excerpt" : "External gating of the AXI interface (upstream) The upstream side of each bridge component has a Q- ... An external device can use the Q-Channel interface to gate transactions on the AXI ...",
      "FirstSentences" : "External gating of the AXI interface (upstream) The upstream side of each bridge component has a Q-Channel device interface. An external device can use the Q-Channel interface to gate transactions ..."
    } ],
    "totalNumberOfChildResults" : 73,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Introduction ",
      "document_number" : "101526",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4964032",
      "sysurihash" : "ltcñWf87rQIelSyh",
      "urihash" : "ltcñWf87rQIelSyh",
      "sysuri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
      "systransactionid" : 861220,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1594982456000,
      "topparentid" : 4964032,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1595515898000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
      "attachmentparentid" : 4964032,
      "parentitem" : "5f19a3fa20b7cf4bc524c761",
      "documenttype" : "html",
      "isattachment" : "4964032",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715658000,
      "permanentid" : "744c02a344de1e383de45bfc21046c92c77ce5b869a297d363010a10e677",
      "syslanguage" : [ "English" ],
      "itemid" : "5f19a3fa20b7cf4bc524c766",
      "transactionid" : 861220,
      "title" : "Introduction ",
      "products" : [ "CoreLink SIE-300" ],
      "date" : 1648715658000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101526:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715658549702258,
      "sysisattachment" : "4964032",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4964032,
      "size" : 253,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101526/0101/Introduction?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715649853,
      "syssize" : 253,
      "sysdate" : 1648715658000,
      "haslayout" : "1",
      "topparent" : "4964032",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4964032,
      "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715658000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/Introduction?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101526/0101/Introduction?lang=en",
      "modified" : 1636639531000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715658549702258,
      "uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
      "syscollection" : "default"
    },
    "Title" : "Introduction",
    "Uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "ClickUri" : "https://developer.arm.com/documentation/101526/0101/Introduction?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "Excerpt" : "Introduction This chapter introduces the SIE-300 AXI5 System IP for Embedded. It contains the following sections: About the AXI5 System IP for Embedded Compliance Configurable options ...",
    "FirstSentences" : "Introduction This chapter introduces the SIE-300 AXI5 System IP for Embedded. It contains the following sections: About the AXI5 System IP for Embedded Compliance Configurable options Product ..."
  }, {
    "title" : "AC Parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "excerpt" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ... It contains the following sections: About AC timing parameters CLK, HCLKEN, and ... AC Parameters Arm9",
    "firstSentences" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ARM968E-S processor. It contains the following sections: About AC timing parameters CLK, HCLKEN, and HRESETn ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM968E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM968E-S Technical Reference Manual ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "53fxN2b47ijwqUYP",
        "urihash" : "53fxN2b47ijwqUYP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148338000,
        "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d17fd977155116a70ec",
        "transactionid" : 864250,
        "title" : "ARM968E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649148338000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148338168918826,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2050,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939135,
        "syssize" : 2050,
        "sysdate" : 1649148338000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148338168918826,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM968E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM968E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM968E-S Technical Reference Manual ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "53fxN2b47ijwqUYP",
        "urihash" : "53fxN2b47ijwqUYP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148338000,
        "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d17fd977155116a70ec",
        "transactionid" : 864250,
        "title" : "ARM968E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649148338000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148338168918826,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2050,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939135,
        "syssize" : 2050,
        "sysdate" : 1649148338000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148338168918826,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM968E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Communications using the debug comms channel",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "excerpt" : "Receiving a message from the debugger Transferring a message from the debugger to the processor is similar ... The write sets the R bit. ... Communications using the debug comms channel Arm9",
      "firstSentences" : "Communications using the debug comms channel Messages can be sent and received using the debug comms channel as described in: Sending a message to the debugger Receiving a message from the debugger.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM968E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM968E-S Technical Reference Manual ",
          "document_number" : "ddi0311",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495247",
          "sysurihash" : "53fxN2b47ijwqUYP",
          "urihash" : "53fxN2b47ijwqUYP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "systransactionid" : 864250,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1165339622000,
          "topparentid" : 3495247,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375959000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148338000,
          "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d17fd977155116a70ec",
          "transactionid" : 864250,
          "title" : "ARM968E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649148338000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0311:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148338168918826,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2050,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147939135,
          "syssize" : 2050,
          "sysdate" : 1649148338000,
          "haslayout" : "1",
          "topparent" : "3495247",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495247,
          "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148338000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0311/d/?lang=en",
          "modified" : 1639042878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148338168918826,
          "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM968E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Communications using the debug comms channel ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "GcRPxh2PQdKPsoes",
        "urihash" : "GcRPxh2PQdKPsoes",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "comms channel ; Data Register ; debugger ; previously written ; CP14 ; instruction ; sent ; Communications",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3495247,
        "parentitem" : "5e8e2d17fd977155116a70ec",
        "concepts" : "comms channel ; Data Register ; debugger ; previously written ; CP14 ; instruction ; sent ; Communications",
        "documenttype" : "html",
        "isattachment" : "3495247",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148338000,
        "permanentid" : "e21c87b13e55b86aa06c111143b438058dbd10aa02236575f372f4c72f4a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d19fd977155116a7178",
        "transactionid" : 864250,
        "title" : "Communications using the debug comms channel ",
        "products" : [ "Arm9" ],
        "date" : 1649148338000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148338132926939,
        "sysisattachment" : "3495247",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495247,
        "size" : 2024,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939103,
        "syssize" : 2024,
        "sysdate" : 1649148338000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148338132926939,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
        "syscollection" : "default"
      },
      "Title" : "Communications using the debug comms channel",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "Excerpt" : "Receiving a message from the debugger Transferring a message from the debugger to the processor is similar ... The write sets the R bit. ... Communications using the debug comms channel Arm9",
      "FirstSentences" : "Communications using the debug comms channel Messages can be sent and received using the debug comms channel as described in: Sending a message to the debugger Receiving a message from the debugger."
    }, {
      "title" : "CP15 c15 Configuration Control Register",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "excerpt" : "Reset clears the D bit. ... [15:3] - Should Be Zero. ... Reset sets the FM bit. ... Reset clears the IM bit. [0] - Should Be Zero. CP15 c15 Configuration Control Register Arm9",
      "firstSentences" : "CP15 c15 Configuration Control Register Use the read\\/write Configuration Control Register to: stall ITCM or DTCM accesses when the ITCM or DTCM write buffer contains data disable the Instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM968E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM968E-S Technical Reference Manual ",
          "document_number" : "ddi0311",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495247",
          "sysurihash" : "53fxN2b47ijwqUYP",
          "urihash" : "53fxN2b47ijwqUYP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "systransactionid" : 864250,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1165339622000,
          "topparentid" : 3495247,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375959000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148338000,
          "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d17fd977155116a70ec",
          "transactionid" : 864250,
          "title" : "ARM968E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649148338000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0311:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148338168918826,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2050,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147939135,
          "syssize" : 2050,
          "sysdate" : 1649148338000,
          "haslayout" : "1",
          "topparent" : "3495247",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495247,
          "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148338000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0311/d/?lang=en",
          "modified" : 1639042878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148338168918826,
          "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM968E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CP15 c15 Configuration Control Register ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "tð42ylIU8ryJf8Df",
        "urihash" : "tð42ylIU8ryJf8Df",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "processor clocks ; instruction prefetch ; accesses ; subsequent reads ; Reset ; nIRQ ; IRQ ; exit ; nonsequential transfers ; Asserting",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3495247,
        "parentitem" : "5e8e2d17fd977155116a70ec",
        "concepts" : "processor clocks ; instruction prefetch ; accesses ; subsequent reads ; Reset ; nIRQ ; IRQ ; exit ; nonsequential transfers ; Asserting",
        "documenttype" : "html",
        "isattachment" : "3495247",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148337000,
        "permanentid" : "74a86a071bc44dcab57ad091b320ec61f84941432a2ea056f4a4271397e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d18fd977155116a711e",
        "transactionid" : 864250,
        "title" : "CP15 c15 Configuration Control Register ",
        "products" : [ "Arm9" ],
        "date" : 1649148337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148337685061856,
        "sysisattachment" : "3495247",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495247,
        "size" : 2510,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939025,
        "syssize" : 2510,
        "sysdate" : 1649148337000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148337685061856,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
        "syscollection" : "default"
      },
      "Title" : "CP15 c15 Configuration Control Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "Excerpt" : "Reset clears the D bit. ... [15:3] - Should Be Zero. ... Reset sets the FM bit. ... Reset clears the IM bit. [0] - Should Be Zero. CP15 c15 Configuration Control Register Arm9",
      "FirstSentences" : "CP15 c15 Configuration Control Register Use the read\\/write Configuration Control Register to: stall ITCM or DTCM accesses when the ITCM or DTCM write buffer contains data disable the Instruction ..."
    } ],
    "totalNumberOfChildResults" : 154,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AC Parameters ",
      "document_number" : "ddi0311",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3495247",
      "sysurihash" : "gc3fpTpVpcy0UuzG",
      "urihash" : "gc3fpTpVpcy0UuzG",
      "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
      "systransactionid" : 864250,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1165339622000,
      "topparentid" : 3495247,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375959000,
      "sysconcepts" : "timing parameters ; INTEST wrapper ; bus master",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3495247,
      "parentitem" : "5e8e2d17fd977155116a70ec",
      "concepts" : "timing parameters ; INTEST wrapper ; bus master",
      "documenttype" : "html",
      "isattachment" : "3495247",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148340000,
      "permanentid" : "7b57ff7241e90bbe56207cc74ef145e59e7a53599204d75bb58c05243248",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2d19fd977155116a7193",
      "transactionid" : 864250,
      "title" : "AC Parameters ",
      "products" : [ "Arm9" ],
      "date" : 1649148340000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0311:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148340274675975,
      "sysisattachment" : "3495247",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3495247,
      "size" : 504,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147939135,
      "syssize" : 504,
      "sysdate" : 1649148340000,
      "haslayout" : "1",
      "topparent" : "3495247",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495247,
      "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148340000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0311/d/ac-parameters?lang=en",
      "modified" : 1639042878000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148340274675975,
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
      "syscollection" : "default"
    },
    "Title" : "AC Parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "Excerpt" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ... It contains the following sections: About AC timing parameters CLK, HCLKEN, and ... AC Parameters Arm9",
    "FirstSentences" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ARM968E-S processor. It contains the following sections: About AC timing parameters CLK, HCLKEN, and HRESETn ..."
  }, {
    "title" : "Design for Test",
    "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "excerpt" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ...",
    "firstSentences" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ports IDDQ.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM10RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM10RV Technical Reference Manual ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "C8Ddpqhv8RbQWNYB",
        "urihash" : "C8Ddpqhv8RbQWNYB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "systransactionid" : 864249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148302000,
        "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a4313",
        "transactionid" : 864249,
        "title" : "ETM10RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148302000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148302506861077,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 1802,
        "sysdate" : 1649148302000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148302000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148302506861077,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM10RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "About DFT",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "excerpt" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test ... The wrapper provides a single serial scan ring around the entire periphery, and ...",
      "firstSentences" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test wrapper. The wrapper provides a single serial scan ring around the entire periphery, and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM10RV Technical Reference Manual ",
          "document_number" : "ddi0245",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477311",
          "sysurihash" : "C8Ddpqhv8RbQWNYB",
          "urihash" : "C8Ddpqhv8RbQWNYB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "systransactionid" : 864249,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172757129000,
          "topparentid" : 3477311,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371115000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148302000,
          "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a2bfd977155116a4313",
          "transactionid" : 864249,
          "title" : "ETM10RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649148302000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0245:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148302506861077,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1802,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147936872,
          "syssize" : 1802,
          "sysdate" : 1649148302000,
          "haslayout" : "1",
          "topparent" : "3477311",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477311,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148302000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0245/b/?lang=en",
          "modified" : 1638977215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148302506861077,
          "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About DFT ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "ZHowVeaycBqmað72",
        "urihash" : "ZHowVeaycBqmað72",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "functional core ; design units ; test wrapper ; control ; scan ; minimal amount ; quality measurement ; tester",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3477311,
        "parentitem" : "5e8e1a2bfd977155116a4313",
        "concepts" : "functional core ; design units ; test wrapper ; control ; scan ; minimal amount ; quality measurement ; tester",
        "documenttype" : "html",
        "isattachment" : "3477311",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148337000,
        "permanentid" : "14e4384fb79576d56ab097b350569d5e5b5fdb8f658d9ad84690e929e578",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a433e",
        "transactionid" : 864250,
        "title" : "About DFT ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148337651860630,
        "sysisattachment" : "3477311",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477311,
        "size" : 697,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 697,
        "sysdate" : 1649148337000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/design-for-test/about-dft?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148337651860630,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
        "syscollection" : "default"
      },
      "Title" : "About DFT",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "Excerpt" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test ... The wrapper provides a single serial scan ring around the entire periphery, and ...",
      "FirstSentences" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test wrapper. The wrapper provides a single serial scan ring around the entire periphery, and ..."
    }, {
      "title" : "Debug interface",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "excerpt" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan ...",
      "firstSentences" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan chain 6.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM10RV Technical Reference Manual ",
          "document_number" : "ddi0245",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477311",
          "sysurihash" : "C8Ddpqhv8RbQWNYB",
          "urihash" : "C8Ddpqhv8RbQWNYB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "systransactionid" : 864249,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172757129000,
          "topparentid" : 3477311,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371115000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148302000,
          "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a2bfd977155116a4313",
          "transactionid" : 864249,
          "title" : "ETM10RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649148302000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0245:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148302506861077,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1802,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147936872,
          "syssize" : 1802,
          "sysdate" : 1649148302000,
          "haslayout" : "1",
          "topparent" : "3477311",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477311,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148302000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0245/b/?lang=en",
          "modified" : 1638977215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148302506861077,
          "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug interface ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "XAR5fTcDrx4vLNPm",
        "urihash" : "XAR5fTcDrx4vLNPm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
        "systransactionid" : 864249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "ETM10RV DAP ; registers ; interface ; scan ; controller ; data field ; UPDATE-DR state ; ETM system ; single ARM10 ; Access Port ; extension of the ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3477311,
        "parentitem" : "5e8e1a2bfd977155116a4313",
        "concepts" : "ETM10RV DAP ; registers ; interface ; scan ; controller ; data field ; UPDATE-DR state ; ETM system ; single ARM10 ; Access Port ; extension of the ARM",
        "documenttype" : "html",
        "isattachment" : "3477311",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148302000,
        "permanentid" : "1dbd3babe48d37c9937bf6eefef9e4fb988b8302dfbce7f24f65d3229c82",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a4323",
        "transactionid" : 864249,
        "title" : "Debug interface ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148302000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148302543492094,
        "sysisattachment" : "3477311",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477311,
        "size" : 996,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 996,
        "sysdate" : 1649148302000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148302000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148302543492094,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
        "syscollection" : "default"
      },
      "Title" : "Debug interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "Excerpt" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan ...",
      "FirstSentences" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan chain 6."
    }, {
      "title" : "ETM10RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM10RV Technical Reference Manual ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "C8Ddpqhv8RbQWNYB",
        "urihash" : "C8Ddpqhv8RbQWNYB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "systransactionid" : 864249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148302000,
        "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a4313",
        "transactionid" : 864249,
        "title" : "ETM10RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148302000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148302506861077,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 1802,
        "sysdate" : 1649148302000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148302000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148302506861077,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM10RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 79,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Design for Test ",
      "document_number" : "ddi0245",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3477311",
      "sysurihash" : "ñnJBXYSaGWZR8LMw",
      "urihash" : "ñnJBXYSaGWZR8LMw",
      "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
      "systransactionid" : 864250,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1172757129000,
      "topparentid" : 3477311,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371115000,
      "sysconcepts" : "ports IDDQ",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 3477311,
      "parentitem" : "5e8e1a2bfd977155116a4313",
      "concepts" : "ports IDDQ",
      "documenttype" : "html",
      "isattachment" : "3477311",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148338000,
      "permanentid" : "bb3d72451e3cce94c1481c4eceecd8c934cdc4729186e54baf8a20535755",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1a2bfd977155116a433d",
      "transactionid" : 864250,
      "title" : "Design for Test ",
      "products" : [ "CoreSight ETM11" ],
      "date" : 1649148338000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0245:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148338205655297,
      "sysisattachment" : "3477311",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3477311,
      "size" : 226,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147936872,
      "syssize" : 226,
      "sysdate" : 1649148338000,
      "haslayout" : "1",
      "topparent" : "3477311",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3477311,
      "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148338000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0245/b/design-for-test?lang=en",
      "modified" : 1638977215000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148338205655297,
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
      "syscollection" : "default"
    },
    "Title" : "Design for Test",
    "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "Excerpt" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ...",
    "FirstSentences" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ports IDDQ."
  }, {
    "title" : "Functional Description",
    "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
    "excerpt" : "Chapter 2. Functional Description This chapter describes the DMC operation. It contains the following sections: Functional overview Functional operation.",
    "firstSentences" : "Chapter 2. Functional Description This chapter describes the DMC operation. It contains the following sections: Functional overview Functional operation. Functional Description CoreLink DMC-340",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
      "firstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
        "document_number" : "ddi0331",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505141",
        "sysurihash" : "QFANC604fO8GMjdr",
        "urihash" : "QFANC604fO8GMjdr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "systransactionid" : 863730,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1258572249000,
        "topparentid" : 3505141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377764000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083184000,
        "permanentid" : "31b130b0fb50d4d4011b38dd87f11fa0ce8c7e2c8867cc1260b41c70b9b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3424fd977155116a85cd",
        "transactionid" : 863730,
        "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
        "products" : [ "CoreLink DMC-340" ],
        "date" : 1649083184000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0331:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083184982621322,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2302,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082983966,
        "syssize" : 2302,
        "sysdate" : 1649083184000,
        "haslayout" : "1",
        "topparent" : "3505141",
        "label_version" : "r4p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505141,
        "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
        "wordcount" : 180,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083184000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0331/g/?lang=en",
        "modified" : 1639043320000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083184982621322,
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
      "FirstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
    },
    "childResults" : [ {
      "title" : "Functional operation",
      "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description/functional-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
      "excerpt" : "Functional operation This section describes: Clocking and resets AXI slave interface AXI low-power interface APB slave interface Tie-off signals ... Functional operation CoreLink DMC-340",
      "firstSentences" : "Functional operation This section describes: Clocking and resets AXI slave interface AXI low-power interface APB slave interface Tie-off signals Miscellaneous signals Controller management ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
        "firstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
          "document_number" : "ddi0331",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505141",
          "sysurihash" : "QFANC604fO8GMjdr",
          "urihash" : "QFANC604fO8GMjdr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en",
          "systransactionid" : 863730,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1258572249000,
          "topparentid" : 3505141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377764000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083184000,
          "permanentid" : "31b130b0fb50d4d4011b38dd87f11fa0ce8c7e2c8867cc1260b41c70b9b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3424fd977155116a85cd",
          "transactionid" : 863730,
          "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
          "products" : [ "CoreLink DMC-340" ],
          "date" : 1649083184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0331:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083184982621322,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2302,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082983966,
          "syssize" : 2302,
          "sysdate" : 1649083184000,
          "haslayout" : "1",
          "topparent" : "3505141",
          "label_version" : "r4p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505141,
          "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
          "wordcount" : 180,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0331/g/?lang=en",
          "modified" : 1639043320000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083184982621322,
          "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
        "FirstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional operation ",
        "document_number" : "ddi0331",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505141",
        "sysurihash" : "f7AqSQDfcQgKp8TH",
        "urihash" : "f7AqSQDfcQgKp8TH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
        "systransactionid" : 863731,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1258572249000,
        "topparentid" : 3505141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377764000,
        "sysconcepts" : "slave interface ; signals ; low-power ; AXI ; technology support ; Controller management ; Clocking",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
        "attachmentparentid" : 3505141,
        "parentitem" : "5e8e3424fd977155116a85cd",
        "concepts" : "slave interface ; signals ; low-power ; AXI ; technology support ; Controller management ; Clocking",
        "documenttype" : "html",
        "isattachment" : "3505141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083236000,
        "permanentid" : "cf5d0f650c5f017d8307d25270e4a68a1f062531c276e0b96ec71d5ce1f5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3425fd977155116a8611",
        "transactionid" : 863731,
        "title" : "Functional operation ",
        "products" : [ "CoreLink DMC-340" ],
        "date" : 1649083236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0331:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083236892805434,
        "sysisattachment" : "3505141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505141,
        "size" : 349,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description/functional-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082983966,
        "syssize" : 349,
        "sysdate" : 1649083236000,
        "haslayout" : "1",
        "topparent" : "3505141",
        "label_version" : "r4p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505141,
        "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description/functional-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0331/g/functional-description/functional-operation?lang=en",
        "modified" : 1639043320000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083236892805434,
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
        "syscollection" : "default"
      },
      "Title" : "Functional operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description/functional-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
      "Excerpt" : "Functional operation This section describes: Clocking and resets AXI slave interface AXI low-power interface APB slave interface Tie-off signals ... Functional operation CoreLink DMC-340",
      "FirstSentences" : "Functional operation This section describes: Clocking and resets AXI slave interface AXI low-power interface APB slave interface Tie-off signals Miscellaneous signals Controller management ..."
    }, {
      "title" : "Memory state control and status",
      "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
      "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
      "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-state-control-and-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
      "excerpt" : "Memory state control and status You can change the state of the controller by programming ... See Table 3.4. A typical sequence is: Read the memc_status Register to check the status of the ...",
      "firstSentences" : "Memory state control and status You can change the state of the controller by programming the memc_cmd Register. See Table 3.4. A typical sequence is: Read the memc_status Register to check the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
        "firstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
          "document_number" : "ddi0331",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505141",
          "sysurihash" : "QFANC604fO8GMjdr",
          "urihash" : "QFANC604fO8GMjdr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en",
          "systransactionid" : 863730,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1258572249000,
          "topparentid" : 3505141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377764000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083184000,
          "permanentid" : "31b130b0fb50d4d4011b38dd87f11fa0ce8c7e2c8867cc1260b41c70b9b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3424fd977155116a85cd",
          "transactionid" : 863730,
          "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
          "products" : [ "CoreLink DMC-340" ],
          "date" : 1649083184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0331:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083184982621322,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2302,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082983966,
          "syssize" : 2302,
          "sysdate" : 1649083184000,
          "haslayout" : "1",
          "topparent" : "3505141",
          "label_version" : "r4p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505141,
          "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
          "wordcount" : 180,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0331/g/?lang=en",
          "modified" : 1639043320000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083184982621322,
          "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
        "FirstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory state control and status ",
        "document_number" : "ddi0331",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505141",
        "sysurihash" : "8vQDdQO7ð0ws6ghq",
        "urihash" : "8vQDdQO7ð0ws6ghq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
        "systransactionid" : 863731,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1258572249000,
        "topparentid" : 3505141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377764000,
        "sysconcepts" : "controller ; initialization ; memc ; Register ; typical sequence ; Go ; Config",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
        "attachmentparentid" : 3505141,
        "parentitem" : "5e8e3424fd977155116a85cd",
        "concepts" : "controller ; initialization ; memc ; Register ; typical sequence ; Go ; Config",
        "documenttype" : "html",
        "isattachment" : "3505141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083236000,
        "permanentid" : "df3c65a94c9b48ff8f14214862e969072afc7cd7825023b696a1754ae2f6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3426fd977155116a8669",
        "transactionid" : 863731,
        "title" : "Memory state control and status ",
        "products" : [ "CoreLink DMC-340" ],
        "date" : 1649083236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0331:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083236521357857,
        "sysisattachment" : "3505141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505141,
        "size" : 588,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-state-control-and-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082983966,
        "syssize" : 588,
        "sysdate" : 1649083236000,
        "haslayout" : "1",
        "topparent" : "3505141",
        "label_version" : "r4p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505141,
        "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-state-control-and-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0331/g/device-driver/sample-device-driver/memory-state-control-and-status?lang=en",
        "modified" : 1639043320000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083236521357857,
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
        "syscollection" : "default"
      },
      "Title" : "Memory state control and status",
      "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-state-control-and-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
      "Excerpt" : "Memory state control and status You can change the state of the controller by programming ... See Table 3.4. A typical sequence is: Read the memc_status Register to check the status of the ...",
      "FirstSentences" : "Memory state control and status You can change the state of the controller by programming the memc_cmd Register. See Table 3.4. A typical sequence is: Read the memc_status Register to check the ..."
    }, {
      "title" : "Memory device initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-device-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
      "excerpt" : "Memory device initialization Memory initialization involves writing to the direct_cmd Register. See Direct Command Register. ... Set Extended Mode Register.",
      "firstSentences" : "Memory device initialization Memory initialization involves writing to the direct_cmd Register. See Direct Command Register. To initialize the mode registers in a memory device you must perform ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
        "firstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
          "document_number" : "ddi0331",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505141",
          "sysurihash" : "QFANC604fO8GMjdr",
          "urihash" : "QFANC604fO8GMjdr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en",
          "systransactionid" : 863730,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1258572249000,
          "topparentid" : 3505141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377764000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083184000,
          "permanentid" : "31b130b0fb50d4d4011b38dd87f11fa0ce8c7e2c8867cc1260b41c70b9b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3424fd977155116a85cd",
          "transactionid" : 863730,
          "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
          "products" : [ "CoreLink DMC-340" ],
          "date" : 1649083184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0331:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083184982621322,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2302,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082983966,
          "syssize" : 2302,
          "sysdate" : 1649083184000,
          "haslayout" : "1",
          "topparent" : "3505141",
          "label_version" : "r4p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505141,
          "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
          "wordcount" : 180,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0331/g/?lang=en",
          "modified" : 1639043320000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083184982621322,
          "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
        "FirstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory device initialization ",
        "document_number" : "ddi0331",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505141",
        "sysurihash" : "HY3EWoXVvwIyWZpñ",
        "urihash" : "HY3EWoXVvwIyWZpñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
        "systransactionid" : 863731,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1258572249000,
        "topparentid" : 3505141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377764000,
        "sysconcepts" : "memory initialization ; Extended Mode Register ; PRECHARGEALL command ; sequence ; AUTO ; controller ; multiple",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
        "attachmentparentid" : 3505141,
        "parentitem" : "5e8e3424fd977155116a85cd",
        "concepts" : "memory initialization ; Extended Mode Register ; PRECHARGEALL command ; sequence ; AUTO ; controller ; multiple",
        "documenttype" : "html",
        "isattachment" : "3505141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083236000,
        "permanentid" : "23433a7c1821b0dd7f474fea250a1efb74ee4436c1886d4261ae4b19eb6e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3426fd977155116a8668",
        "transactionid" : 863731,
        "title" : "Memory device initialization ",
        "products" : [ "CoreLink DMC-340" ],
        "date" : 1649083236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0331:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083236484914255,
        "sysisattachment" : "3505141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505141,
        "size" : 810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-device-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082983966,
        "syssize" : 810,
        "sysdate" : 1649083236000,
        "haslayout" : "1",
        "topparent" : "3505141",
        "label_version" : "r4p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505141,
        "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-device-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0331/g/device-driver/sample-device-driver/memory-device-initialization?lang=en",
        "modified" : 1639043320000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083236484914255,
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
        "syscollection" : "default"
      },
      "Title" : "Memory device initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-device-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
      "Excerpt" : "Memory device initialization Memory initialization involves writing to the direct_cmd Register. See Direct Command Register. ... Set Extended Mode Register.",
      "FirstSentences" : "Memory device initialization Memory initialization involves writing to the direct_cmd Register. See Direct Command Register. To initialize the mode registers in a memory device you must perform ..."
    } ],
    "totalNumberOfChildResults" : 58,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional Description ",
      "document_number" : "ddi0331",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3505141",
      "sysurihash" : "D1NlpWLn5GbhKzxs",
      "urihash" : "D1NlpWLn5GbhKzxs",
      "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
      "systransactionid" : 863732,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1258572249000,
      "topparentid" : 3505141,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377764000,
      "sysconcepts" : "Functional",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
      "attachmentparentid" : 3505141,
      "parentitem" : "5e8e3424fd977155116a85cd",
      "concepts" : "Functional",
      "documenttype" : "html",
      "isattachment" : "3505141",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649083258000,
      "permanentid" : "960ee21b8db89164d0e0e8a1824e969dd81beee25fccf0b94a979cb53495",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3425fd977155116a85fc",
      "transactionid" : 863732,
      "title" : "Functional Description ",
      "products" : [ "CoreLink DMC-340" ],
      "date" : 1649083258000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0331:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083258453076786,
      "sysisattachment" : "3505141",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3505141,
      "size" : 193,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082983966,
      "syssize" : 193,
      "sysdate" : 1649083258000,
      "haslayout" : "1",
      "topparent" : "3505141",
      "label_version" : "r4p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3505141,
      "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
      "wordcount" : 16,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083258000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0331/g/functional-description?lang=en",
      "modified" : 1639043320000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083258453076786,
      "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional Description",
    "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
    "Excerpt" : "Chapter 2. Functional Description This chapter describes the DMC operation. It contains the following sections: Functional overview Functional operation.",
    "FirstSentences" : "Chapter 2. Functional Description This chapter describes the DMC operation. It contains the following sections: Functional overview Functional operation. Functional Description CoreLink DMC-340"
  }, {
    "title" : "Arm CortexA510 Core Cryptographic Extension",
    "uri" : "https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60d5f19d677cf7536a55c2f4",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
    "excerpt" : "Issue: 14 ... Second early access release for r0p3 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "firstSentences" : "Arm® Cortex®‑A510 Core Cryptographic Extension Revision: r0p3 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 14 101606_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA510 Core Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101606/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/101606/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/101606/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0003/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Cryptographic Extension Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 20 December 2019 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  CortexA510 Core Cryptographic Extension ",
        "document_number" : "101606",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4837131",
        "sysurihash" : "DRmhoxWCYoK4if9S",
        "urihash" : "DRmhoxWCYoK4if9S",
        "sysuri" : "https://developer.arm.com/documentation/101606/0003/en",
        "systransactionid" : 910250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 4837131,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624633756000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656438653000,
        "permanentid" : "d5d01fe133983fbdd860892c744518fbf6b11879f5318f02b647bd46aec6",
        "syslanguage" : [ "English" ],
        "itemid" : "60d5f19c677cf7536a55c2dc",
        "transactionid" : 910250,
        "title" : "Arm  CortexA510 Core Cryptographic Extension ",
        "products" : [ "Cortex-A510" ],
        "date" : 1656438653000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101606:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656438653545921460,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4864,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101606/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656438620848,
        "syssize" : 4864,
        "sysdate" : 1656438653000,
        "haslayout" : "1",
        "topparent" : "4837131",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837131,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A510 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 326,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-14",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656438653000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101606/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101606/0003/?lang=en",
        "modified" : 1645007906000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656438653545921460,
        "uri" : "https://developer.arm.com/documentation/101606/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA510 Core Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101606/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101606/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/101606/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0003/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Cryptographic Extension Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 20 December 2019 Confidential ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm  CortexA510 Core Cryptographic Extension ",
      "document_number" : "101606",
      "document_version" : "0003",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4837131",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "vFBQZdiSyRwX8RbK",
      "urihash" : "vFBQZdiSyRwX8RbK",
      "sysuri" : "https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
      "systransactionid" : 863730,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1621900800000,
      "topparentid" : 4837131,
      "numberofpages" : 17,
      "sysconcepts" : "documentation ; arm ; system failure ; cryptographic instructions ; written agreement ; export laws ; third party ; meanings ; provisions ; functionality ; active-LOW ; conventions ; conflicting ; acceptance ; instructions ; Cryptographic Extensions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
      "attachmentparentid" : 4837131,
      "parentitem" : "60d5f19c677cf7536a55c2dc",
      "concepts" : "documentation ; arm ; system failure ; cryptographic instructions ; written agreement ; export laws ; third party ; meanings ; provisions ; functionality ; active-LOW ; conventions ; conflicting ; acceptance ; instructions ; Cryptographic Extensions",
      "documenttype" : "pdf",
      "isattachment" : "4837131",
      "sysindexeddate" : 1649083208000,
      "permanentid" : "ae92863f07e9526c425490b69b0c45a54c2e29d22367b89f56e66411866f",
      "syslanguage" : [ "English" ],
      "itemid" : "60d5f19d677cf7536a55c2f4",
      "transactionid" : 863730,
      "title" : "Arm  CortexA510 Core Cryptographic Extension ",
      "subject" : "This document describes the optional cryptographic features of the\n\t\t\tCortex-A510 core. It includes descriptions of the registers used by the Cryptographic\n\t\t\tExtension.",
      "date" : 1649083208000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101606:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "socDesigners", "softwareDevelopers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649083208892870845,
      "sysisattachment" : "4837131",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4837131,
      "size" : 312862,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60d5f19d677cf7536a55c2f4",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083003921,
      "syssubject" : "This document describes the optional cryptographic features of the\n\t\t\tCortex-A510 core. It includes descriptions of the registers used by the Cryptographic\n\t\t\tExtension.",
      "syssize" : 312862,
      "sysdate" : 1649083208000,
      "topparent" : "4837131",
      "author" : "Arm Ltd.",
      "label_version" : "r0p3",
      "systopparentid" : 4837131,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A510 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 865,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083208000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60d5f19d677cf7536a55c2f4",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083208892870845,
      "uri" : "https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA510 Core Cryptographic Extension",
    "Uri" : "https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60d5f19d677cf7536a55c2f4",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
    "Excerpt" : "Issue: 14 ... Second early access release for r0p3 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "FirstSentences" : "Arm® Cortex®‑A510 Core Cryptographic Extension Revision: r0p3 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 14 101606_ ..."
  }, {
    "title" : "AArch32 register descriptions",
    "uri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support/aarch32-register-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
    "excerpt" : "AArch32 register descriptions This section describes the AArch32 Advanced SIMD and floating-point ... Table 14-15 AArch32 Advanced SIMD and floating-point system registers provides cross- ...",
    "firstSentences" : "AArch32 register descriptions This section describes the AArch32 Advanced SIMD and floating-point system registers in the Cortex-A73 processor. Table 14-15 AArch32 Advanced SIMD and floating-point ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100048/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100048/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
      "firstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
        "document_number" : "100048",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3430217",
        "sysurihash" : "o06EQGjwOAeg4ZQe",
        "urihash" : "o06EQGjwOAeg4ZQe",
        "sysuri" : "https://developer.arm.com/documentation/100048/0100/en",
        "systransactionid" : 863724,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1529604901000,
        "topparentid" : 3430217,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147008000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082921000,
        "permanentid" : "b40c370aeb9c83cbaf0333fe0bb1247af6f888667ab36b50375f0e477d5b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6c807158f500bd5c0111",
        "transactionid" : 863724,
        "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649082921000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100048:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082921442065985,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4474,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082815453,
        "syssize" : 4474,
        "sysdate" : 1649082921000,
        "haslayout" : "1",
        "topparent" : "3430217",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3430217,
        "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082921000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100048/0100/?lang=en",
        "modified" : 1635935158000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082921442065985,
        "uri" : "https://developer.arm.com/documentation/100048/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100048/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
      "FirstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
    },
    "childResults" : [ {
      "title" : "Advanced SIMD and Floating-point Support",
      "uri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
      "printableUri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
      "clickUri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
      "excerpt" : "Advanced SIMD and Floating-point Support This chapter describes the Advanced SIMD and floating-point features ... It contains the following sections: About the Advanced SIMD and Floating-point ...",
      "firstSentences" : "Advanced SIMD and Floating-point Support This chapter describes the Advanced SIMD and floating-point features and registers in the Cortex-A73 processor. It contains the following sections: About ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100048/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100048/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
          "document_number" : "100048",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3430217",
          "sysurihash" : "o06EQGjwOAeg4ZQe",
          "urihash" : "o06EQGjwOAeg4ZQe",
          "sysuri" : "https://developer.arm.com/documentation/100048/0100/en",
          "systransactionid" : 863724,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1529604901000,
          "topparentid" : 3430217,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147008000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082921000,
          "permanentid" : "b40c370aeb9c83cbaf0333fe0bb1247af6f888667ab36b50375f0e477d5b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6c807158f500bd5c0111",
          "transactionid" : 863724,
          "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A73" ],
          "date" : 1649082921000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100048:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082921442065985,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4474,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082815453,
          "syssize" : 4474,
          "sysdate" : 1649082921000,
          "haslayout" : "1",
          "topparent" : "3430217",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3430217,
          "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082921000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100048/0100/?lang=en",
          "modified" : 1635935158000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082921442065985,
          "uri" : "https://developer.arm.com/documentation/100048/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100048/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Advanced SIMD and Floating-point Support ",
        "document_number" : "100048",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3430217",
        "sysurihash" : "r5GElTUKTñxKuJbK",
        "urihash" : "r5GElTUKTñxKuJbK",
        "sysuri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
        "systransactionid" : 863730,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1529604901000,
        "topparentid" : 3430217,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147008000,
        "sysconcepts" : "Advanced SIMD ; floating-point ; A73 processor ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "attachmentparentid" : 3430217,
        "parentitem" : "5e7b6c807158f500bd5c0111",
        "concepts" : "Advanced SIMD ; floating-point ; A73 processor ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3430217",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083168000,
        "permanentid" : "6370a191d11ceb5539a9ae0bc38057c72e685d1d83d4f7b14e48af1102d7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6c827158f500bd5c030f",
        "transactionid" : 863730,
        "title" : "Advanced SIMD and Floating-point Support ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649083168000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100048:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083168201284262,
        "sysisattachment" : "3430217",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3430217,
        "size" : 478,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082815453,
        "syssize" : 478,
        "sysdate" : 1649083168000,
        "haslayout" : "1",
        "topparent" : "3430217",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3430217,
        "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083168000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100048/0100/advanced-simd-and-floating-point-support?lang=en",
        "modified" : 1635935158000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083168201284262,
        "uri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
        "syscollection" : "default"
      },
      "Title" : "Advanced SIMD and Floating-point Support",
      "Uri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
      "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
      "ClickUri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
      "Excerpt" : "Advanced SIMD and Floating-point Support This chapter describes the Advanced SIMD and floating-point features ... It contains the following sections: About the Advanced SIMD and Floating-point ...",
      "FirstSentences" : "Advanced SIMD and Floating-point Support This chapter describes the Advanced SIMD and floating-point features and registers in the Cortex-A73 processor. It contains the following sections: About ..."
    }, {
      "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7b6c837158f500bd5c03fc",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
      "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "firstSentences" : "Arm® Cortex®-A73 MPCore Processor Revision: r1p0 Technical Reference Manual Copyright © 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. 100048_0100_06_en Arm® Cortex®-A73 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100048/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100048/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
          "document_number" : "100048",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3430217",
          "sysurihash" : "o06EQGjwOAeg4ZQe",
          "urihash" : "o06EQGjwOAeg4ZQe",
          "sysuri" : "https://developer.arm.com/documentation/100048/0100/en",
          "systransactionid" : 863724,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1529604901000,
          "topparentid" : 3430217,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147008000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082921000,
          "permanentid" : "b40c370aeb9c83cbaf0333fe0bb1247af6f888667ab36b50375f0e477d5b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6c807158f500bd5c0111",
          "transactionid" : 863724,
          "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A73" ],
          "date" : 1649082921000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100048:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082921442065985,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4474,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082815453,
          "syssize" : 4474,
          "sysdate" : 1649082921000,
          "haslayout" : "1",
          "topparent" : "3430217",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3430217,
          "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082921000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100048/0100/?lang=en",
          "modified" : 1635935158000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082921442065985,
          "uri" : "https://developer.arm.com/documentation/100048/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100048/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
        "document_number" : "100048",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3430217",
        "sysauthor" : "ARM",
        "sysurihash" : "h31rbtEtOB2udCPn",
        "urihash" : "h31rbtEtOB2udCPn",
        "sysuri" : "https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A73",
        "systransactionid" : 863724,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1529604901000,
        "topparentid" : 3430217,
        "numberofpages" : 617,
        "sysconcepts" : "registers ; assignments ; instructions ; translations ; A73 processors ; reset ; interfaces ; exceptions ; Advanced SIMD ; configurations ; Non-secure states ; memory system ; data caches ; performance monitors ; exception levels ; maintenance operations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "attachmentparentid" : 3430217,
        "parentitem" : "5e7b6c807158f500bd5c0111",
        "concepts" : "registers ; assignments ; instructions ; translations ; A73 processors ; reset ; interfaces ; exceptions ; Advanced SIMD ; configurations ; Non-secure states ; memory system ; data caches ; performance monitors ; exception levels ; maintenance operations",
        "documenttype" : "pdf",
        "isattachment" : "3430217",
        "sysindexeddate" : 1649082927000,
        "permanentid" : "5f3cf591473a16c02ead93ba691cd336cad92d6ee8e0e4543e803a048a2f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6c837158f500bd5c03fc",
        "transactionid" : 863724,
        "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
        "subject" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
        "date" : 1649082926000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100048:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082926152719907,
        "sysisattachment" : "3430217",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3430217,
        "size" : 3840696,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7b6c837158f500bd5c03fc",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082821724,
        "syssubject" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
        "syssize" : 3840696,
        "sysdate" : 1649082926000,
        "topparent" : "3430217",
        "author" : "ARM",
        "label_version" : "r1p0",
        "systopparentid" : 3430217,
        "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
        "wordcount" : 5853,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082927000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b6c837158f500bd5c03fc",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082926152719907,
        "uri" : "https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7b6c837158f500bd5c03fc",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
      "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "FirstSentences" : "Arm® Cortex®-A73 MPCore Processor Revision: r1p0 Technical Reference Manual Copyright © 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. 100048_0100_06_en Arm® Cortex®-A73 ..."
    }, {
      "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100048/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100048/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
      "firstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
        "document_number" : "100048",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3430217",
        "sysurihash" : "o06EQGjwOAeg4ZQe",
        "urihash" : "o06EQGjwOAeg4ZQe",
        "sysuri" : "https://developer.arm.com/documentation/100048/0100/en",
        "systransactionid" : 863724,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1529604901000,
        "topparentid" : 3430217,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147008000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082921000,
        "permanentid" : "b40c370aeb9c83cbaf0333fe0bb1247af6f888667ab36b50375f0e477d5b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6c807158f500bd5c0111",
        "transactionid" : 863724,
        "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649082921000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100048:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082921442065985,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4474,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082815453,
        "syssize" : 4474,
        "sysdate" : 1649082921000,
        "haslayout" : "1",
        "topparent" : "3430217",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3430217,
        "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082921000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100048/0100/?lang=en",
        "modified" : 1635935158000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082921442065985,
        "uri" : "https://developer.arm.com/documentation/100048/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100048/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
      "FirstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
    } ],
    "totalNumberOfChildResults" : 555,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AArch32 register descriptions ",
      "document_number" : "100048",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3430217",
      "sysurihash" : "K9gtofWRð2zsAGRV",
      "urihash" : "K9gtofWRð2zsAGRV",
      "sysuri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
      "systransactionid" : 863730,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1529604901000,
      "topparentid" : 3430217,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585147008000,
      "sysconcepts" : "floating-point system ; Advanced SIMD ; registers ; A73 processor ; subsections ; cross-references ; Cortex",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
      "attachmentparentid" : 3430217,
      "parentitem" : "5e7b6c807158f500bd5c0111",
      "concepts" : "floating-point system ; Advanced SIMD ; registers ; A73 processor ; subsections ; cross-references ; Cortex",
      "documenttype" : "html",
      "isattachment" : "3430217",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649083171000,
      "permanentid" : "207a384be690555c0a4d8131ffd9e88e040ee4b0698638d3a05e4d794847",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6c827158f500bd5c031c",
      "transactionid" : 863730,
      "title" : "AArch32 register descriptions ",
      "products" : [ "Cortex-A73" ],
      "date" : 1649083170000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100048:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083171002197339,
      "sysisattachment" : "3430217",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3430217,
      "size" : 611,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support/aarch32-register-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082815453,
      "syssize" : 611,
      "sysdate" : 1649083170000,
      "haslayout" : "1",
      "topparent" : "3430217",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3430217,
      "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
      "wordcount" : 38,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083171000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support/aarch32-register-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100048/0100/advanced-simd-and-floating-point-support/aarch32-register-descriptions?lang=en",
      "modified" : 1635935158000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083171002197339,
      "uri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
      "syscollection" : "default"
    },
    "Title" : "AArch32 register descriptions",
    "Uri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support/aarch32-register-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
    "Excerpt" : "AArch32 register descriptions This section describes the AArch32 Advanced SIMD and floating-point ... Table 14-15 AArch32 Advanced SIMD and floating-point system registers provides cross- ...",
    "FirstSentences" : "AArch32 register descriptions This section describes the AArch32 Advanced SIMD and floating-point system registers in the Cortex-A73 processor. Table 14-15 AArch32 Advanced SIMD and floating-point ..."
  }, {
    "title" : "Cortex-A15 MPCore test chip",
    "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/cortex-a15-mpcore-test-chip",
    "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/cortex-a15-mpcore-test-chip",
    "clickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/cortex-a15-mpcore-test-chip?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/cortex-a15-mpcore-test-chip",
    "excerpt" : "Cortex-A15 MPCore test chip Figure 2.2 shows the main components of the test chip. ... Top-level view of the Cortex-A15 MPCore test chip components Note Bus lines with single-headed arrows ...",
    "firstSentences" : "Cortex-A15 MPCore test chip Figure 2.2 shows the main components of the test chip. Figure 2.2. Top-level view of the Cortex-A15 MPCore test chip components Note Bus lines with single-headed arrows ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "qñSBdXE80JZZlcr3",
        "urihash" : "qñSBdXE80JZZlcr3",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147074000,
        "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea9540f9931941038df313f",
        "transactionid" : 864226,
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
        "products" : [ "Cortex-A15" ],
        "date" : 1649147074000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147074180654057,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146860600,
        "syssize" : 5188,
        "sysdate" : 1649147074000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147074000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147074180654057,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
    },
    "childResults" : [ {
      "title" : "CoreTile Express A15x2 daughterboard architecture",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/coretile-express-a15x2-daughterboard-architecture",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/coretile-express-a15x2-daughterboard-architecture",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/coretile-express-a15x2-daughterboard-architecture?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/coretile-express-a15x2-daughterboard-architecture",
      "excerpt" : "CoreTile Express A15x2 daughterboard architecture Figure 2.1 shows a block diagram of the daughterboard. ... CoreTile Express A15\\u00D72 daughterboard block diagram The daughterboard contains ...",
      "firstSentences" : "CoreTile Express A15x2 daughterboard architecture Figure 2.1 shows a block diagram of the daughterboard. Figure 2.1. CoreTile Express A15\\u00D72 daughterboard block diagram The daughterboard ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "document_number" : "dui0604",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3639168",
          "sysurihash" : "qñSBdXE80JZZlcr3",
          "urihash" : "qñSBdXE80JZZlcr3",
          "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481891426000,
          "topparentid" : 3639168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588155407000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147074000,
          "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea9540f9931941038df313f",
          "transactionid" : 864226,
          "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "products" : [ "Cortex-A15" ],
          "date" : 1649147074000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0604:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147074180654057,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5188,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146860600,
          "syssize" : 5188,
          "sysdate" : 1649147074000,
          "haslayout" : "1",
          "topparent" : "3639168",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3639168,
          "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147074000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0604/f/?lang=en",
          "modified" : 1642171522000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147074180654057,
          "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreTile Express A15x2 daughterboard architecture ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "tGa548HJ3QylCñkI",
        "urihash" : "tGa548HJ3QylCñkI",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/coretile-express-a15x2-daughterboard-architecture",
        "systransactionid" : 857044,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "Configuration Controller ; test chip ; CoreTile Express ; A15 MPCore ; block diagram ; Cortex ; interfaces ; AXI ; optional FPGA ; master bus ; JTAG protocols ; CoreSight software ; on-board OSCCLKS",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "attachmentparentid" : 3639168,
        "parentitem" : "5ea9540f9931941038df313f",
        "concepts" : "Configuration Controller ; test chip ; CoreTile Express ; A15 MPCore ; block diagram ; Cortex ; interfaces ; AXI ; optional FPGA ; master bus ; JTAG protocols ; CoreSight software ; on-board OSCCLKS",
        "documenttype" : "html",
        "isattachment" : "3639168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648138940000,
        "permanentid" : "2f832405d8136fad81680069530c19413e9234faaa630e770d7adda8dc6e",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea9540f9931941038df3151",
        "transactionid" : 857044,
        "title" : "CoreTile Express A15x2 daughterboard architecture ",
        "products" : [ "Cortex-A15" ],
        "date" : 1648138940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648138940748111693,
        "sysisattachment" : "3639168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3639168,
        "size" : 1921,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/coretile-express-a15x2-daughterboard-architecture?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648138863480,
        "syssize" : 1921,
        "sysdate" : 1648138940000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 126,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648138940000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/coretile-express-a15x2-daughterboard-architecture?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/hardware-description/coretile-express-a15x2-daughterboard-architecture?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648138940748111693,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/coretile-express-a15x2-daughterboard-architecture",
        "syscollection" : "default"
      },
      "Title" : "CoreTile Express A15x2 daughterboard architecture",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/coretile-express-a15x2-daughterboard-architecture",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/coretile-express-a15x2-daughterboard-architecture",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/coretile-express-a15x2-daughterboard-architecture?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/coretile-express-a15x2-daughterboard-architecture",
      "Excerpt" : "CoreTile Express A15x2 daughterboard architecture Figure 2.1 shows a block diagram of the daughterboard. ... CoreTile Express A15\\u00D72 daughterboard block diagram The daughterboard contains ...",
      "FirstSentences" : "CoreTile Express A15x2 daughterboard architecture Figure 2.1 shows a block diagram of the daughterboard. Figure 2.1. CoreTile Express A15\\u00D72 daughterboard block diagram The daughterboard ..."
    }, {
      "title" : "DDR2 memory interface",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/ddr2-memory-interface",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/ddr2-memory-interface",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/ddr2-memory-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/ddr2-memory-interface",
      "excerpt" : "DDR2 memory interface The Cortex-A15 DDR2 memory interface uses a PL341 Dynamic Memory Controller (DMC) By default, the DMC runs asynchronously to the AXI matrix so the AXI sub-system does ...",
      "firstSentences" : "DDR2 memory interface The Cortex-A15 DDR2 memory interface uses a PL341 Dynamic Memory Controller (DMC). By default, the DMC runs asynchronously to the AXI matrix so the AXI sub-system does not ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "document_number" : "dui0604",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3639168",
          "sysurihash" : "qñSBdXE80JZZlcr3",
          "urihash" : "qñSBdXE80JZZlcr3",
          "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481891426000,
          "topparentid" : 3639168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588155407000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147074000,
          "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea9540f9931941038df313f",
          "transactionid" : 864226,
          "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "products" : [ "Cortex-A15" ],
          "date" : 1649147074000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0604:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147074180654057,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5188,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146860600,
          "syssize" : 5188,
          "sysdate" : 1649147074000,
          "haslayout" : "1",
          "topparent" : "3639168",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3639168,
          "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147074000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0604/f/?lang=en",
          "modified" : 1642171522000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147074180654057,
          "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DDR2 memory interface ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "MXjmð0ZdIgx7rTwX",
        "urihash" : "MXjmð0ZdIgx7rTwX",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/ddr2-memory-interface",
        "systransactionid" : 857044,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "DDR2 memory ; AXI matrix ; ACLK ; functional overview ; Test chip ; frequency limitations ; runs asynchronously ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "attachmentparentid" : 3639168,
        "parentitem" : "5ea9540f9931941038df313f",
        "concepts" : "DDR2 memory ; AXI matrix ; ACLK ; functional overview ; Test chip ; frequency limitations ; runs asynchronously ; shows",
        "documenttype" : "html",
        "isattachment" : "3639168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648138912000,
        "permanentid" : "826b99e471f8a3fce6e66bf863e6009dad1a0674c20fcfcb21b5f8b1addc",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea954109931941038df316c",
        "transactionid" : 857044,
        "title" : "DDR2 memory interface ",
        "products" : [ "Cortex-A15" ],
        "date" : 1648138910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648138910044119922,
        "sysisattachment" : "3639168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3639168,
        "size" : 687,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/ddr2-memory-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648138863480,
        "syssize" : 687,
        "sysdate" : 1648138910000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 62,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648138912000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/ddr2-memory-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/hardware-description/ddr2-memory-interface?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648138910044119922,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/ddr2-memory-interface",
        "syscollection" : "default"
      },
      "Title" : "DDR2 memory interface",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/ddr2-memory-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/ddr2-memory-interface",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/ddr2-memory-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/ddr2-memory-interface",
      "Excerpt" : "DDR2 memory interface The Cortex-A15 DDR2 memory interface uses a PL341 Dynamic Memory Controller (DMC) By default, the DMC runs asynchronously to the AXI matrix so the AXI sub-system does ...",
      "FirstSentences" : "DDR2 memory interface The Cortex-A15 DDR2 memory interface uses a PL341 Dynamic Memory Controller (DMC). By default, the DMC runs asynchronously to the AXI matrix so the AXI sub-system does not ..."
    }, {
      "title" : "Debug",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/debug",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/debug",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/debug",
      "excerpt" : "CoreTile Express A15\\u00D72 CoreSight and trace For information on CoreSight ... Test chip Trace connection addresses Core Core base address Funnel port PTM base address ... Debug Cortex-A15",
      "firstSentences" : "Debug You can attach a JTAG debugger to the daughterboard JTAG connector to execute programs to the daughterboard and debug them. For convenience, connect the cable from the rear panel JTAG ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "document_number" : "dui0604",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3639168",
          "sysurihash" : "qñSBdXE80JZZlcr3",
          "urihash" : "qñSBdXE80JZZlcr3",
          "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481891426000,
          "topparentid" : 3639168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588155407000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147074000,
          "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea9540f9931941038df313f",
          "transactionid" : 864226,
          "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "products" : [ "Cortex-A15" ],
          "date" : 1649147074000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0604:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147074180654057,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5188,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146860600,
          "syssize" : 5188,
          "sysdate" : 1649147074000,
          "haslayout" : "1",
          "topparent" : "3639168",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3639168,
          "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147074000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0604/f/?lang=en",
          "modified" : 1642171522000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147074180654057,
          "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "g2CNto2kqJVcKT4h",
        "urihash" : "g2CNto2kqJVcKT4h",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/debug",
        "systransactionid" : 857044,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "JTAG ; trace ; debugger ; funnel port ; cores ; connection ; shows ; test chip ; continuous mode ; CoreSight system ; adaptive clocking ; external DSTREAM ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "attachmentparentid" : 3639168,
        "parentitem" : "5ea9540f9931941038df313f",
        "concepts" : "JTAG ; trace ; debugger ; funnel port ; cores ; connection ; shows ; test chip ; continuous mode ; CoreSight system ; adaptive clocking ; external DSTREAM ; convenience",
        "documenttype" : "html",
        "isattachment" : "3639168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648138912000,
        "permanentid" : "e6f93869039a7c96352ab2d4982a096bf30e840c7716ba0303a72df3627f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea954109931941038df316d",
        "transactionid" : 857044,
        "title" : "Debug ",
        "products" : [ "Cortex-A15" ],
        "date" : 1648138909000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648138909933958818,
        "sysisattachment" : "3639168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3639168,
        "size" : 1425,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648138863480,
        "syssize" : 1425,
        "sysdate" : 1648138909000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648138912000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/hardware-description/debug?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648138909933958818,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/debug",
        "syscollection" : "default"
      },
      "Title" : "Debug",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/debug",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/debug",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/debug",
      "Excerpt" : "CoreTile Express A15\\u00D72 CoreSight and trace For information on CoreSight ... Test chip Trace connection addresses Core Core base address Funnel port PTM base address ... Debug Cortex-A15",
      "FirstSentences" : "Debug You can attach a JTAG debugger to the daughterboard JTAG connector to execute programs to the daughterboard and debug them. For convenience, connect the cable from the rear panel JTAG ..."
    } ],
    "totalNumberOfChildResults" : 84,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cortex-A15 MPCore test chip ",
      "document_number" : "dui0604",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3639168",
      "sysurihash" : "TfqlKlqBRPK1AjA7",
      "urihash" : "TfqlKlqBRPK1AjA7",
      "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/cortex-a15-mpcore-test-chip",
      "systransactionid" : 857044,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1481891426000,
      "topparentid" : 3639168,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588155407000,
      "sysconcepts" : "test chip ; A15 MPCore ; interfaces ; controller ; Cortex ; bus ; arrows ; P1 motherboard ; Serial Configuration ; onboard connectors ; AXI master ; data flow ; Top-level view ; CoreSight ; Multiplexed",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
      "attachmentparentid" : 3639168,
      "parentitem" : "5ea9540f9931941038df313f",
      "concepts" : "test chip ; A15 MPCore ; interfaces ; controller ; Cortex ; bus ; arrows ; P1 motherboard ; Serial Configuration ; onboard connectors ; AXI master ; data flow ; Top-level view ; CoreSight ; Multiplexed",
      "documenttype" : "html",
      "isattachment" : "3639168",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648138946000,
      "permanentid" : "299c372a95ea5ce84e9fffb2aa6e0bc291a549a7eaf169847ce81d4eb623",
      "syslanguage" : [ "English" ],
      "itemid" : "5ea9540f9931941038df3152",
      "transactionid" : 857044,
      "title" : "Cortex-A15 MPCore test chip ",
      "products" : [ "Cortex-A15" ],
      "date" : 1648138945000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0604:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648138945997966396,
      "sysisattachment" : "3639168",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3639168,
      "size" : 1243,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/cortex-a15-mpcore-test-chip?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648138863480,
      "syssize" : 1243,
      "sysdate" : 1648138945000,
      "haslayout" : "1",
      "topparent" : "3639168",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3639168,
      "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
      "wordcount" : 108,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648138946000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/cortex-a15-mpcore-test-chip?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0604/f/hardware-description/cortex-a15-mpcore-test-chip?lang=en",
      "modified" : 1642171522000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648138945997966396,
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/cortex-a15-mpcore-test-chip",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A15 MPCore test chip",
    "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/cortex-a15-mpcore-test-chip",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/cortex-a15-mpcore-test-chip",
    "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/cortex-a15-mpcore-test-chip?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/cortex-a15-mpcore-test-chip",
    "Excerpt" : "Cortex-A15 MPCore test chip Figure 2.2 shows the main components of the test chip. ... Top-level view of the Cortex-A15 MPCore test chip components Note Bus lines with single-headed arrows ...",
    "FirstSentences" : "Cortex-A15 MPCore test chip Figure 2.2 shows the main components of the test chip. Figure 2.2. Top-level view of the Cortex-A15 MPCore test chip components Note Bus lines with single-headed arrows ..."
  }, {
    "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7dca3fcbfe76649ba525d8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
    "excerpt" : "DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016, 2017, 2019 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® Cortex®-A32 Processor Cryptographic Extension Revision: r1p0 Technical Reference Manual Copyright © 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. 100242_0100_00_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100242/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100242/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100242",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3445118",
        "sysurihash" : "HsUTBxjKaYXSvð0E",
        "urihash" : "HsUTBxjKaYXSvð0E",
        "sysuri" : "https://developer.arm.com/documentation/100242/0100/en",
        "systransactionid" : 863721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549007212000,
        "topparentid" : 3445118,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302079000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082744000,
        "permanentid" : "13cc555499179826cc8d0303e36a4392ccdee0d448c1d0ff113726f58153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca3fcbfe76649ba525c8",
        "transactionid" : 863721,
        "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1649082744000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100242:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082744573980530,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4332,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082459462,
        "syssize" : 4332,
        "sysdate" : 1649082744000,
        "haslayout" : "1",
        "topparent" : "3445118",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3445118,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082744000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100242/0100/?lang=en",
        "modified" : 1636123220000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082744573980530,
        "uri" : "https://developer.arm.com/documentation/100242/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100242/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
      "printableUri" : "https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
      "clickUri" : "https://developer.arm.com/documentation/100242/0100/functional-description/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r0p1 There are no functional changes in this revision. ... Revisions Cortex-A32",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r0p1 There are no functional changes in this revision. r1p0 There are no functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100242/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100242/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100242",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3445118",
          "sysurihash" : "HsUTBxjKaYXSvð0E",
          "urihash" : "HsUTBxjKaYXSvð0E",
          "sysuri" : "https://developer.arm.com/documentation/100242/0100/en",
          "systransactionid" : 863721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549007212000,
          "topparentid" : 3445118,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082744000,
          "permanentid" : "13cc555499179826cc8d0303e36a4392ccdee0d448c1d0ff113726f58153",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca3fcbfe76649ba525c8",
          "transactionid" : 863721,
          "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1649082744000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100242:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082744573980530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4332,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082459462,
          "syssize" : 4332,
          "sysdate" : 1649082744000,
          "haslayout" : "1",
          "topparent" : "3445118",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3445118,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082744000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100242/0100/?lang=en",
          "modified" : 1636123220000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082744573980530,
          "uri" : "https://developer.arm.com/documentation/100242/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100242/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100242",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3445118",
        "sysurihash" : "BkkrYiTfux5nn3CK",
        "urihash" : "BkkrYiTfux5nn3CK",
        "sysuri" : "https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
        "systransactionid" : 863721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1549007212000,
        "topparentid" : 3445118,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302079000,
        "sysconcepts" : "functionality ; r1p0 ; r0p1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 3445118,
        "parentitem" : "5e7dca3fcbfe76649ba525c8",
        "concepts" : "functionality ; r1p0 ; r0p1",
        "documenttype" : "html",
        "isattachment" : "3445118",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082744000,
        "permanentid" : "47b90dd1b6e0e6bd85b0aa116005c310ca8835a7d8f4a5901c6e70afc425",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca3fcbfe76649ba525cf",
        "transactionid" : 863721,
        "title" : "Revisions ",
        "products" : [ "Cortex-A32" ],
        "date" : 1649082744000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100242:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082744618906381,
        "sysisattachment" : "3445118",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3445118,
        "size" : 243,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100242/0100/functional-description/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082459462,
        "syssize" : 243,
        "sysdate" : 1649082744000,
        "haslayout" : "1",
        "topparent" : "3445118",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3445118,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082744000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100242/0100/functional-description/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100242/0100/functional-description/revisions?lang=en",
        "modified" : 1636123220000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082744618906381,
        "uri" : "https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100242/0100/functional-description/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r0p1 There are no functional changes in this revision. ... Revisions Cortex-A32",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r0p1 There are no functional changes in this revision. r1p0 There are no functional ..."
    }, {
      "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100242/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100242/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100242",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3445118",
        "sysurihash" : "HsUTBxjKaYXSvð0E",
        "urihash" : "HsUTBxjKaYXSvð0E",
        "sysuri" : "https://developer.arm.com/documentation/100242/0100/en",
        "systransactionid" : 863721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549007212000,
        "topparentid" : 3445118,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302079000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082744000,
        "permanentid" : "13cc555499179826cc8d0303e36a4392ccdee0d448c1d0ff113726f58153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca3fcbfe76649ba525c8",
        "transactionid" : 863721,
        "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1649082744000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100242:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082744573980530,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4332,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082459462,
        "syssize" : 4332,
        "sysdate" : 1649082744000,
        "haslayout" : "1",
        "topparent" : "3445118",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3445118,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082744000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100242/0100/?lang=en",
        "modified" : 1636123220000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082744573980530,
        "uri" : "https://developer.arm.com/documentation/100242/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100242/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/100242/0100/en/preface",
      "printableUri" : "https://developer.arm.com/documentation/100242/0100/en/preface",
      "clickUri" : "https://developer.arm.com/documentation/100242/0100/preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en/preface",
      "excerpt" : "Preface This preface introduces the Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback.",
      "firstSentences" : "Preface This preface introduces the Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback. Preface Cortex-A32",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100242/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100242/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100242",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3445118",
          "sysurihash" : "HsUTBxjKaYXSvð0E",
          "urihash" : "HsUTBxjKaYXSvð0E",
          "sysuri" : "https://developer.arm.com/documentation/100242/0100/en",
          "systransactionid" : 863721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549007212000,
          "topparentid" : 3445118,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082744000,
          "permanentid" : "13cc555499179826cc8d0303e36a4392ccdee0d448c1d0ff113726f58153",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca3fcbfe76649ba525c8",
          "transactionid" : 863721,
          "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1649082744000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100242:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082744573980530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4332,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082459462,
          "syssize" : 4332,
          "sysdate" : 1649082744000,
          "haslayout" : "1",
          "topparent" : "3445118",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3445118,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082744000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100242/0100/?lang=en",
          "modified" : 1636123220000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082744573980530,
          "uri" : "https://developer.arm.com/documentation/100242/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100242/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "100242",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3445118",
        "sysurihash" : "gJfoMAiqNRWWt5XA",
        "urihash" : "gJfoMAiqNRWWt5XA",
        "sysuri" : "https://developer.arm.com/documentation/100242/0100/en/preface",
        "systransactionid" : 863721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1549007212000,
        "topparentid" : 3445118,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302079000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 3445118,
        "parentitem" : "5e7dca3fcbfe76649ba525c8",
        "documenttype" : "html",
        "isattachment" : "3445118",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082743000,
        "permanentid" : "c6c676aa5e11856ccfed2fbc19922780330f4cce780001ad984e32f653aa",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca3fcbfe76649ba525ca",
        "transactionid" : 863721,
        "title" : "Preface ",
        "products" : [ "Cortex-A32" ],
        "date" : 1649082743000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100242:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082743077115517,
        "sysisattachment" : "3445118",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3445118,
        "size" : 185,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100242/0100/preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082459462,
        "syssize" : 185,
        "sysdate" : 1649082743000,
        "haslayout" : "1",
        "topparent" : "3445118",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3445118,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082743000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100242/0100/preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100242/0100/preface?lang=en",
        "modified" : 1636123220000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082743077115517,
        "uri" : "https://developer.arm.com/documentation/100242/0100/en/preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/100242/0100/en/preface",
      "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en/preface",
      "ClickUri" : "https://developer.arm.com/documentation/100242/0100/preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en/preface",
      "Excerpt" : "Preface This preface introduces the Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback.",
      "FirstSentences" : "Preface This preface introduces the Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback. Preface Cortex-A32"
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
      "document_number" : "100242",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3445118",
      "sysauthor" : "ARM",
      "sysurihash" : "tdññOoLMR568SxkR",
      "urihash" : "tdññOoLMR568SxkR",
      "sysuri" : "https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
      "systransactionid" : 863721,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1549007212000,
      "topparentid" : 3445118,
      "numberofpages" : 19,
      "sysconcepts" : "Cryptographic extensions ; documentation ; arm ; instructions ; A32 processor ; written agreement ; export laws ; third party ; AArch32 state ; functionality ; provisions ; active-LOW ; conflicting ; acceptance ; applications ; implementations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
      "attachmentparentid" : 3445118,
      "parentitem" : "5e7dca3fcbfe76649ba525c8",
      "concepts" : "Cryptographic extensions ; documentation ; arm ; instructions ; A32 processor ; written agreement ; export laws ; third party ; AArch32 state ; functionality ; provisions ; active-LOW ; conflicting ; acceptance ; applications ; implementations",
      "documenttype" : "pdf",
      "isattachment" : "3445118",
      "sysindexeddate" : 1649082747000,
      "permanentid" : "6bb7d578025225fd7a19917a497d93b1c629331d07f2ad5f10be4f5a4d06",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dca3fcbfe76649ba525d8",
      "transactionid" : 863721,
      "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
      "subject" : "A technical reference document that describes the optional cryptographic features of the Cortex®‑A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "date" : 1649082747000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100242:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082747490141220,
      "sysisattachment" : "3445118",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3445118,
      "size" : 365103,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7dca3fcbfe76649ba525d8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082460731,
      "syssubject" : "A technical reference document that describes the optional cryptographic features of the Cortex®‑A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "syssize" : 365103,
      "sysdate" : 1649082747000,
      "topparent" : "3445118",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3445118,
      "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 671,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082747000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7dca3fcbfe76649ba525d8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082747490141220,
      "uri" : "https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7dca3fcbfe76649ba525d8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
    "Excerpt" : "DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016, 2017, 2019 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® Cortex®-A32 Processor Cryptographic Extension Revision: r1p0 Technical Reference Manual Copyright © 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. 100242_0100_00_en Arm® ..."
  }, {
    "title" : "CoreSight TPIU-Lite Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
    "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "excerpt" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed.",
      "firstSentences" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed. The following apply to all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "document_number" : "ddi0317",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985731",
          "sysurihash" : "KLtNCRnxMVyrj3IC",
          "urihash" : "KLtNCRnxMVyrj3IC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111120000,
          "topparentid" : 4985731,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376588000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147920000,
          "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f8cfd977155116a7abb",
          "transactionid" : 864241,
          "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "products" : [ "CoreSight TPIU-M" ],
          "date" : 1649147920000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0317:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147920667231576,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1649,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147646201,
          "syssize" : 1649,
          "sysdate" : 1649147920000,
          "haslayout" : "1",
          "topparent" : "4985731",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985731,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
          "wordcount" : 126,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147920000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0317/a/?lang=en",
          "modified" : 1639043125000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147920667231576,
          "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0317",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985731",
        "sysurihash" : "F7ewkdnWRAldUkoF",
        "urihash" : "F7ewkdnWRAldUkoF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111120000,
        "topparentid" : 4985731,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376588000,
        "sysconcepts" : "registers ; TPIU-Lite ; power-on reset ; Unpredictable behavior ; memory map ; RO ; WO ; accesses ; programmer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "attachmentparentid" : 4985731,
        "parentitem" : "5e8e2f8cfd977155116a7abb",
        "concepts" : "registers ; TPIU-Lite ; power-on reset ; Unpredictable behavior ; memory map ; RO ; WO ; accesses ; programmer",
        "documenttype" : "html",
        "isattachment" : "4985731",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147910000,
        "permanentid" : "63c7103d822c6bca920b63aea881f0586ccc824e702978f0a15796b567b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f8cfd977155116a7ae5",
        "transactionid" : 864241,
        "title" : "About the programmers model ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1649147910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0317:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147910691353451,
        "sysisattachment" : "4985731",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985731,
        "size" : 879,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147646189,
        "syssize" : 879,
        "sysdate" : 1649147910000,
        "haslayout" : "1",
        "topparent" : "4985731",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985731,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
        "modified" : 1639043125000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147910691353451,
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "Excerpt" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed.",
      "FirstSentences" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed. The following apply to all ..."
    }, {
      "title" : "Debug APB ports",
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "excerpt" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. ... Only a 4K window is required.",
      "firstSentences" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. PRESETDBGn Input Debug APB interface reset, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "document_number" : "ddi0317",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985731",
          "sysurihash" : "KLtNCRnxMVyrj3IC",
          "urihash" : "KLtNCRnxMVyrj3IC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111120000,
          "topparentid" : 4985731,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376588000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147920000,
          "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f8cfd977155116a7abb",
          "transactionid" : 864241,
          "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "products" : [ "CoreSight TPIU-M" ],
          "date" : 1649147920000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0317:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147920667231576,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1649,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147646201,
          "syssize" : 1649,
          "sysdate" : 1649147920000,
          "haslayout" : "1",
          "topparent" : "4985731",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985731,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
          "wordcount" : 126,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147920000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0317/a/?lang=en",
          "modified" : 1639043125000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147920667231576,
          "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug APB ports ",
        "document_number" : "ddi0317",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985731",
        "sysurihash" : "hDby9ñ7atpyTVfr2",
        "urihash" : "hDby9ñ7atpyTVfr2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111120000,
        "topparentid" : 4985731,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376588000,
        "sysconcepts" : "Input Programming ; accesses ; data bus ; Output Read ; interface reset ; cycles ; subsequent ; window",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "attachmentparentid" : 4985731,
        "parentitem" : "5e8e2f8cfd977155116a7abb",
        "concepts" : "Input Programming ; accesses ; data bus ; Output Read ; interface reset ; cycles ; subsequent ; window",
        "documenttype" : "html",
        "isattachment" : "4985731",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147910000,
        "permanentid" : "9474099dd692586f8445a7ec3370624babf03b7e6dadd4f27672016832d5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f8cfd977155116a7b01",
        "transactionid" : 864241,
        "title" : "Debug APB ports ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1649147910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0317:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147910217283951,
        "sysisattachment" : "4985731",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985731,
        "size" : 739,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147646170,
        "syssize" : 739,
        "sysdate" : 1649147910000,
        "haslayout" : "1",
        "topparent" : "4985731",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985731,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
        "modified" : 1639043125000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147910217283951,
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
        "syscollection" : "default"
      },
      "Title" : "Debug APB ports",
      "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "Excerpt" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. ... Only a 4K window is required.",
      "FirstSentences" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. PRESETDBGn Input Debug APB interface reset, ..."
    }, {
      "title" : "ATB port",
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "excerpt" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface.",
      "firstSentences" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface. Name Type ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "document_number" : "ddi0317",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985731",
          "sysurihash" : "KLtNCRnxMVyrj3IC",
          "urihash" : "KLtNCRnxMVyrj3IC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111120000,
          "topparentid" : 4985731,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376588000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147920000,
          "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f8cfd977155116a7abb",
          "transactionid" : 864241,
          "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "products" : [ "CoreSight TPIU-M" ],
          "date" : 1649147920000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0317:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147920667231576,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1649,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147646201,
          "syssize" : 1649,
          "sysdate" : 1649147920000,
          "haslayout" : "1",
          "topparent" : "4985731",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985731,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
          "wordcount" : 126,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147920000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0317/a/?lang=en",
          "modified" : 1639043125000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147920667231576,
          "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ATB port ",
        "document_number" : "ddi0317",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985731",
        "sysurihash" : "UA2MgItgQKurCfðx",
        "urihash" : "UA2MgItgQKurCfðx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111120000,
        "topparentid" : 4985731,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376588000,
        "sysconcepts" : "Input Trace ; ATB ; clock ; interface ; ATCLK ; cycle ; internals of the TPIU ; buffers ; formatter ; TPIU-Lite",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "attachmentparentid" : 4985731,
        "parentitem" : "5e8e2f8cfd977155116a7abb",
        "concepts" : "Input Trace ; ATB ; clock ; interface ; ATCLK ; cycle ; internals of the TPIU ; buffers ; formatter ; TPIU-Lite",
        "documenttype" : "html",
        "isattachment" : "4985731",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147910000,
        "permanentid" : "4c894749a172b2888fec16e4765b714ac5cafed9acba2c27b3050b499ca6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f8cfd977155116a7b00",
        "transactionid" : 864241,
        "title" : "ATB port ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1649147910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0317:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147910176438940,
        "sysisattachment" : "4985731",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985731,
        "size" : 835,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147646170,
        "syssize" : 835,
        "sysdate" : 1649147910000,
        "haslayout" : "1",
        "topparent" : "4985731",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985731,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
        "modified" : 1639043125000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147910176438940,
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
        "syscollection" : "default"
      },
      "Title" : "ATB port",
      "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "Excerpt" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface.",
      "FirstSentences" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface. Name Type ..."
    } ],
    "totalNumberOfChildResults" : 58,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
      "document_number" : "ddi0317",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4985731",
      "sysurihash" : "KLtNCRnxMVyrj3IC",
      "urihash" : "KLtNCRnxMVyrj3IC",
      "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1178111120000,
      "topparentid" : 4985731,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376588000,
      "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
      "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147920000,
      "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2f8cfd977155116a7abb",
      "transactionid" : 864241,
      "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
      "products" : [ "CoreSight TPIU-M" ],
      "date" : 1649147920000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0317:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147920667231576,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1649,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147646201,
      "syssize" : 1649,
      "sysdate" : 1649147920000,
      "haslayout" : "1",
      "topparent" : "4985731",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4985731,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
      "wordcount" : 126,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147920000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0317/a/?lang=en",
      "modified" : 1639043125000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147920667231576,
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
      "syscollection" : "default"
    },
    "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
    "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "Debug APB registers and interface to SRAM",
    "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "clickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "excerpt" : "This continues until all the payload data has been read, that is, two chunks if GRP_WIDTH = 64, four chunks if GRP_WIDTH = 128, ... Debug APB registers and interface to SRAM CoreSight ELA-500",
    "firstSentences" : "Debug APB registers and interface to SRAM When configured with TRACE_GEN = 1, the SRAM is accessible through the debug APB registers. The SRAM is 72 bits, 136 bits, or 264 bits wide, depending on ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
      "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysurihash" : "56qcdfFbJeoybfk0",
        "urihash" : "56qcdfFbJeoybfk0",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211979000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147834000,
        "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25ae",
        "transactionid" : 864240,
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "products" : [ "CoreSight ELA-500" ],
        "date" : 1649147834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147834583421588,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4662,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147639709,
        "syssize" : 4662,
        "sysdate" : 1649147834000,
        "haslayout" : "1",
        "topparent" : "3439026",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 301,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100127/0202/?lang=en",
        "modified" : 1635950906000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147834583421588,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
      "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Second trace comparator on Trigger State 4",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "clickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "excerpt" : "The TSSR Trigger State TRIGCTRL4.WATCHRST = 1 sets Final State when the counter value in COUNTCOMP4 is matched. ... Second trace comparator on Trigger State 4 CoreSight ELA-500",
      "firstSentences" : "Second trace comparator on Trigger State 4 Trigger State 4 includes additional capability that allows Trigger State 4 to trace SIGNALGRP<n> data while the other four Trigger States are programmed ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "100127",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439026",
          "sysurihash" : "56qcdfFbJeoybfk0",
          "urihash" : "56qcdfFbJeoybfk0",
          "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1538388016000,
          "topparentid" : 3439026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211979000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
          "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147834000,
          "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4b7158f500bd5c25ae",
          "transactionid" : 864240,
          "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-500" ],
          "date" : 1649147834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100127:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147834583421588,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4662,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147639709,
          "syssize" : 4662,
          "sysdate" : 1649147834000,
          "haslayout" : "1",
          "topparent" : "3439026",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439026,
          "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
          "wordcount" : 301,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100127/0202/?lang=en",
          "modified" : 1635950906000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147834583421588,
          "uri" : "https://developer.arm.com/documentation/100127/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Second trace comparator on Trigger State 4 ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysurihash" : "gp4R3HHKnt3Li4cN",
        "urihash" : "gp4R3HHKnt3Li4cN",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211979000,
        "sysconcepts" : "Trigger States ; trace ; cycle ; SIGNALGRPs ; TRIGCTRL4 ; counters ; reset ; RUN ; stays asserted ; filtering options ; destination ; precedence",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "attachmentparentid" : 3439026,
        "parentitem" : "5e7c6a4b7158f500bd5c25ae",
        "concepts" : "Trigger States ; trace ; cycle ; SIGNALGRPs ; TRIGCTRL4 ; counters ; reset ; RUN ; stays asserted ; filtering options ; destination ; precedence",
        "documenttype" : "html",
        "isattachment" : "3439026",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147906000,
        "permanentid" : "7843cdf195bd371a4e0ad9c966fc882f35bc1c6371719de8bc9d84771217",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25e5",
        "transactionid" : 864241,
        "title" : "Second trace comparator on Trigger State 4 ",
        "products" : [ "CoreSight ELA-500" ],
        "date" : 1649147906000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147906298616198,
        "sysisattachment" : "3439026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439026,
        "size" : 2894,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147639709,
        "syssize" : 2894,
        "sysdate" : 1649147906000,
        "haslayout" : "1",
        "topparent" : "3439026",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 180,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147906000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
        "modified" : 1635950906000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147906298616198,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
        "syscollection" : "default"
      },
      "Title" : "Second trace comparator on Trigger State 4",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "ClickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "Excerpt" : "The TSSR Trigger State TRIGCTRL4.WATCHRST = 1 sets Final State when the counter value in COUNTCOMP4 is matched. ... Second trace comparator on Trigger State 4 CoreSight ELA-500",
      "FirstSentences" : "Second trace comparator on Trigger State 4 Trigger State 4 includes additional capability that allows Trigger State 4 to trace SIGNALGRP<n> data while the other four Trigger States are programmed ..."
    }, {
      "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "excerpt" : "Change ... First release for r2p0 ... Second release for r2p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
      "firstSentences" : "Arm® CoreSight™ ELA-500 Embedded Logic Analyzer Revision: r2p2 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100127_0202_01_en Arm® ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "100127",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439026",
          "sysurihash" : "56qcdfFbJeoybfk0",
          "urihash" : "56qcdfFbJeoybfk0",
          "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1538388016000,
          "topparentid" : 3439026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211979000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
          "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147834000,
          "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4b7158f500bd5c25ae",
          "transactionid" : 864240,
          "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-500" ],
          "date" : 1649147834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100127:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147834583421588,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4662,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147639709,
          "syssize" : 4662,
          "sysdate" : 1649147834000,
          "haslayout" : "1",
          "topparent" : "3439026",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439026,
          "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
          "wordcount" : 301,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100127/0202/?lang=en",
          "modified" : 1635950906000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147834583421588,
          "uri" : "https://developer.arm.com/documentation/100127/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysauthor" : "ARM",
        "sysurihash" : "tuw35w9ed5mññyIV",
        "urihash" : "tuw35w9ed5mññyIV",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
        "keywords" : "On-chip Debug & Trace, CoreSight Architecture, CoreSight SoC Components, ELA-500, CoreSight ELA-500, Embedded Logic Analyzer",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "numberofpages" : 96,
        "sysconcepts" : "signals ; trigger state ; cross-triggering ; ELA ; assignments ; output actions ; subsections ; logic analyzer ; reads ; trigger inputs ; SRAM ; subsequent ; registers ; trace ; registers summary ; base address",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "attachmentparentid" : 3439026,
        "parentitem" : "5e7c6a4b7158f500bd5c25ae",
        "concepts" : "signals ; trigger state ; cross-triggering ; ELA ; assignments ; output actions ; subsections ; logic analyzer ; reads ; trigger inputs ; SRAM ; subsequent ; registers ; trace ; registers summary ; base address",
        "documenttype" : "pdf",
        "isattachment" : "3439026",
        "sysindexeddate" : 1649147894000,
        "permanentid" : "87510e9231c634eb2ac6c9071ff63998c89b7097f9156b0de81df5faafad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c263f",
        "transactionid" : 864241,
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "subject" : "This book is for the Arm® CoreSight ELA-500 Embedded Logic Analyzer.",
        "date" : 1649147894000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147894815041661,
        "sysisattachment" : "3439026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439026,
        "size" : 769062,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147642257,
        "syssubject" : "This book is for the Arm® CoreSight ELA-500 Embedded Logic Analyzer.",
        "syssize" : 769062,
        "sysdate" : 1649147894000,
        "topparent" : "3439026",
        "author" : "ARM",
        "label_version" : "r2p2",
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 1787,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147894000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147894815041661,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "Excerpt" : "Change ... First release for r2p0 ... Second release for r2p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
      "FirstSentences" : "Arm® CoreSight™ ELA-500 Embedded Logic Analyzer Revision: r2p2 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100127_0202_01_en Arm® ..."
    }, {
      "title" : "Triggering",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "clickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "excerpt" : "This causes an always true condition. External Trigger Input Signals only This is achieved by masking out all the debug signals ... Transaction ID capture. Triggering CoreSight ELA-500",
      "firstSentences" : "Triggering Triggering is the process of causing an Output Action signal to be driven, or advancing to the next Trigger State, when a Trigger Signal Comparison or a Trigger Counter Comparison match ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "100127",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439026",
          "sysurihash" : "56qcdfFbJeoybfk0",
          "urihash" : "56qcdfFbJeoybfk0",
          "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1538388016000,
          "topparentid" : 3439026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211979000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
          "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147834000,
          "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4b7158f500bd5c25ae",
          "transactionid" : 864240,
          "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-500" ],
          "date" : 1649147834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100127:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147834583421588,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4662,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147639709,
          "syssize" : 4662,
          "sysdate" : 1649147834000,
          "haslayout" : "1",
          "topparent" : "3439026",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439026,
          "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
          "wordcount" : 301,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100127/0202/?lang=en",
          "modified" : 1635950906000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147834583421588,
          "uri" : "https://developer.arm.com/documentation/100127/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Triggering ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysurihash" : "duUqZy4LFNñzE8V8",
        "urihash" : "duUqZy4LFNñzE8V8",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211979000,
        "sysconcepts" : "trigger states ; Output Action ; Compare register ; SIGNALGRPs ; ELA ; counts ; zeros ; subsections ; limitation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "attachmentparentid" : 3439026,
        "parentitem" : "5e7c6a4b7158f500bd5c25ae",
        "concepts" : "trigger states ; Output Action ; Compare register ; SIGNALGRPs ; ELA ; counts ; zeros ; subsections ; limitation",
        "documenttype" : "html",
        "isattachment" : "3439026",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147894000,
        "permanentid" : "57304dc44b8fd18c92d46cd26180d7b2c32ae9f912c723ed323e78ef59bf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25e9",
        "transactionid" : 864241,
        "title" : "Triggering ",
        "products" : [ "CoreSight ELA-500" ],
        "date" : 1649147894000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147894740213206,
        "sysisattachment" : "3439026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439026,
        "size" : 3018,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147639709,
        "syssize" : 3018,
        "sysdate" : 1649147894000,
        "haslayout" : "1",
        "topparent" : "3439026",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 183,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147894000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100127/0202/functional-description/triggering?lang=en",
        "modified" : 1635950906000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147894740213206,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
        "syscollection" : "default"
      },
      "Title" : "Triggering",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "ClickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "Excerpt" : "This causes an always true condition. External Trigger Input Signals only This is achieved by masking out all the debug signals ... Transaction ID capture. Triggering CoreSight ELA-500",
      "FirstSentences" : "Triggering Triggering is the process of causing an Output Action signal to be driven, or advancing to the next Trigger State, when a Trigger Signal Comparison or a Trigger Counter Comparison match ..."
    } ],
    "totalNumberOfChildResults" : 45,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Debug APB registers and interface to SRAM ",
      "document_number" : "100127",
      "document_version" : "0202",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3439026",
      "sysurihash" : "83dcgmWnd1HVUm4y",
      "urihash" : "83dcgmWnd1HVUm4y",
      "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1538388016000,
      "topparentid" : 3439026,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585211979000,
      "sysconcepts" : "SRAM ; registers ; trace ; signal groups ; chunks ; reads ; maximum depth ; incremented automatically ; integration ; integration-testing purposes ; Implementation Manual ; scrambling system ; configuration parameter ; exposure of designs",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
      "attachmentparentid" : 3439026,
      "parentitem" : "5e7c6a4b7158f500bd5c25ae",
      "concepts" : "SRAM ; registers ; trace ; signal groups ; chunks ; reads ; maximum depth ; incremented automatically ; integration ; integration-testing purposes ; Implementation Manual ; scrambling system ; configuration parameter ; exposure of designs",
      "documenttype" : "html",
      "isattachment" : "3439026",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147906000,
      "permanentid" : "997aee16ef6b1d389348b250f4053973496f5524609087d66c2ee05e6db6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7c6a4b7158f500bd5c25e8",
      "transactionid" : 864241,
      "title" : "Debug APB registers and interface to SRAM ",
      "products" : [ "CoreSight ELA-500" ],
      "date" : 1649147906000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100127:0202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147906695210506,
      "sysisattachment" : "3439026",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439026,
      "size" : 2937,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147639709,
      "syssize" : 2937,
      "sysdate" : 1649147906000,
      "haslayout" : "1",
      "topparent" : "3439026",
      "label_version" : "r2p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439026,
      "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
      "wordcount" : 163,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147906000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
      "modified" : 1635950906000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147906695210506,
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
      "syscollection" : "default"
    },
    "Title" : "Debug APB registers and interface to SRAM",
    "Uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "ClickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "Excerpt" : "This continues until all the payload data has been read, that is, two chunks if GRP_WIDTH = 64, four chunks if GRP_WIDTH = 128, ... Debug APB registers and interface to SRAM CoreSight ELA-500",
    "FirstSentences" : "Debug APB registers and interface to SRAM When configured with TRACE_GEN = 1, the SRAM is accessible through the debug APB registers. The SRAM is 72 bits, 136 bits, or 264 bits wide, depending on ..."
  }, {
    "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Web Address ... http://www.arm.com ... Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.",
    "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Revision: r1p1 Technical Reference Manual Copyright © 2007, 2009-2010 ARM Limited. All rights reserved. ARM DDI 0418E (ID080910) ARM DDI 0418E",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "tD55yHHvK3AEWreð",
        "urihash" : "tD55yHHvK3AEWreð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d372d9",
        "transactionid" : 864241,
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899143500920,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679436,
        "syssize" : 2062,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899143500920,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
    },
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation.",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation. Functional Description DMA ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "document_number" : "ddi0418",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982920",
          "sysurihash" : "tD55yHHvK3AEWreð",
          "urihash" : "tD55yHHvK3AEWreð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1281368456000,
          "topparentid" : 4982920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372711000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147899000,
          "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e206788295d1e18d372d9",
          "transactionid" : 864241,
          "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649147899000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0418:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147899143500920,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2062,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147679436,
          "syssize" : 2062,
          "sysdate" : 1649147899000,
          "haslayout" : "1",
          "topparent" : "4982920",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982920,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147899000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0418/e/?lang=en",
          "modified" : 1639128729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147899143500920,
          "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "3DUxToHDiWYVuy8R",
        "urihash" : "3DUxToHDiWYVuy8R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "Functional",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 4982920,
        "parentitem" : "5e8e206788295d1e18d372d9",
        "concepts" : "Functional",
        "documenttype" : "html",
        "isattachment" : "4982920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "30f50814595abbbc273b622235269d3a238e4e6318b46b7dd4f35326a153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d3730c",
        "transactionid" : 864241,
        "title" : "Functional Description ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899184299686,
        "sysisattachment" : "4982920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982920,
        "size" : 205,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679436,
        "syssize" : 205,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/functional-description?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899184299686,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation.",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation. Functional Description DMA ..."
    }, {
      "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "tD55yHHvK3AEWreð",
        "urihash" : "tD55yHHvK3AEWreð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d372d9",
        "transactionid" : 864241,
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899143500920,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679436,
        "syssize" : 2062,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899143500920,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
    }, {
      "title" : "AXI low-power interface",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "excerpt" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. ... AXI low-power interface channel signals See AXI low-power interface for more information.",
      "firstSentences" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. Figure 2.3. AXI low-power interface channel signals See AXI low-power interface for more information. AXI low- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "document_number" : "ddi0418",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982920",
          "sysurihash" : "tD55yHHvK3AEWreð",
          "urihash" : "tD55yHHvK3AEWreð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1281368456000,
          "topparentid" : 4982920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372711000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147899000,
          "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e206788295d1e18d372d9",
          "transactionid" : 864241,
          "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649147899000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0418:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147899143500920,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2062,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147679436,
          "syssize" : 2062,
          "sysdate" : 1649147899000,
          "haslayout" : "1",
          "topparent" : "4982920",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982920,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147899000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0418/e/?lang=en",
          "modified" : 1639128729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147899143500920,
          "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI low-power interface ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "W3jNy2UJerqcñpiV",
        "urihash" : "W3jNy2UJerqcñpiV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "low-power interface ; channel signals",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 4982920,
        "parentitem" : "5e8e206788295d1e18d372d9",
        "concepts" : "low-power interface ; channel signals",
        "documenttype" : "html",
        "isattachment" : "4982920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "923a995a36443754bbc79a27cb25df468ac1203cf73896bcfb44fb4b6f4e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d3730f",
        "transactionid" : 864241,
        "title" : "AXI low-power interface ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899108403453,
        "sysisattachment" : "4982920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982920,
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679405,
        "syssize" : 226,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899108403453,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
        "syscollection" : "default"
      },
      "Title" : "AXI low-power interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "Excerpt" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. ... AXI low-power interface channel signals See AXI low-power interface for more information.",
      "FirstSentences" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. Figure 2.3. AXI low-power interface channel signals See AXI low-power interface for more information. AXI low- ..."
    } ],
    "totalNumberOfChildResults" : 96,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
      "document_number" : "ddi0418",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4982920",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "TOMbmt3g8jEqGgñY",
      "urihash" : "TOMbmt3g8jEqGgñY",
      "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
      "keywords" : "Dynamic Memory, Memory Controllers, AMBA",
      "systransactionid" : 864241,
      "copyright" : "Copyright ©€2007, 2009-2010 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1281368456000,
      "topparentid" : 4982920,
      "numberofpages" : 109,
      "sysconcepts" : "DDR2 ; controlling ; registers ; signals ; power states ; configurations ; pad interface ; assignments ; banks ; timings ; commands ; memory interface ; AXI low-power ; read transactions ; AXI ; power-down",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 4982920,
      "parentitem" : "5e8e206788295d1e18d372d9",
      "concepts" : "DDR2 ; controlling ; registers ; signals ; power states ; configurations ; pad interface ; assignments ; banks ; timings ; commands ; memory interface ; AXI low-power ; read transactions ; AXI ; power-down",
      "documenttype" : "pdf",
      "isattachment" : "4982920",
      "sysindexeddate" : 1649147901000,
      "permanentid" : "28bc696a7931716e70e22857c0050f824f82339c2577d357e5ae94c522de",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e206888295d1e18d373a7",
      "transactionid" : 864241,
      "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
      "subject" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual documentation. This datasheet describes the operation of the DDR2 DMC and provides the register information in the programmers guide section. Includes the AXI, DDR2, DFI, ECC signals. PDF format.",
      "date" : 1649147901000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0418:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147901194872853,
      "sysisattachment" : "4982920",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4982920,
      "size" : 1242771,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147681615,
      "syssubject" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual documentation. This datasheet describes the operation of the DDR2 DMC and provides the register information in the programmers guide section. Includes the AXI, DDR2, DFI, ECC signals. PDF format.",
      "syssize" : 1242771,
      "sysdate" : 1649147901000,
      "topparent" : "4982920",
      "author" : "ARM Limited",
      "label_version" : "r1p1",
      "systopparentid" : 4982920,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
      "wordcount" : 1821,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147901000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147901194872853,
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Web Address ... http://www.arm.com ... Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.",
    "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Revision: r1p1 Technical Reference Manual Copyright © 2007, 2009-2010 ARM Limited. All rights reserved. ARM DDI 0418E (ID080910) ARM DDI 0418E"
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "excerpt" : "Functional description Figure 2.1 shows a block diagram of the UART. ... UART block diagram Note Test logic is not shown for clarity.",
    "firstSentences" : "Functional description Figure 2.1 shows a block diagram of the UART. Figure 2.1. UART block diagram Note Test logic is not shown for clarity. The functions of the UART are described in the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "evAqcMtiX8lrPYX5",
        "urihash" : "evAqcMtiX8lrPYX5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147886000,
        "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a9050",
        "transactionid" : 864241,
        "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1649147886000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147886101587367,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2408,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597124,
        "syssize" : 2408,
        "sysdate" : 1649147886000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147886000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147886101587367,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AMBA APB interface",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART",
      "firstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "document_number" : "ddi0183",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503493",
          "sysurihash" : "evAqcMtiX8lrPYX5",
          "urihash" : "evAqcMtiX8lrPYX5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1201188134000,
          "topparentid" : 3503493,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378433000,
          "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147886000,
          "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e36c1fd977155116a9050",
          "transactionid" : 864241,
          "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1649147886000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0183:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147886101587367,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2408,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147597124,
          "syssize" : 2408,
          "sysdate" : 1649147886000,
          "haslayout" : "1",
          "topparent" : "3503493",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503493,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147886000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0183/g/?lang=en",
          "modified" : 1638975217000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147886101587367,
          "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA APB interface ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "8g6KñMWawneIoPF7",
        "urihash" : "8g6KñMWawneIoPF7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "APB interface ; control registers ; FIFOs ; accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3503493,
        "parentitem" : "5e8e36c1fd977155116a9050",
        "concepts" : "APB interface ; control registers ; FIFOs ; accesses",
        "documenttype" : "html",
        "isattachment" : "3503493",
        "sysindexeddate" : 1649147897000,
        "permanentid" : "0c3bd4fc73baed7d823b17a6d76978e999e9a829ceba92c1b44fe18047ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a9066",
        "transactionid" : 864241,
        "title" : "AMBA APB interface ",
        "products" : [ "UART" ],
        "date" : 1649147897000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147897572248295,
        "sysisattachment" : "3503493",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503493,
        "size" : 177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597124,
        "syssize" : 177,
        "sysdate" : 1649147897000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147897000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147897572248295,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
        "syscollection" : "default"
      },
      "Title" : "AMBA APB interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "Excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART",
      "FirstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART"
    }, {
      "title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "evAqcMtiX8lrPYX5",
        "urihash" : "evAqcMtiX8lrPYX5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147886000,
        "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a9050",
        "transactionid" : 864241,
        "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1649147886000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147886101587367,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2408,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597124,
        "syssize" : 2408,
        "sysdate" : 1649147886000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147886000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147886101587367,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "Receive logic",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "excerpt" : "Receive logic The receive logic performs serial-to-parallel conversion on the ... Overrun, parity, frame error checking, and line break detection are also performed, and ... Receive logic UART",
      "firstSentences" : "Receive logic The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line break ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "document_number" : "ddi0183",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503493",
          "sysurihash" : "evAqcMtiX8lrPYX5",
          "urihash" : "evAqcMtiX8lrPYX5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1201188134000,
          "topparentid" : 3503493,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378433000,
          "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147886000,
          "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e36c1fd977155116a9050",
          "transactionid" : 864241,
          "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1649147886000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0183:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147886101587367,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2408,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147597124,
          "syssize" : 2408,
          "sysdate" : 1649147886000,
          "haslayout" : "1",
          "topparent" : "3503493",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503493,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147886000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0183/g/?lang=en",
          "modified" : 1638975217000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147886101587367,
          "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Receive logic ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "2tPxXNNJigð97vJj",
        "urihash" : "2tPxXNNJigð97vJj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "break detection ; frame error ; start pulse ; serial-to-parallel conversion ; FIFO ; parity ; Overrun ; stream",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3503493,
        "parentitem" : "5e8e36c1fd977155116a9050",
        "concepts" : "break detection ; frame error ; start pulse ; serial-to-parallel conversion ; FIFO ; parity ; Overrun ; stream",
        "documenttype" : "html",
        "isattachment" : "3503493",
        "sysindexeddate" : 1649147886000,
        "permanentid" : "b72d7c90e3a76eef0abc55528cc63c4a683b627274049781016fd6fcccec",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a906c",
        "transactionid" : 864241,
        "title" : "Receive logic ",
        "products" : [ "UART" ],
        "date" : 1649147885000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147886003058542,
        "sysisattachment" : "3503493",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503493,
        "size" : 320,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597107,
        "syssize" : 320,
        "sysdate" : 1649147885000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147886000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147886003058542,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
        "syscollection" : "default"
      },
      "Title" : "Receive logic",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "Excerpt" : "Receive logic The receive logic performs serial-to-parallel conversion on the ... Overrun, parity, frame error checking, and line break detection are also performed, and ... Receive logic UART",
      "FirstSentences" : "Receive logic The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line break ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "ddi0183",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503493",
      "sysurihash" : "XyrZKD3TFSNqlmBT",
      "urihash" : "XyrZKD3TFSNqlmBT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1201188134000,
      "topparentid" : 3503493,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378433000,
      "sysconcepts" : "block diagram ; registers ; UART ; FIFO ; interface ; Baud rate ; clarity ; shows",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3503493,
      "parentitem" : "5e8e36c1fd977155116a9050",
      "concepts" : "block diagram ; registers ; UART ; FIFO ; interface ; Baud rate ; clarity ; shows",
      "documenttype" : "html",
      "isattachment" : "3503493",
      "sysindexeddate" : 1649147897000,
      "permanentid" : "362536c6909eb3a6e838fa5fd7f11e70e8df281ac01005eef2f3c8c5c2c6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e36c1fd977155116a9065",
      "transactionid" : 864241,
      "title" : "Functional description ",
      "products" : [ "UART" ],
      "date" : 1649147897000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0183:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147897683149332,
      "sysisattachment" : "3503493",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3503493,
      "size" : 447,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147597124,
      "syssize" : 447,
      "sysdate" : 1649147897000,
      "haslayout" : "1",
      "topparent" : "3503493",
      "label_version" : "r1p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503493,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
      "wordcount" : 42,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147897000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0183/g/functional-overview/functional-description?lang=en",
      "modified" : 1638975217000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147897683149332,
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "Excerpt" : "Functional description Figure 2.1 shows a block diagram of the UART. ... UART block diagram Note Test logic is not shown for clarity.",
    "FirstSentences" : "Functional description Figure 2.1 shows a block diagram of the UART. Figure 2.1. UART block diagram Note Test logic is not shown for clarity. The functions of the UART are described in the ..."
  }, {
    "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "excerpt" : "Copyright © 2008, 2010 ARM Limited. ... Contents ... CoreLink TrustZone Address Space Controller ... TZC-380 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4",
    "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Revision: r0p1 Technical Reference Manual Copyright © 2008, 2010 ARM Limited. All rights reserved. ARM DDI 0431C (ID090910) Date 10 September 2008",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "LXðrHac8U7xzCPgP",
        "urihash" : "LXðrHac8U7xzCPgP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a673d",
        "transactionid" : 864240,
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827662047170,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2094,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 2094,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827662047170,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "Functional interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "excerpt" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and ... Functional interfaces TrustZone Address Space Controllers",
      "firstSentences" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and reset. Functional interfaces TrustZone Address Space Controllers",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "document_number" : "ddi0431",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491435",
          "sysurihash" : "LXðrHac8U7xzCPgP",
          "urihash" : "LXðrHac8U7xzCPgP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284031567000,
          "topparentid" : 3491435,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374863000,
          "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147827000,
          "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e28cffd977155116a673d",
          "transactionid" : 864240,
          "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1649147827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0431:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147827662047170,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147618298,
          "syssize" : 2094,
          "sysdate" : 1649147827000,
          "haslayout" : "1",
          "topparent" : "3491435",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491435,
          "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0431/c/?lang=en",
          "modified" : 1639129962000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147827662047170,
          "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional interfaces ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "4TCDdCDzSk03ERnM",
        "urihash" : "4TCDdCDzSk03ERnM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "interfaces ; signals Clock ; APB slave ; reset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 3491435,
        "parentitem" : "5e8e28cffd977155116a673d",
        "concepts" : "interfaces ; signals Clock ; APB slave ; reset",
        "documenttype" : "html",
        "isattachment" : "3491435",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "37e7785eef71a53db063b4776bc90d2adc779dcf20899a6b845b090253a8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a674e",
        "transactionid" : 864240,
        "title" : "Functional interfaces ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827740677071,
        "sysisattachment" : "3491435",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491435,
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 195,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/functional-description/functional-interfaces?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827740677071,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Functional interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "Excerpt" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and ... Functional interfaces TrustZone Address Space Controllers",
      "FirstSentences" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and reset. Functional interfaces TrustZone Address Space Controllers"
    }, {
      "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "LXðrHac8U7xzCPgP",
        "urihash" : "LXðrHac8U7xzCPgP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a673d",
        "transactionid" : 864240,
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827662047170,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2094,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 2094,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827662047170,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    }, {
      "title" : "APB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "excerpt" : "APB slave interface The APB slave interfaces provide access to the TZASC registers ... See Programmers Model for more information. ... APB slave interface TrustZone Address Space Controllers",
      "firstSentences" : "APB slave interface The APB slave interfaces provide access to the TZASC registers that enables you to program the system configuration parameters and obtain status information. See Programmers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "document_number" : "ddi0431",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491435",
          "sysurihash" : "LXðrHac8U7xzCPgP",
          "urihash" : "LXðrHac8U7xzCPgP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284031567000,
          "topparentid" : 3491435,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374863000,
          "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147827000,
          "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e28cffd977155116a673d",
          "transactionid" : 864240,
          "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1649147827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0431:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147827662047170,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147618298,
          "syssize" : 2094,
          "sysdate" : 1649147827000,
          "haslayout" : "1",
          "topparent" : "3491435",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491435,
          "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0431/c/?lang=en",
          "modified" : 1639129962000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147827662047170,
          "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB slave interface ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "xLWu8mzeMIbhjAðf",
        "urihash" : "xLWu8mzeMIbhjAðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "APB protocol ; slave interfaces ; AMBA ; TZASC ; security ; configuration parameters ; pslverr ; pready",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 3491435,
        "parentitem" : "5e8e28cffd977155116a673d",
        "concepts" : "APB protocol ; slave interfaces ; AMBA ; TZASC ; security ; configuration parameters ; pslverr ; pready",
        "documenttype" : "html",
        "isattachment" : "3491435",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "8e6f1d4e6dc8ea18eb731ec46a6e663df5a02f5d415e49a27e28625e2bf5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a6750",
        "transactionid" : 864240,
        "title" : "APB slave interface ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827489390647,
        "sysisattachment" : "3491435",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491435,
        "size" : 744,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 744,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827489390647,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "APB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "Excerpt" : "APB slave interface The APB slave interfaces provide access to the TZASC registers ... See Programmers Model for more information. ... APB slave interface TrustZone Address Space Controllers",
      "FirstSentences" : "APB slave interface The APB slave interfaces provide access to the TZASC registers that enables you to program the system configuration parameters and obtain status information. See Programmers ..."
    } ],
    "totalNumberOfChildResults" : 47,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
      "document_number" : "ddi0431",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3491435",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "pPEðHljEcdb337S2",
      "urihash" : "pPEðHljEcdb337S2",
      "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
      "keywords" : "TrustZone, AMBA, AXI Interconnect,  APB Pheripherals, AMBA Designer, ",
      "systransactionid" : 864240,
      "copyright" : "Copyright ©€2008, 2010 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1284031567000,
      "topparentid" : 3491435,
      "numberofpages" : 82,
      "sysconcepts" : "tzasc ; programmers ; interfaces ; security inversion ; assignments ; bus ; signals ; ARM ; shows ; ARM Limited ; acceptance capability ; non-secure ; configuration ; registers ; memory ; usage constraints",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
      "attachmentparentid" : 3491435,
      "parentitem" : "5e8e28cffd977155116a673d",
      "concepts" : "tzasc ; programmers ; interfaces ; security inversion ; assignments ; bus ; signals ; ARM ; shows ; ARM Limited ; acceptance capability ; non-secure ; configuration ; registers ; memory ; usage constraints",
      "documenttype" : "pdf",
      "isattachment" : "3491435",
      "sysindexeddate" : 1649147830000,
      "permanentid" : "9740baba95da750700571ffa96a17f409008556b5423f4bb5922b9927f74",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e28cffd977155116a6798",
      "transactionid" : 864240,
      "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
      "subject" : "ARM PrimeCell TrustZone Address Space Controller (PL380) Technical Reference Manual documentation. This manual describes the operation of the TZASC and provides the register information in the programmers model section. Includes the AXI, APB, security and interrupt signal names. PDF format.",
      "date" : 1649147829000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0431:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147829728347697,
      "sysisattachment" : "3491435",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3491435,
      "size" : 792981,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147619952,
      "syssubject" : "ARM PrimeCell TrustZone Address Space Controller (PL380) Technical Reference Manual documentation. This manual describes the operation of the TZASC and provides the register information in the programmers model section. Includes the AXI, APB, security and interrupt signal names. PDF format.",
      "syssize" : 792981,
      "sysdate" : 1649147829000,
      "topparent" : "3491435",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3491435,
      "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
      "wordcount" : 1641,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147830000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147829728347697,
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "Excerpt" : "Copyright © 2008, 2010 ARM Limited. ... Contents ... CoreLink TrustZone Address Space Controller ... TZC-380 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4",
    "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Revision: r0p1 Technical Reference Manual Copyright © 2008, 2010 ARM Limited. All rights reserved. ARM DDI 0431C (ID090910) Date 10 September 2008"
  }, {
    "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100097/0003/en",
    "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
    "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
    "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
    "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "excerpt" : "For the avoidance of doubt, ARM makes no representation with respect to, and has ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... ARM Limited.",
      "firstSentences" : "ARM® Cortex®-A72 MPCore Processor Cryptography Extension Revision: r0p3 Technical Reference Manual Copyright © 2014-2016 ARM. All rights reserved. ARM 100097_0003_05_en ARM® Cortex®-A72 MPCore ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "100097",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4809470",
          "sysurihash" : "ukMYludSZpd0jðLm",
          "urihash" : "ukMYludSZpd0jðLm",
          "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
          "systransactionid" : 864238,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1461869998000,
          "topparentid" : 4809470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146176000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147748000,
          "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b694016d2907d594024f2",
          "transactionid" : 864238,
          "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649147748000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100097:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147748497462887,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147504833,
          "syssize" : 4385,
          "sysdate" : 1649147748000,
          "haslayout" : "1",
          "topparent" : "4809470",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4809470,
          "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147748000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100097/0003/?lang=en",
          "modified" : 1637571942000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147748497462887,
          "uri" : "https://developer.arm.com/documentation/100097/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "100097",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4809470",
        "sysauthor" : "ARM",
        "sysurihash" : "craodICSjezteT62",
        "urihash" : "craodICSjezteT62",
        "sysuri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
        "keywords" : "Cortex-A72",
        "systransactionid" : 864238,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1461869998000,
        "topparentid" : 4809470,
        "numberofpages" : 15,
        "sysconcepts" : "cryptography extension ; documentation ; arm ; technical changes ; SHA1 ; A72 processor ; written agreement ; export laws ; third party ; accelerator ; programmers ; provisions ; conflicting ; acceptance ; applications ; implementations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 4809470,
        "parentitem" : "5e7b694016d2907d594024f2",
        "concepts" : "cryptography extension ; documentation ; arm ; technical changes ; SHA1 ; A72 processor ; written agreement ; export laws ; third party ; accelerator ; programmers ; provisions ; conflicting ; acceptance ; applications ; implementations",
        "documenttype" : "pdf",
        "isattachment" : "4809470",
        "sysindexeddate" : 1649147745000,
        "permanentid" : "044de7de832a3e007b1863629d497e7cd9b602021ae4d9e363e1e071dd88",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b694016d2907d59402500",
        "transactionid" : 864238,
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "subject" : "This document describes the instructions for the processor Cryptography extensions.",
        "date" : 1649147745000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100097:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147745662238755,
        "sysisattachment" : "4809470",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4809470,
        "size" : 347408,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147506291,
        "syssubject" : "This document describes the instructions for the processor Cryptography extensions.",
        "syssize" : 347408,
        "sysdate" : 1649147745000,
        "topparent" : "4809470",
        "author" : "ARM",
        "label_version" : "r0p3",
        "systopparentid" : 4809470,
        "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
        "wordcount" : 587,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147745000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147745662238755,
        "uri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "Excerpt" : "For the avoidance of doubt, ARM makes no representation with respect to, and has ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... ARM Limited.",
      "FirstSentences" : "ARM® Cortex®-A72 MPCore Processor Cryptography Extension Revision: r0p3 Technical Reference Manual Copyright © 2014-2016 ARM. All rights reserved. ARM 100097_0003_05_en ARM® Cortex®-A72 MPCore ..."
    }, {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A72",
      "firstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "100097",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4809470",
          "sysurihash" : "ukMYludSZpd0jðLm",
          "urihash" : "ukMYludSZpd0jðLm",
          "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
          "systransactionid" : 864238,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1461869998000,
          "topparentid" : 4809470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146176000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147748000,
          "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b694016d2907d594024f2",
          "transactionid" : 864238,
          "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649147748000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100097:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147748497462887,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147504833,
          "syssize" : 4385,
          "sysdate" : 1649147748000,
          "haslayout" : "1",
          "topparent" : "4809470",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4809470,
          "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147748000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100097/0003/?lang=en",
          "modified" : 1637571942000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147748497462887,
          "uri" : "https://developer.arm.com/documentation/100097/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "100097",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4809470",
        "sysurihash" : "RmZZOwVoFImQ0MsF",
        "urihash" : "RmZZOwVoFImQ0MsF",
        "sysuri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
        "systransactionid" : 864237,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1461869998000,
        "topparentid" : 4809470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146176000,
        "sysconcepts" : "engine ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 4809470,
        "parentitem" : "5e7b694016d2907d594024f2",
        "concepts" : "engine ; programmers",
        "documenttype" : "html",
        "isattachment" : "4809470",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147722000,
        "permanentid" : "46714c1b1db05541e02ae21dbb9f201d5130928ee7d579fa78a0cf06bd32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b694016d2907d594024fa",
        "transactionid" : 864237,
        "title" : "Programmers Model ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649147722000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100097:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147722251793371,
        "sysisattachment" : "4809470",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4809470,
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147504833,
        "syssize" : 228,
        "sysdate" : 1649147722000,
        "haslayout" : "1",
        "topparent" : "4809470",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4809470,
        "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147722000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100097/0003/programmers-model?lang=en",
        "modified" : 1637571942000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147722251793371,
        "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "Excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A72",
      "FirstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model."
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "excerpt" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "firstSentences" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "100097",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4809470",
          "sysurihash" : "ukMYludSZpd0jðLm",
          "urihash" : "ukMYludSZpd0jðLm",
          "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
          "systransactionid" : 864238,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1461869998000,
          "topparentid" : 4809470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146176000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147748000,
          "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b694016d2907d594024f2",
          "transactionid" : 864238,
          "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649147748000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100097:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147748497462887,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147504833,
          "syssize" : 4385,
          "sysdate" : 1649147748000,
          "haslayout" : "1",
          "topparent" : "4809470",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4809470,
          "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147748000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100097/0003/?lang=en",
          "modified" : 1637571942000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147748497462887,
          "uri" : "https://developer.arm.com/documentation/100097/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "100097",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4809470",
        "sysurihash" : "RVkIciKO5UwTLDiW",
        "urihash" : "RVkIciKO5UwTLDiW",
        "sysuri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
        "systransactionid" : 864237,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1461869998000,
        "topparentid" : 4809470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146176000,
        "sysconcepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; subsections ; Cortex ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 4809470,
        "parentitem" : "5e7b694016d2907d594024f2",
        "concepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; subsections ; Cortex ; programmers",
        "documenttype" : "html",
        "isattachment" : "4809470",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147722000,
        "permanentid" : "5aa4047cdd8ec69dc7f363c7efb40d956349eef2f56b901ea6d41884e47d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b694016d2907d594024fb",
        "transactionid" : 864237,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649147722000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100097:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147722221549694,
        "sysisattachment" : "4809470",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4809470,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147504833,
        "syssize" : 326,
        "sysdate" : 1649147722000,
        "haslayout" : "1",
        "topparent" : "4809470",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4809470,
        "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147722000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100097/0003/programmers-model/about-the-programmers-model?lang=en",
        "modified" : 1637571942000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147722221549694,
        "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "Excerpt" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "FirstSentences" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ..."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
      "document_number" : "100097",
      "document_version" : "0003",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4809470",
      "sysurihash" : "ukMYludSZpd0jðLm",
      "urihash" : "ukMYludSZpd0jðLm",
      "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
      "systransactionid" : 864238,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1461869998000,
      "topparentid" : 4809470,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585146176000,
      "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
      "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147748000,
      "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b694016d2907d594024f2",
      "transactionid" : 864238,
      "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
      "products" : [ "Cortex-A72" ],
      "date" : 1649147748000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100097:0003:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147748497462887,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4385,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147504833,
      "syssize" : 4385,
      "sysdate" : 1649147748000,
      "haslayout" : "1",
      "topparent" : "4809470",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4809470,
      "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
      "wordcount" : 294,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
      "document_revision" : "05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147748000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100097/0003/?lang=en",
      "modified" : 1637571942000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147748497462887,
      "uri" : "https://developer.arm.com/documentation/100097/0003/en",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
    "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
    "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
    "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
  }, {
    "title" : "Revisions",
    "uri" : "https://developer.arm.com/documentation/100049/0100/en/revisions",
    "printableUri" : "https://developer.arm.com/documentation/100049/0100/en/revisions",
    "clickUri" : "https://developer.arm.com/documentation/100049/0100/revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/revisions",
    "excerpt" : "Revisions This appendix describes the technical changes between released issues of this document. It contains the following section: Revisions. Revisions Cortex-A73",
    "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this document. It contains the following section: Revisions. Revisions Cortex-A73",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100049/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100049/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
      "firstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100049",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435871",
        "sysurihash" : "0ð77zJ3UWoULtnRa",
        "urihash" : "0ð77zJ3UWoULtnRa",
        "sysuri" : "https://developer.arm.com/documentation/100049/0100/en",
        "systransactionid" : 863713,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531820726000,
        "topparentid" : 3435871,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147313000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082395000,
        "permanentid" : "7159a99b372f669eb99bb5c10afe1017962b7af8fa2eef9706f9bc9a5e21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6db116d2907d59403ece",
        "transactionid" : 863713,
        "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649082395000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100049:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082395229040623,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4455,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082144860,
        "syssize" : 4455,
        "sysdate" : 1649082395000,
        "haslayout" : "1",
        "topparent" : "3435871",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435871,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082395000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100049/0100/?lang=en",
        "modified" : 1635935237000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082395229040623,
        "uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100049/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
      "FirstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
      "printableUri" : "https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
      "clickUri" : "https://developer.arm.com/documentation/100049/0100/revisions/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
      "excerpt" : "Revisions This section describes the technical changes between released issues of ... Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 ... - - Revisions Cortex-A73",
      "firstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100049/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
        "firstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100049",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435871",
          "sysurihash" : "0ð77zJ3UWoULtnRa",
          "urihash" : "0ð77zJ3UWoULtnRa",
          "sysuri" : "https://developer.arm.com/documentation/100049/0100/en",
          "systransactionid" : 863713,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531820726000,
          "topparentid" : 3435871,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147313000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082395000,
          "permanentid" : "7159a99b372f669eb99bb5c10afe1017962b7af8fa2eef9706f9bc9a5e21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6db116d2907d59403ece",
          "transactionid" : 863713,
          "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A73" ],
          "date" : 1649082395000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100049:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082395229040623,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4455,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082144860,
          "syssize" : 4455,
          "sysdate" : 1649082395000,
          "haslayout" : "1",
          "topparent" : "3435871",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435871,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082395000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100049/0100/?lang=en",
          "modified" : 1635935237000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082395229040623,
          "uri" : "https://developer.arm.com/documentation/100049/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
        "FirstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100049",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435871",
        "sysurihash" : "yKODGRDd5JeK4ð9D",
        "urihash" : "yKODGRDd5JeK4ð9D",
        "sysuri" : "https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
        "systransactionid" : 863714,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1531820726000,
        "topparentid" : 3435871,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147313000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "attachmentparentid" : 3435871,
        "parentitem" : "5e7b6db116d2907d59403ece",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "3435871",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082432000,
        "permanentid" : "61bc7677c112a2b58762dc5996961ef85778850e22e76ea55b47b8d32830",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6db116d2907d59403ee0",
        "transactionid" : 863714,
        "title" : "Revisions ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649082432000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100049:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082432675595390,
        "sysisattachment" : "3435871",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435871,
        "size" : 627,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100049/0100/revisions/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082144860,
        "syssize" : 627,
        "sysdate" : 1649082432000,
        "haslayout" : "1",
        "topparent" : "3435871",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435871,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 39,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082432000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/revisions/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100049/0100/revisions/revisions?lang=en",
        "modified" : 1635935237000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082432675595390,
        "uri" : "https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100049/0100/revisions/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
      "Excerpt" : "Revisions This section describes the technical changes between released issues of ... Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 ... - - Revisions Cortex-A73",
      "FirstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between ..."
    }, {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/100049/0100/en/programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100049/0100/en/programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100049/0100/programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/programmers-model",
      "excerpt" : "Programmers Model This chapter describes the programmers model. It contains the following sections: About the programmers model. Register summary. Register descriptions.",
      "firstSentences" : "Programmers Model This chapter describes the programmers model. It contains the following sections: About the programmers model. Register summary. Register descriptions. Programmers Model Cortex-A73",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100049/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
        "firstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100049",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435871",
          "sysurihash" : "0ð77zJ3UWoULtnRa",
          "urihash" : "0ð77zJ3UWoULtnRa",
          "sysuri" : "https://developer.arm.com/documentation/100049/0100/en",
          "systransactionid" : 863713,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531820726000,
          "topparentid" : 3435871,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147313000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082395000,
          "permanentid" : "7159a99b372f669eb99bb5c10afe1017962b7af8fa2eef9706f9bc9a5e21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6db116d2907d59403ece",
          "transactionid" : 863713,
          "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A73" ],
          "date" : 1649082395000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100049:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082395229040623,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4455,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082144860,
          "syssize" : 4455,
          "sysdate" : 1649082395000,
          "haslayout" : "1",
          "topparent" : "3435871",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435871,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082395000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100049/0100/?lang=en",
          "modified" : 1635935237000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082395229040623,
          "uri" : "https://developer.arm.com/documentation/100049/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
        "FirstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "100049",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435871",
        "sysurihash" : "sñiTc5osKnZXsPf8",
        "urihash" : "sñiTc5osKnZXsPf8",
        "sysuri" : "https://developer.arm.com/documentation/100049/0100/en/programmers-model",
        "systransactionid" : 863714,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531820726000,
        "topparentid" : 3435871,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147313000,
        "sysconcepts" : "programmers model ; Register summary",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "attachmentparentid" : 3435871,
        "parentitem" : "5e7b6db116d2907d59403ece",
        "concepts" : "programmers model ; Register summary",
        "documenttype" : "html",
        "isattachment" : "3435871",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082432000,
        "permanentid" : "a25e03b4f4dda0e58357d589f5c4eb68d5b371d39811512480a88f9e2800",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6db116d2907d59403ed6",
        "transactionid" : 863714,
        "title" : "Programmers Model ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649082432000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100049:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082432220955710,
        "sysisattachment" : "3435871",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435871,
        "size" : 198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100049/0100/programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082144860,
        "syssize" : 198,
        "sysdate" : 1649082432000,
        "haslayout" : "1",
        "topparent" : "3435871",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435871,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082432000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100049/0100/programmers-model?lang=en",
        "modified" : 1635935237000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082432220955710,
        "uri" : "https://developer.arm.com/documentation/100049/0100/en/programmers-model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/100049/0100/en/programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en/programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100049/0100/programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/programmers-model",
      "Excerpt" : "Programmers Model This chapter describes the programmers model. It contains the following sections: About the programmers model. Register summary. Register descriptions.",
      "FirstSentences" : "Programmers Model This chapter describes the programmers model. It contains the following sections: About the programmers model. Register summary. Register descriptions. Programmers Model Cortex-A73"
    }, {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
      "printableUri" : "https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
      "clickUri" : "https://developer.arm.com/documentation/100049/0100/preface/feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
      "excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "firstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100049/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
        "firstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100049",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435871",
          "sysurihash" : "0ð77zJ3UWoULtnRa",
          "urihash" : "0ð77zJ3UWoULtnRa",
          "sysuri" : "https://developer.arm.com/documentation/100049/0100/en",
          "systransactionid" : 863713,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531820726000,
          "topparentid" : 3435871,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147313000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082395000,
          "permanentid" : "7159a99b372f669eb99bb5c10afe1017962b7af8fa2eef9706f9bc9a5e21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6db116d2907d59403ece",
          "transactionid" : 863713,
          "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A73" ],
          "date" : 1649082395000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100049:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082395229040623,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4455,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082144860,
          "syssize" : 4455,
          "sysdate" : 1649082395000,
          "haslayout" : "1",
          "topparent" : "3435871",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435871,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082395000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100049/0100/?lang=en",
          "modified" : 1635935237000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082395229040623,
          "uri" : "https://developer.arm.com/documentation/100049/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
        "FirstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "100049",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435871",
        "sysurihash" : "sdKcTbtufSYJlgJk",
        "urihash" : "sdKcTbtufSYJlgJk",
        "sysuri" : "https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
        "systransactionid" : 863714,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531820726000,
        "topparentid" : 3435871,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147313000,
        "sysconcepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Cryptographic Extension Technical Reference Manual ; diagnostic procedures",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "attachmentparentid" : 3435871,
        "parentitem" : "5e7b6db116d2907d59403ece",
        "concepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Cryptographic Extension Technical Reference Manual ; diagnostic procedures",
        "documenttype" : "html",
        "isattachment" : "3435871",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082432000,
        "permanentid" : "ceb86c44bcc87c9f4dac143cba17eec2b3db2437f3335699e717e5ce0c44",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6db116d2907d59403ed2",
        "transactionid" : 863714,
        "title" : "Feedback ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649082432000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100049:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082432137311152,
        "sysisattachment" : "3435871",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435871,
        "size" : 880,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100049/0100/preface/feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082144860,
        "syssize" : 880,
        "sysdate" : 1649082432000,
        "haslayout" : "1",
        "topparent" : "3435871",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435871,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082432000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/preface/feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100049/0100/preface/feedback?lang=en",
        "modified" : 1635935237000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082432137311152,
        "uri" : "https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
      "ClickUri" : "https://developer.arm.com/documentation/100049/0100/preface/feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
      "Excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "FirstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ..."
    } ],
    "totalNumberOfChildResults" : 19,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Revisions ",
      "document_number" : "100049",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3435871",
      "sysurihash" : "0NkXFRZhfokQtUwg",
      "urihash" : "0NkXFRZhfokQtUwg",
      "sysuri" : "https://developer.arm.com/documentation/100049/0100/en/revisions",
      "systransactionid" : 863714,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1531820726000,
      "topparentid" : 3435871,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585147313000,
      "sysconcepts" : "technical changes",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
      "attachmentparentid" : 3435871,
      "parentitem" : "5e7b6db116d2907d59403ece",
      "concepts" : "technical changes",
      "documenttype" : "html",
      "isattachment" : "3435871",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649082432000,
      "permanentid" : "440e2261e1e6218c991f9e1ed2430dbd5fb4b7229abea9512c22451d4ef8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6db116d2907d59403edf",
      "transactionid" : 863714,
      "title" : "Revisions ",
      "products" : [ "Cortex-A73" ],
      "date" : 1649082432000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100049:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082432904667600,
      "sysisattachment" : "3435871",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3435871,
      "size" : 164,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100049/0100/revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082144860,
      "syssize" : 164,
      "sysdate" : 1649082432000,
      "haslayout" : "1",
      "topparent" : "3435871",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3435871,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
      "document_revision" : "05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082432000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100049/0100/revisions?lang=en",
      "modified" : 1635935237000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082432904667600,
      "uri" : "https://developer.arm.com/documentation/100049/0100/en/revisions",
      "syscollection" : "default"
    },
    "Title" : "Revisions",
    "Uri" : "https://developer.arm.com/documentation/100049/0100/en/revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en/revisions",
    "ClickUri" : "https://developer.arm.com/documentation/100049/0100/revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/revisions",
    "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this document. It contains the following section: Revisions. Revisions Cortex-A73",
    "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this document. It contains the following section: Revisions. Revisions Cortex-A73"
  }, {
    "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100336/0106/en",
    "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
    "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Components and configuration",
      "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "printableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "clickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "excerpt" : "Components and configuration This chapter describes the major components of the GIC- ... It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator.",
      "firstSentences" : "Components and configuration This chapter describes the major components of the GIC-600. It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator. SPI Collator.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "100336",
          "document_version" : "0106",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448478",
          "sysurihash" : "chX19eh4YkflY9vh",
          "urihash" : "chX19eh4YkflY9vh",
          "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
          "systransactionid" : 861305,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549902430000,
          "topparentid" : 3448478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307097000,
          "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
          "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719834000,
          "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dddd9cbfe76649ba52f67",
          "transactionid" : 861305,
          "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600" ],
          "date" : 1648719834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100336:0106:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719834078637315,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4762,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719805276,
          "syssize" : 4762,
          "sysdate" : 1648719834000,
          "haslayout" : "1",
          "topparent" : "3448478",
          "label_version" : "r1p6",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448478,
          "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100336/0106/?lang=en",
          "modified" : 1636125273000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719834078637315,
          "uri" : "https://developer.arm.com/documentation/100336/0106/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Components and configuration ",
        "document_number" : "100336",
        "document_version" : "0106",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448478",
        "sysurihash" : "GZsñqi2DLð3loOGr",
        "urihash" : "GZsñqi2DLð3loOGr",
        "sysuri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
        "systransactionid" : 861305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549902430000,
        "topparentid" : 3448478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307097000,
        "sysconcepts" : "Redistributor ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
        "attachmentparentid" : 3448478,
        "parentitem" : "5e7dddd9cbfe76649ba52f67",
        "concepts" : "Redistributor ; configuration",
        "documenttype" : "html",
        "isattachment" : "3448478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719834000,
        "permanentid" : "d42c743b9effaeea5f581d874e67d2c0852fd36c0eec0a3b2b6ce98f8e6e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dddd9cbfe76649ba52f74",
        "transactionid" : 861305,
        "title" : "Components and configuration ",
        "products" : [ "CoreLink GIC-600" ],
        "date" : 1648719834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100336:0106:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719834020823518,
        "sysisattachment" : "3448478",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448478,
        "size" : 277,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719805276,
        "syssize" : 277,
        "sysdate" : 1648719834000,
        "haslayout" : "1",
        "topparent" : "3448478",
        "label_version" : "r1p6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448478,
        "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100336/0106/components-and-configuration?lang=en",
        "modified" : 1636125273000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719834020823518,
        "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
        "syscollection" : "default"
      },
      "Title" : "Components and configuration",
      "Uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "ClickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "Excerpt" : "Components and configuration This chapter describes the major components of the GIC- ... It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator.",
      "FirstSentences" : "Components and configuration This chapter describes the major components of the GIC-600. It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator. SPI Collator."
    }, {
      "title" : "Distributor AXI4-Stream interfaces",
      "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "excerpt" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. ... Packets must never be interleaved.",
      "firstSentences" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. Note ic<xy>tready xy can be cd, dc, pd, dp, id, di, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "100336",
          "document_version" : "0106",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448478",
          "sysurihash" : "chX19eh4YkflY9vh",
          "urihash" : "chX19eh4YkflY9vh",
          "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
          "systransactionid" : 861305,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549902430000,
          "topparentid" : 3448478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307097000,
          "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
          "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719834000,
          "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dddd9cbfe76649ba52f67",
          "transactionid" : 861305,
          "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600" ],
          "date" : 1648719834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100336:0106:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719834078637315,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4762,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719805276,
          "syssize" : 4762,
          "sysdate" : 1648719834000,
          "haslayout" : "1",
          "topparent" : "3448478",
          "label_version" : "r1p6",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448478,
          "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100336/0106/?lang=en",
          "modified" : 1636125273000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719834078637315,
          "uri" : "https://developer.arm.com/documentation/100336/0106/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Distributor AXI4-Stream interfaces ",
        "document_number" : "100336",
        "document_version" : "0106",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448478",
        "sysurihash" : "EV3l7EUNFVE4m84s",
        "urihash" : "EV3l7EUNFVE4m84s",
        "sysuri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
        "systransactionid" : 861305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549902430000,
        "topparentid" : 3448478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307097000,
        "sysconcepts" : "Distributor ; signals ; xy ; AXI4 ; ic ; Redistributor ; interfaces ; ArmAMBA ; Stream Protocol ; SPI Collator ; Bus Destination ; cleanly registered ; hierarchically clock ; Programmed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
        "attachmentparentid" : 3448478,
        "parentitem" : "5e7dddd9cbfe76649ba52f67",
        "concepts" : "Distributor ; signals ; xy ; AXI4 ; ic ; Redistributor ; interfaces ; ArmAMBA ; Stream Protocol ; SPI Collator ; Bus Destination ; cleanly registered ; hierarchically clock ; Programmed",
        "documenttype" : "html",
        "isattachment" : "3448478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719834000,
        "permanentid" : "fd6180dbcb22fed2074dcee931936b394b69999729218ecaaf4c45aaed78",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dddd9cbfe76649ba52f76",
        "transactionid" : 861305,
        "title" : "Distributor AXI4-Stream interfaces ",
        "products" : [ "CoreLink GIC-600" ],
        "date" : 1648719833000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100336:0106:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719833992929958,
        "sysisattachment" : "3448478",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448478,
        "size" : 1944,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719805276,
        "syssize" : 1944,
        "sysdate" : 1648719833000,
        "haslayout" : "1",
        "topparent" : "3448478",
        "label_version" : "r1p6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448478,
        "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
        "modified" : 1636125273000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719833992929958,
        "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Distributor AXI4-Stream interfaces",
      "Uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "Excerpt" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. ... Packets must never be interleaved.",
      "FirstSentences" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. Note ic<xy>tready xy can be cd, dc, pd, dp, id, di, ..."
    }, {
      "title" : "MSI-64 Encapsulator",
      "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "printableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "clickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "excerpt" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for ... The following figure shows an overview of the MSI-64 Encapsulator process.",
      "firstSentences" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for writes to the GITS_TRANSLATER register. The following figure shows an overview of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "100336",
          "document_version" : "0106",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448478",
          "sysurihash" : "chX19eh4YkflY9vh",
          "urihash" : "chX19eh4YkflY9vh",
          "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
          "systransactionid" : 861305,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549902430000,
          "topparentid" : 3448478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307097000,
          "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
          "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719834000,
          "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dddd9cbfe76649ba52f67",
          "transactionid" : 861305,
          "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600" ],
          "date" : 1648719834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100336:0106:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719834078637315,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4762,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719805276,
          "syssize" : 4762,
          "sysdate" : 1648719834000,
          "haslayout" : "1",
          "topparent" : "3448478",
          "label_version" : "r1p6",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448478,
          "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100336/0106/?lang=en",
          "modified" : 1636125273000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719834078637315,
          "uri" : "https://developer.arm.com/documentation/100336/0106/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MSI-64 Encapsulator ",
        "document_number" : "100336",
        "document_version" : "0106",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448478",
        "sysurihash" : "eo6KIGtnyQñ6tPv0",
        "urihash" : "eo6KIGtnyQñ6tPv0",
        "sysuri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
        "systransactionid" : 861305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549902430000,
        "topparentid" : 3448478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307097000,
        "sysconcepts" : "msi ; translations ; GITS ; DeviceID ; ACE-Lite interfaces ; subsections ; msi64 ; retargets ; awdeviceid",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
        "attachmentparentid" : 3448478,
        "parentitem" : "5e7dddd9cbfe76649ba52f67",
        "concepts" : "msi ; translations ; GITS ; DeviceID ; ACE-Lite interfaces ; subsections ; msi64 ; retargets ; awdeviceid",
        "documenttype" : "html",
        "isattachment" : "3448478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719833000,
        "permanentid" : "b266f5d6dcdb2d394141b69d204a9a19bcb78bb68e7846945b2dbaf62196",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dddd9cbfe76649ba52f8b",
        "transactionid" : 861305,
        "title" : "MSI-64 Encapsulator ",
        "products" : [ "CoreLink GIC-600" ],
        "date" : 1648719833000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100336:0106:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719833989590005,
        "sysisattachment" : "3448478",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448478,
        "size" : 883,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719805264,
        "syssize" : 883,
        "sysdate" : 1648719833000,
        "haslayout" : "1",
        "topparent" : "3448478",
        "label_version" : "r1p6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448478,
        "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719833000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
        "modified" : 1636125273000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719833989590005,
        "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
        "syscollection" : "default"
      },
      "Title" : "MSI-64 Encapsulator",
      "Uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "ClickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "Excerpt" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for ... The following figure shows an overview of the MSI-64 Encapsulator process.",
      "FirstSentences" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for writes to the GITS_TRANSLATER register. The following figure shows an overview of ..."
    } ],
    "totalNumberOfChildResults" : 182,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
      "document_number" : "100336",
      "document_version" : "0106",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3448478",
      "sysurihash" : "chX19eh4YkflY9vh",
      "urihash" : "chX19eh4YkflY9vh",
      "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
      "systransactionid" : 861305,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549902430000,
      "topparentid" : 3448478,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585307097000,
      "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
      "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719834000,
      "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dddd9cbfe76649ba52f67",
      "transactionid" : 861305,
      "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
      "products" : [ "CoreLink GIC-600" ],
      "date" : 1648719834000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100336:0106:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719834078637315,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4762,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719805276,
      "syssize" : 4762,
      "sysdate" : 1648719834000,
      "haslayout" : "1",
      "topparent" : "3448478",
      "label_version" : "r1p6",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3448478,
      "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
      "wordcount" : 308,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719834000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100336/0106/?lang=en",
      "modified" : 1636125273000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719834078637315,
      "uri" : "https://developer.arm.com/documentation/100336/0106/en",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
    "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
  }, {
    "title" : "ETM9 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "excerpt" : "Added content for DFT. Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "ETM9 Revision: r2p2 Technical Reference Manual Copyright © 1999-2002, 2006 ARM Limited. All rights reserved. ARM DDI 0157G ii ETM9 Technical Reference Manual Copyright © 1999-2002, 2006 ARM Limited.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
      "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
      "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM9 Technical Reference Manual ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "1kPegglCUdrAQLo4",
        "urihash" : "1kPegglCUdrAQLo4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719779000,
        "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3e88295d1e18d381d9",
        "transactionid" : 861303,
        "title" : "ETM9 Technical Reference Manual ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719779000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719779574165708,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2046,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 2046,
        "sysdate" : 1648719779000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719779000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719779574165708,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "syscollection" : "default"
      },
      "Title" : "ETM9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
      "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
      "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ETM Integration Testing",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "excerpt" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM ... This chapter describes the kit. ... ETM Integration Testing CoreSight ETM9",
      "firstSentences" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. This chapter describes the kit. Note This chapter describes the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM9 Technical Reference Manual ",
          "document_number" : "ddi0157",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492707",
          "sysurihash" : "1kPegglCUdrAQLo4",
          "urihash" : "1kPegglCUdrAQLo4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172589527000,
          "topparentid" : 3492707,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375486000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719779000,
          "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b3e88295d1e18d381d9",
          "transactionid" : 861303,
          "title" : "ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1648719779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0157:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719779574165708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2046,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719776801,
          "syssize" : 2046,
          "sysdate" : 1648719779000,
          "haslayout" : "1",
          "topparent" : "3492707",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492707,
          "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0157/g/?lang=en",
          "modified" : 1638974291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719779574165708,
          "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "syscollection" : "default"
        },
        "Title" : "ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM Integration Testing ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "Bv2yhwcqðTZuwI8h",
        "urihash" : "Bv2yhwcqðTZuwI8h",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "integration testing ; Technical Reference Manual ; ETM9 ; kit ; ARM core ; environment",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3492707,
        "parentitem" : "5e8e2b3e88295d1e18d381d9",
        "concepts" : "integration testing ; Technical Reference Manual ; ETM9 ; kit ; ARM core ; environment",
        "documenttype" : "html",
        "isattachment" : "3492707",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719781000,
        "permanentid" : "ae819a89f332beb5bdf348278ec71e8ffa43ae50e72d08f87132ab7e6d30",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3f88295d1e18d3821b",
        "transactionid" : 861303,
        "title" : "ETM Integration Testing ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719781766103622,
        "sysisattachment" : "3492707",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492707,
        "size" : 733,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 733,
        "sysdate" : 1648719781000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/etm-integration-testing?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719781766103622,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
        "syscollection" : "default"
      },
      "Title" : "ETM Integration Testing",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "Excerpt" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM ... This chapter describes the kit. ... ETM Integration Testing CoreSight ETM9",
      "FirstSentences" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. This chapter describes the kit. Note This chapter describes the ..."
    }, {
      "title" : "About the ETM Integration Kit",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "excerpt" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ... The kit includes examples for various ARM cores and also shows how to connect the ETM ...",
      "firstSentences" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. The kit includes examples for various ARM cores and also shows how to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM9 Technical Reference Manual ",
          "document_number" : "ddi0157",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492707",
          "sysurihash" : "1kPegglCUdrAQLo4",
          "urihash" : "1kPegglCUdrAQLo4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172589527000,
          "topparentid" : 3492707,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375486000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719779000,
          "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b3e88295d1e18d381d9",
          "transactionid" : 861303,
          "title" : "ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1648719779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0157:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719779574165708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2046,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719776801,
          "syssize" : 2046,
          "sysdate" : 1648719779000,
          "haslayout" : "1",
          "topparent" : "3492707",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492707,
          "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0157/g/?lang=en",
          "modified" : 1638974291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719779574165708,
          "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "syscollection" : "default"
        },
        "Title" : "ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the ETM Integration Kit ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "hjw33QQmsC3qmxðw",
        "urihash" : "hjw33QQmsC3qmxðw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "ARM cores ; ETMIK ; ETM ; integration ; ETB ; AHB ; ETM9 components ; Trace Buffer ; configuration ; environment",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3492707,
        "parentitem" : "5e8e2b3e88295d1e18d381d9",
        "concepts" : "ARM cores ; ETMIK ; ETM ; integration ; ETB ; AHB ; ETM9 components ; Trace Buffer ; configuration ; environment",
        "documenttype" : "html",
        "isattachment" : "3492707",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719781000,
        "permanentid" : "a9f5f017590bf296450af30e442bf5870dc84f42b7845161c3f5f0c6998b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3f88295d1e18d3821c",
        "transactionid" : 861303,
        "title" : "About the ETM Integration Kit ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719781368523472,
        "sysisattachment" : "3492707",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492707,
        "size" : 630,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 630,
        "sysdate" : 1648719781000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719781368523472,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
        "syscollection" : "default"
      },
      "Title" : "About the ETM Integration Kit",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "Excerpt" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ... The kit includes examples for various ARM cores and also shows how to connect the ETM ...",
      "FirstSentences" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. The kit includes examples for various ARM cores and also shows how to ..."
    }, {
      "title" : "Programming and reading ETM9 registers",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "excerpt" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "firstSentences" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM9 Technical Reference Manual ",
          "document_number" : "ddi0157",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492707",
          "sysurihash" : "1kPegglCUdrAQLo4",
          "urihash" : "1kPegglCUdrAQLo4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172589527000,
          "topparentid" : 3492707,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375486000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719779000,
          "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b3e88295d1e18d381d9",
          "transactionid" : 861303,
          "title" : "ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1648719779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0157:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719779574165708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2046,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719776801,
          "syssize" : 2046,
          "sysdate" : 1648719779000,
          "haslayout" : "1",
          "topparent" : "3492707",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492707,
          "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0157/g/?lang=en",
          "modified" : 1638974291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719779574165708,
          "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "syscollection" : "default"
        },
        "Title" : "ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programming and reading ETM9 registers ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "IKwbbcBQHZBl6oMJ",
        "urihash" : "IKwbbcBQHZBl6oMJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "data field ; TAP controller ; registers ; ETM9 ; scan ; interface ; reading ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3492707,
        "parentitem" : "5e8e2b3e88295d1e18d381d9",
        "concepts" : "data field ; TAP controller ; registers ; ETM9 ; scan ; interface ; reading ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "documenttype" : "html",
        "isattachment" : "3492707",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719780000,
        "permanentid" : "bceabec45886abb037b548dd56a701b6a86c2bc1a473b5b629ce4bd9f614",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3e88295d1e18d381f2",
        "transactionid" : 861303,
        "title" : "Programming and reading ETM9 registers ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719780000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719780916445827,
        "sysisattachment" : "3492707",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492707,
        "size" : 902,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 902,
        "sysdate" : 1648719780000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719780000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719780916445827,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
        "syscollection" : "default"
      },
      "Title" : "Programming and reading ETM9 registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "Excerpt" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "FirstSentences" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ..."
    } ],
    "totalNumberOfChildResults" : 33,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ETM9 Technical Reference Manual ",
      "document_number" : "ddi0157",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3492707",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "1wKPJI5vlqFDJ12M",
      "urihash" : "1wKPJI5vlqFDJ12M",
      "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
      "systransactionid" : 861303,
      "copyright" : "Copyright © 1999-2002, 2006 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172589527000,
      "topparentid" : 3492707,
      "numberofpages" : 158,
      "sysconcepts" : "instructions ; scan chains ; ETM9 ; trace port ; signals ; ETM ; macrocells ; controllers ; ARM Limited ; simulators ; programming ; interfacing ; test wrappers ; ARM ; half-rate clocking ; tracing",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
      "attachmentparentid" : 3492707,
      "parentitem" : "5e8e2b3e88295d1e18d381d9",
      "concepts" : "instructions ; scan chains ; ETM9 ; trace port ; signals ; ETM ; macrocells ; controllers ; ARM Limited ; simulators ; programming ; interfacing ; test wrappers ; ARM ; half-rate clocking ; tracing",
      "documenttype" : "pdf",
      "isattachment" : "3492707",
      "sysindexeddate" : 1648719782000,
      "permanentid" : "e212945361446295a0808b676e0af3e980f12e59c9be290e341b1ef35f68",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2b3f88295d1e18d38253",
      "transactionid" : 861303,
      "title" : "ETM9 Technical Reference Manual ",
      "date" : 1648719782000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0157:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719782371052187,
      "sysisattachment" : "3492707",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3492707,
      "size" : 1458500,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719779234,
      "syssize" : 1458500,
      "sysdate" : 1648719782000,
      "topparent" : "3492707",
      "author" : "ARM Limited",
      "label_version" : "r2p2",
      "systopparentid" : 3492707,
      "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
      "wordcount" : 2453,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719782000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719782371052187,
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
      "syscollection" : "default"
    },
    "Title" : "ETM9 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "Excerpt" : "Added content for DFT. Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "ETM9 Revision: r2p2 Technical Reference Manual Copyright © 1999-2002, 2006 ARM Limited. All rights reserved. ARM DDI 0157G ii ETM9 Technical Reference Manual Copyright © 1999-2002, 2006 ARM Limited."
  }, {
    "title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100453/0401/en",
    "printableUri" : "https://developer.arm.com/documentation/100453/0401/en",
    "clickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "firstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Configuration signals",
      "uri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "printableUri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "clickUri" : "https://developer.arm.com/documentation/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "excerpt" : "If none of the cores support AArch32 execution at EL3, this signal is not present. ... CRYPTODISABLE Input Disables the Cryptographic Extensions. ... Configuration signals DynamIQ Shared Unit",
      "firstSentences" : "Configuration signals This section describes the configuration signals. Table B-7 Configuration signals Signal Direction Description AA64nAA32[PE:0] Input Register width state. The options are: 0 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "document_number" : "100453",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4277141",
          "sysurihash" : "to2Nxxd0ILSI6faN",
          "urihash" : "to2Nxxd0ILSI6faN",
          "sysuri" : "https://developer.arm.com/documentation/100453/0401/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1574854991000,
          "topparentid" : 4277141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585322967000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082132000,
          "permanentid" : "6ca1f944c51733cd44699c4a86e0b18e29a1b3f5851a75d0c42ce8041ef6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1bd7b2608e4d7f0a34cb",
          "transactionid" : 863709,
          "title" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1649082132000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100453:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082132723813911,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4765,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081886524,
          "syssize" : 4765,
          "sysdate" : 1649082132000,
          "haslayout" : "1",
          "topparent" : "4277141",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4277141,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082132000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100453/0401/?lang=en",
          "modified" : 1636367053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082132723813911,
          "uri" : "https://developer.arm.com/documentation/100453/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configuration signals ",
        "document_number" : "100453",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4277141",
        "sysurihash" : "aDDXgXkA8finIñOg",
        "urihash" : "aDDXgXkA8finIñOg",
        "sysuri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1574854991000,
        "topparentid" : 4277141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585322967000,
        "sysconcepts" : "AArch32 execution ; cores ; signals ; EL3 ; present ; configuration ; exceptions vectors ; interface logic ; Input Globally ; Cryptographic Extensions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4277141,
        "parentitem" : "5e7e1bd7b2608e4d7f0a34cb",
        "concepts" : "AArch32 execution ; cores ; signals ; EL3 ; present ; configuration ; exceptions vectors ; interface logic ; Input Globally ; Cryptographic Extensions",
        "documenttype" : "html",
        "isattachment" : "4277141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082132000,
        "permanentid" : "5d4e2ac7016cbe1e9afb77c7bf5dbf6b16ab41f985d202c256279ec49978",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1bd8b2608e4d7f0a357f",
        "transactionid" : 863709,
        "title" : "Configuration signals ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1649082132000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100453:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082132621827868,
        "sysisattachment" : "4277141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4277141,
        "size" : 2224,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081886493,
        "syssize" : 2224,
        "sysdate" : 1649082132000,
        "haslayout" : "1",
        "topparent" : "4277141",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4277141,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082132000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
        "modified" : 1636367053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082132621827868,
        "uri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
        "syscollection" : "default"
      },
      "Title" : "Configuration signals",
      "Uri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "ClickUri" : "https://developer.arm.com/documentation/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "Excerpt" : "If none of the cores support AArch32 execution at EL3, this signal is not present. ... CRYPTODISABLE Input Disables the Cryptographic Extensions. ... Configuration signals DynamIQ Shared Unit",
      "FirstSentences" : "Configuration signals This section describes the configuration signals. Table B-7 Configuration signals Signal Direction Description AA64nAA32[PE:0] Input Register width state. The options are: 0 ..."
    }, {
      "title" : "Dual ACE interfaces",
      "uri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "excerpt" : "All Device transactions are routed to interface 0. ... Note Setting CLUSTERECTLR.Non-cacheable behavior control has other implications for the ... Dual ACE interfaces DynamIQ Shared Unit",
      "firstSentences" : "Dual ACE interfaces The DSU can be implemented with one or two ACE interfaces. Two interfaces give greater bandwidth for memory transactions. Transactions generated by the cluster are routed to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "document_number" : "100453",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4277141",
          "sysurihash" : "to2Nxxd0ILSI6faN",
          "urihash" : "to2Nxxd0ILSI6faN",
          "sysuri" : "https://developer.arm.com/documentation/100453/0401/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1574854991000,
          "topparentid" : 4277141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585322967000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082132000,
          "permanentid" : "6ca1f944c51733cd44699c4a86e0b18e29a1b3f5851a75d0c42ce8041ef6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1bd7b2608e4d7f0a34cb",
          "transactionid" : 863709,
          "title" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1649082132000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100453:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082132723813911,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4765,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081886524,
          "syssize" : 4765,
          "sysdate" : 1649082132000,
          "haslayout" : "1",
          "topparent" : "4277141",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4277141,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082132000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100453/0401/?lang=en",
          "modified" : 1636367053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082132723813911,
          "uri" : "https://developer.arm.com/documentation/100453/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Dual ACE interfaces ",
        "document_number" : "100453",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4277141",
        "sysurihash" : "m9w07ToEamt8ñvXJ",
        "urihash" : "m9w07ToEamt8ñvXJ",
        "sysuri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1574854991000,
        "topparentid" : 4277141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585322967000,
        "sysconcepts" : "transaction address ; interfaces ; interleaves ; routing ; controls ; ADDR ; memory ; filter ; second method ; Implementation options ; boundaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4277141,
        "parentitem" : "5e7e1bd7b2608e4d7f0a34cb",
        "concepts" : "transaction address ; interfaces ; interleaves ; routing ; controls ; ADDR ; memory ; filter ; second method ; Implementation options ; boundaries",
        "documenttype" : "html",
        "isattachment" : "4277141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082132000,
        "permanentid" : "42bd737210c16ba3b5fa4d512e84394dfab00f583f7cb1983c6b99ecfc1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1bd7b2608e4d7f0a3503",
        "transactionid" : 863709,
        "title" : "Dual ACE interfaces ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1649082132000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100453:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082132543133192,
        "sysisattachment" : "4277141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4277141,
        "size" : 2323,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081886431,
        "syssize" : 2323,
        "sysdate" : 1649082132000,
        "haslayout" : "1",
        "topparent" : "4277141",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4277141,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082132000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
        "modified" : 1636367053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082132543133192,
        "uri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Dual ACE interfaces",
      "Uri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "Excerpt" : "All Device transactions are routed to interface 0. ... Note Setting CLUSTERECTLR.Non-cacheable behavior control has other implications for the ... Dual ACE interfaces DynamIQ Shared Unit",
      "FirstSentences" : "Dual ACE interfaces The DSU can be implemented with one or two ACE interfaces. Two interfaces give greater bandwidth for memory transactions. Transactions generated by the cluster are routed to ..."
    }, {
      "title" : "CLUSTERPWRDN, Cluster Powerdown Register",
      "uri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "printableUri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "clickUri" : "https://developer.arm.com/documentation/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "excerpt" : "1 Indicates on CLUSTERPACTIVE that cluster power is required even when all cores are powered down. ... This bit resets to 0. ... CLUSTERPWRDN, Cluster Powerdown Register DynamIQ Shared Unit",
      "firstSentences" : "CLUSTERPWRDN, Cluster Powerdown Register The CLUSTERPWRDN register controls powerdown requirements of the cluster. This register is RW, and is banked for each thread of execution. This description ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "document_number" : "100453",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4277141",
          "sysurihash" : "to2Nxxd0ILSI6faN",
          "urihash" : "to2Nxxd0ILSI6faN",
          "sysuri" : "https://developer.arm.com/documentation/100453/0401/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1574854991000,
          "topparentid" : 4277141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585322967000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082132000,
          "permanentid" : "6ca1f944c51733cd44699c4a86e0b18e29a1b3f5851a75d0c42ce8041ef6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1bd7b2608e4d7f0a34cb",
          "transactionid" : 863709,
          "title" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1649082132000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100453:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082132723813911,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4765,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081886524,
          "syssize" : 4765,
          "sysdate" : 1649082132000,
          "haslayout" : "1",
          "topparent" : "4277141",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4277141,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082132000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100453/0401/?lang=en",
          "modified" : 1636367053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082132723813911,
          "uri" : "https://developer.arm.com/documentation/100453/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CLUSTERPWRDN, Cluster Powerdown Register ",
        "document_number" : "100453",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4277141",
        "sysurihash" : "aVH4ELmGxiBI4CMx",
        "urihash" : "aVH4ELmGxiBI4CMx",
        "sysuri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1574854991000,
        "topparentid" : 4277141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585322967000,
        "sysconcepts" : "memory retention ; registers ; EL1 ; cluster power ; Exception level ; cores ; PWREN ; EL3 ; assignments RAZ ; thread of execution ; Read-As-Zero",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4277141,
        "parentitem" : "5e7e1bd7b2608e4d7f0a34cb",
        "concepts" : "memory retention ; registers ; EL1 ; cluster power ; Exception level ; cores ; PWREN ; EL3 ; assignments RAZ ; thread of execution ; Read-As-Zero",
        "documenttype" : "html",
        "isattachment" : "4277141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082132000,
        "permanentid" : "c09b13e78127f972b96751f8b784ed5b45a5a8d3295c3cae6bb5e7186202",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1bd7b2608e4d7f0a3533",
        "transactionid" : 863709,
        "title" : "CLUSTERPWRDN, Cluster Powerdown Register ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1649082132000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100453:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082132539096637,
        "sysisattachment" : "4277141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4277141,
        "size" : 2951,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081886321,
        "syssize" : 2951,
        "sysdate" : 1649082132000,
        "haslayout" : "1",
        "topparent" : "4277141",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4277141,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082132000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
        "modified" : 1636367053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082132539096637,
        "uri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
        "syscollection" : "default"
      },
      "Title" : "CLUSTERPWRDN, Cluster Powerdown Register",
      "Uri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "ClickUri" : "https://developer.arm.com/documentation/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "Excerpt" : "1 Indicates on CLUSTERPACTIVE that cluster power is required even when all cores are powered down. ... This bit resets to 0. ... CLUSTERPWRDN, Cluster Powerdown Register DynamIQ Shared Unit",
      "FirstSentences" : "CLUSTERPWRDN, Cluster Powerdown Register The CLUSTERPWRDN register controls powerdown requirements of the cluster. This register is RW, and is banked for each thread of execution. This description ..."
    } ],
    "totalNumberOfChildResults" : 204,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
      "document_number" : "100453",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4277141",
      "sysurihash" : "to2Nxxd0ILSI6faN",
      "urihash" : "to2Nxxd0ILSI6faN",
      "sysuri" : "https://developer.arm.com/documentation/100453/0401/en",
      "systransactionid" : 863709,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1574854991000,
      "topparentid" : 4277141,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585322967000,
      "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
      "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649082132000,
      "permanentid" : "6ca1f944c51733cd44699c4a86e0b18e29a1b3f5851a75d0c42ce8041ef6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e1bd7b2608e4d7f0a34cb",
      "transactionid" : 863709,
      "title" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
      "products" : [ "DynamIQ Shared Unit" ],
      "date" : 1649082132000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100453:0401:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082132723813911,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4765,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081886524,
      "syssize" : 4765,
      "sysdate" : 1649082132000,
      "haslayout" : "1",
      "topparent" : "4277141",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4277141,
      "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
      "wordcount" : 308,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082132000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100453/0401/?lang=en",
      "modified" : 1636367053000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082132723813911,
      "uri" : "https://developer.arm.com/documentation/100453/0401/en",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100453/0401/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en",
    "ClickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "FirstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
  }, {
    "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e326788295d1e18d391b9",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "excerpt" : "ARM DDI0172A ... Introduction ... About the ARM PrimeCell Multimedia Card Interface (PL180) ... Functional Overview ... 2.1 ... 2.3 ... 2.4 ... About the ARM PrimeCell MCI (PL180) ... 4.5",
    "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0172A ii ARM PrimeCell Multimedia Card Interface (PL180)",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
      "excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
        "document_number" : "ddi0172",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498971",
        "sysurihash" : "G4Woheg95lZTiW1v",
        "urihash" : "G4Woheg95lZTiW1v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184322911000,
        "topparentid" : 3498971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377318000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649082129000,
        "permanentid" : "8b4e7631e827db12a9fdfe1d117608bfd7e86007bf41385aedf58f6bb499",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e326688295d1e18d39171",
        "transactionid" : 863709,
        "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649082129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0172:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082129939410380,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1848,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081879285,
        "syssize" : 1848,
        "sysdate" : 1649082129000,
        "haslayout" : "1",
        "topparent" : "3498971",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498971,
        "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0172/a/?lang=en",
        "modified" : 1645013435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082129939410380,
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
      "Excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
      "excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
        "document_number" : "ddi0172",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498971",
        "sysurihash" : "G4Woheg95lZTiW1v",
        "urihash" : "G4Woheg95lZTiW1v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184322911000,
        "topparentid" : 3498971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377318000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649082129000,
        "permanentid" : "8b4e7631e827db12a9fdfe1d117608bfd7e86007bf41385aedf58f6bb499",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e326688295d1e18d39171",
        "transactionid" : 863709,
        "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649082129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0172:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082129939410380,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1848,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081879285,
        "syssize" : 1848,
        "sysdate" : 1649082129000,
        "haslayout" : "1",
        "topparent" : "3498971",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498971,
        "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0172/a/?lang=en",
        "modified" : 1645013435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082129939410380,
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
      "Excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    }, {
      "title" : "Test control register, MCITCR",
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "excerpt" : "If the direction control bit is configured for receive, this write has no effect. ... 10 = reserved. 11 = test mode. ... Test control register, MCITCR Peripheral Controllers",
      "firstSentences" : "Test control register, MCITCR MCITCR is a four-bit test control register. The ITEN bit in this register has two functions: forces the multiplexers on the inputs and outputs to use the test values ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
        "excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
          "document_number" : "ddi0172",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3498971",
          "sysurihash" : "G4Woheg95lZTiW1v",
          "urihash" : "G4Woheg95lZTiW1v",
          "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184322911000,
          "topparentid" : 3498971,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377318000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649082129000,
          "permanentid" : "8b4e7631e827db12a9fdfe1d117608bfd7e86007bf41385aedf58f6bb499",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e326688295d1e18d39171",
          "transactionid" : 863709,
          "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649082129000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0172:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082129939410380,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1848,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081879285,
          "syssize" : 1848,
          "sysdate" : 1649082129000,
          "haslayout" : "1",
          "topparent" : "3498971",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3498971,
          "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082129000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0172/a/?lang=en",
          "modified" : 1645013435000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082129939410380,
          "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
        "Excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Test control register, MCITCR ",
        "document_number" : "ddi0172",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498971",
        "sysurihash" : "4hOñOEnue7daIRDm",
        "urihash" : "4hOñOEnue7daIRDm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184322911000,
        "topparentid" : 3498971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377318000,
        "sysconcepts" : "registers ; control ; PrimeCell MCI ; FIFO irrespective ; DataRegister ; protection circuitry ; card bus ; shows ; nMCIDATEN ; nMCICMDEN ; multiplexers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3498971,
        "parentitem" : "5e8e326688295d1e18d39171",
        "concepts" : "registers ; control ; PrimeCell MCI ; FIFO irrespective ; DataRegister ; protection circuitry ; card bus ; shows ; nMCIDATEN ; nMCICMDEN ; multiplexers",
        "documenttype" : "html",
        "isattachment" : "3498971",
        "sysindexeddate" : 1649082129000,
        "permanentid" : "934a8bed9eba4604a73fe4868090924459fb06605831129bb505a413809e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e326788295d1e18d3919e",
        "transactionid" : 863709,
        "title" : "Test control register, MCITCR ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649082129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0172:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082129858436282,
        "sysisattachment" : "3498971",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3498971,
        "size" : 2315,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081879254,
        "syssize" : 2315,
        "sysdate" : 1649082129000,
        "haslayout" : "1",
        "topparent" : "3498971",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498971,
        "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
        "wordcount" : 119,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
        "modified" : 1645013435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082129858436282,
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
        "syscollection" : "default"
      },
      "Title" : "Test control register, MCITCR",
      "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "Excerpt" : "If the direction control bit is configured for receive, this write has no effect. ... 10 = reserved. 11 = test mode. ... Test control register, MCITCR Peripheral Controllers",
      "FirstSentences" : "Test control register, MCITCR MCITCR is a four-bit test control register. The ITEN bit in this register has two functions: forces the multiplexers on the inputs and outputs to use the test values ..."
    }, {
      "title" : "Secure digital memory card select register, MCISelect",
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "excerpt" : "Secure digital memory card select register, MCISelect The MCISelect register selects one of the secure ... If the system supports more than one secure digital memory card, the cards are ...",
      "firstSentences" : "Secure digital memory card select register, MCISelect The MCISelect register selects one of the secure digital memory cards on the bus. If the system supports more than one secure digital memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
        "excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
          "document_number" : "ddi0172",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3498971",
          "sysurihash" : "G4Woheg95lZTiW1v",
          "urihash" : "G4Woheg95lZTiW1v",
          "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184322911000,
          "topparentid" : 3498971,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377318000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649082129000,
          "permanentid" : "8b4e7631e827db12a9fdfe1d117608bfd7e86007bf41385aedf58f6bb499",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e326688295d1e18d39171",
          "transactionid" : 863709,
          "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649082129000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0172:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082129939410380,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1848,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081879285,
          "syssize" : 1848,
          "sysdate" : 1649082129000,
          "haslayout" : "1",
          "topparent" : "3498971",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3498971,
          "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082129000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0172/a/?lang=en",
          "modified" : 1645013435000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082129939410380,
          "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
        "Excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Secure digital memory card select register, MCISelect ",
        "document_number" : "ddi0172",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498971",
        "sysurihash" : "ZuDmb5GbHyBhyAnE",
        "urihash" : "ZuDmb5GbHyBhyAnE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184322911000,
        "topparentid" : 3498971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377318000,
        "sysconcepts" : "memory cards ; MCISelect register ; controller ; SDCard Read ; physical connection ; shows ; bus",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3498971,
        "parentitem" : "5e8e326688295d1e18d39171",
        "concepts" : "memory cards ; MCISelect register ; controller ; SDCard Read ; physical connection ; shows ; bus",
        "documenttype" : "html",
        "isattachment" : "3498971",
        "sysindexeddate" : 1649082129000,
        "permanentid" : "e7a312fa973639734d41d306f3531ee99c5f9554756f61e2a14ee96a5b74",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e326788295d1e18d39195",
        "transactionid" : 863709,
        "title" : "Secure digital memory card select register, MCISelect ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649082129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0172:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082129644566894,
        "sysisattachment" : "3498971",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3498971,
        "size" : 701,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081879238,
        "syssize" : 701,
        "sysdate" : 1649082129000,
        "haslayout" : "1",
        "topparent" : "3498971",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498971,
        "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
        "modified" : 1645013435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082129644566894,
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
        "syscollection" : "default"
      },
      "Title" : "Secure digital memory card select register, MCISelect",
      "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "Excerpt" : "Secure digital memory card select register, MCISelect The MCISelect register selects one of the secure ... If the system supports more than one secure digital memory card, the cards are ...",
      "FirstSentences" : "Secure digital memory card select register, MCISelect The MCISelect register selects one of the secure digital memory cards on the bus. If the system supports more than one secure digital memory ..."
    } ],
    "totalNumberOfChildResults" : 60,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
      "document_number" : "ddi0172",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3498971",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ZIZfjYyw6SCUuZñ6",
      "urihash" : "ZIZfjYyw6SCUuZñ6",
      "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
      "systransactionid" : 863709,
      "copyright" : "Copyright © 1998 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1184322911000,
      "topparentid" : 3498971,
      "numberofpages" : 82,
      "sysconcepts" : "PrimeCell MCI ; registers ; clock ; signals ; ARM Limited ; data transfer ; APB interface ; configuration ; FIFO ; cards ; power-up phases ; MCIDataCtrl ; assignment ; primary outputs ; secure digital ; memory cards",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3498971,
      "parentitem" : "5e8e326688295d1e18d39171",
      "concepts" : "PrimeCell MCI ; registers ; clock ; signals ; ARM Limited ; data transfer ; APB interface ; configuration ; FIFO ; cards ; power-up phases ; MCIDataCtrl ; assignment ; primary outputs ; secure digital ; memory cards",
      "documenttype" : "pdf",
      "isattachment" : "3498971",
      "sysindexeddate" : 1649082132000,
      "permanentid" : "034dce6058c2c4813fb1574b256e825fbe29b3bba62e263a781fddd1050b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e326788295d1e18d391b9",
      "transactionid" : 863709,
      "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
      "date" : 1649082132000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0172:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082132117940847,
      "sysisattachment" : "3498971",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3498971,
      "size" : 496549,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e326788295d1e18d391b9",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081881131,
      "syssize" : 496549,
      "sysdate" : 1649082132000,
      "topparent" : "3498971",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3498971,
      "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
      "wordcount" : 1175,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082132000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e326788295d1e18d391b9",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082132117940847,
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e326788295d1e18d391b9",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "Excerpt" : "ARM DDI0172A ... Introduction ... About the ARM PrimeCell Multimedia Card Interface (PL180) ... Functional Overview ... 2.1 ... 2.3 ... 2.4 ... About the ARM PrimeCell MCI (PL180) ... 4.5",
    "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0172A ii ARM PrimeCell Multimedia Card Interface (PL180)"
  }, {
    "title" : "Other core signals",
    "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "excerpt" : "Other core signals When a core is powered down, it must first disable the sending of packets over the ... When this has been done, the presence of an interrupt specifically targeted at that ...",
    "firstSentences" : "Other core signals When a core is powered down, it must first disable the sending of packets over the AXI4-Stream interface using the GICR_WAKER.ProcessorSleep bit. When this has been done, the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "v9NSsYSup5lNq9yO",
        "urihash" : "v9NSsYSup5lNq9yO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b5c8052b160876166f",
        "transactionid" : 861303,
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738904120359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727851,
        "syssize" : 4220,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 278,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738904120359,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "v9NSsYSup5lNq9yO",
        "urihash" : "v9NSsYSup5lNq9yO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b5c8052b160876166f",
        "transactionid" : 861303,
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738904120359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727851,
        "syssize" : 4220,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 278,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738904120359,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
    }, {
      "title" : "Configurable options",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "excerpt" : "See Backwards compatibility for more information. ... ITS Device ID width. ... Number of LPI cache entries. 16-1024 (powers of two only). Configurable options CoreLink GIC-500",
      "firstSentences" : "Configurable options Table 1.1 shows the configurable options in the GIC-500 RTL. Table 1.1. Configurable options for the GIC-500 RTL Feature Range of options Number of affinity-level 1 clusters.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0516",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3522903",
          "sysurihash" : "v9NSsYSup5lNq9yO",
          "urihash" : "v9NSsYSup5lNq9yO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1444741821000,
          "topparentid" : 3522903,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586529717000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719738000,
          "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9085b5c8052b160876166f",
          "transactionid" : 861303,
          "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-500" ],
          "date" : 1648719738000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0516:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719738904120359,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719727851,
          "syssize" : 4220,
          "sysdate" : 1648719738000,
          "haslayout" : "1",
          "topparent" : "3522903",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3522903,
          "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
          "wordcount" : 278,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719738000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0516/e/?lang=en",
          "modified" : 1639138823000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719738904120359,
          "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configurable options ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "mM9qoðð7FLZ7h8ky",
        "urihash" : "mM9qoðð7FLZ7h8ky",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "configurable options ; clusters ; GIC ; backwards compatibility ; security ; Address ID ; Feature Range ; LPIs ; affinity-level",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "attachmentparentid" : 3522903,
        "parentitem" : "5e9085b5c8052b160876166f",
        "concepts" : "configurable options ; clusters ; GIC ; backwards compatibility ; security ; Address ID ; Feature Range ; LPIs ; affinity-level",
        "documenttype" : "html",
        "isattachment" : "3522903",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "8ea55a22ea76fe0c0114609cc33dc4a5911a6e34393d3f8cf5baa10ab394",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b6c8052b16087616ec",
        "transactionid" : 861303,
        "title" : "Configurable options ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738866608351,
        "sysisattachment" : "3522903",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3522903,
        "size" : 1095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727836,
        "syssize" : 1095,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/introduction/configurable-options?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738866608351,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
        "syscollection" : "default"
      },
      "Title" : "Configurable options",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "Excerpt" : "See Backwards compatibility for more information. ... ITS Device ID width. ... Number of LPI cache entries. 16-1024 (powers of two only). Configurable options CoreLink GIC-500",
      "FirstSentences" : "Configurable options Table 1.1 shows the configurable options in the GIC-500 RTL. Table 1.1. Configurable options for the GIC-500 RTL Feature Range of options Number of affinity-level 1 clusters."
    }, {
      "title" : "Features",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "excerpt" : "Interrupt Translation Service (ITS). ... This allows support for systems with and without security. 32 priority values, five bits for each interrupt. Features CoreLink GIC-500",
      "firstSentences" : "Features The GIC-500 provides registers for managing interrupt sources, interrupt behavior, and interrupt routing to one or more cores. It supports: Multiprocessor environments with up to 128 cores.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0516",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3522903",
          "sysurihash" : "v9NSsYSup5lNq9yO",
          "urihash" : "v9NSsYSup5lNq9yO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1444741821000,
          "topparentid" : 3522903,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586529717000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719738000,
          "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9085b5c8052b160876166f",
          "transactionid" : 861303,
          "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-500" ],
          "date" : 1648719738000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0516:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719738904120359,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719727851,
          "syssize" : 4220,
          "sysdate" : 1648719738000,
          "haslayout" : "1",
          "topparent" : "3522903",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3522903,
          "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
          "wordcount" : 278,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719738000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0516/e/?lang=en",
          "modified" : 1639138823000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719738904120359,
          "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Features ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "MJi2maAGTRBy99r1",
        "urihash" : "MJi2maAGTRBy99r1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "cores ; GIC ; clusters ; translation ; Exception levels ; device isolation ; CPU interface ; Multiprocessor environments ; Programmable ; prioritization ; affinity-level",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "attachmentparentid" : 3522903,
        "parentitem" : "5e9085b5c8052b160876166f",
        "concepts" : "cores ; GIC ; clusters ; translation ; Exception levels ; device isolation ; CPU interface ; Multiprocessor environments ; Programmable ; prioritization ; affinity-level",
        "documenttype" : "html",
        "isattachment" : "3522903",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "62cd55a16f5209d2602745bf54830c9343fee0fcd81e2ed84310291b4ff3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b6c8052b16087616e1",
        "transactionid" : 861303,
        "title" : "Features ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738812020518,
        "sysisattachment" : "3522903",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3522903,
        "size" : 1429,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727836,
        "syssize" : 1429,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 126,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/introduction/features?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738812020518,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
        "syscollection" : "default"
      },
      "Title" : "Features",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "Excerpt" : "Interrupt Translation Service (ITS). ... This allows support for systems with and without security. 32 priority values, five bits for each interrupt. Features CoreLink GIC-500",
      "FirstSentences" : "Features The GIC-500 provides registers for managing interrupt sources, interrupt behavior, and interrupt routing to one or more cores. It supports: Multiprocessor environments with up to 128 cores."
    } ],
    "totalNumberOfChildResults" : 90,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Other core signals ",
      "document_number" : "ddi0516",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3522903",
      "sysurihash" : "ZBA3KYxL2eUVGmRI",
      "urihash" : "ZBA3KYxL2eUVGmRI",
      "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
      "systransactionid" : 861303,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1444741821000,
      "topparentid" : 3522903,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586529717000,
      "sysconcepts" : "cores ; ProcessorSleep ; WAKER ; GICR ; signals ; ARM ; interface ; sleep states ; re-enable communication ; power controller ; sending of packets ; retention ; presence",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
      "attachmentparentid" : 3522903,
      "parentitem" : "5e9085b5c8052b160876166f",
      "concepts" : "cores ; ProcessorSleep ; WAKER ; GICR ; signals ; ARM ; interface ; sleep states ; re-enable communication ; power controller ; sending of packets ; retention ; presence",
      "documenttype" : "html",
      "isattachment" : "3522903",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719738000,
      "permanentid" : "5bd2e1a3f5f743ed4b6c7430e7ea2618a537227e11ad8671dc521cdae36b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9085b7c8052b160876171a",
      "transactionid" : 861303,
      "title" : "Other core signals ",
      "products" : [ "CoreLink GIC-500" ],
      "date" : 1648719738000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0516:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719738977999114,
      "sysisattachment" : "3522903",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3522903,
      "size" : 1549,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719727851,
      "syssize" : 1549,
      "sysdate" : 1648719738000,
      "haslayout" : "1",
      "topparent" : "3522903",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3522903,
      "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
      "wordcount" : 132,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719738000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
      "modified" : 1639138823000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719738977999114,
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
      "syscollection" : "default"
    },
    "Title" : "Other core signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "Excerpt" : "Other core signals When a core is powered down, it must first disable the sending of packets over the ... When this has been done, the presence of an interrupt specifically targeted at that ...",
    "FirstSentences" : "Other core signals When a core is powered down, it must first disable the sending of packets over the AXI4-Stream interface using the GICR_WAKER.ProcessorSleep bit. When this has been done, the ..."
  }, {
    "title" : "ARM PrimeCell UART (PL010) Signal Descriptions",
    "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "excerpt" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which ... It contains the following sections: AMBA APB signals On-chip signals Signals to pads.",
    "firstSentences" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which interface with the ARM PrimeCell UART (PL010) block. It contains the following sections: AMBA ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "m8ifrIONe0ZPCQdU",
        "urihash" : "m8ifrIONe0ZPCQdU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c0",
        "transactionid" : 861302,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721384376658,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1731,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715648,
        "syssize" : 1731,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719721384376658,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "m8ifrIONe0ZPCQdU",
        "urihash" : "m8ifrIONe0ZPCQdU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c0",
        "transactionid" : 861302,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721384376658,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1731,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715648,
        "syssize" : 1731,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719721384376658,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "IrDA data modulation",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "excerpt" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART",
      "firstSentences" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0139",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488613",
          "sysurihash" : "m8ifrIONe0ZPCQdU",
          "urihash" : "m8ifrIONe0ZPCQdU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "systransactionid" : 861302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375194000,
          "topparentid" : 3488613,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719721000,
          "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c0",
          "transactionid" : 861302,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1648719721000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0139:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719721384376658,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1731,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719715648,
          "syssize" : 1731,
          "sysdate" : 1648719721000,
          "haslayout" : "1",
          "topparent" : "3488613",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488613,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719721000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0139/b/?lang=en",
          "modified" : 1638971920000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719721384376658,
          "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IrDA data modulation ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "AjvZ0vtkvFkshuk2",
        "urihash" : "AjvZ0vtkvFkshuk2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3488613,
        "parentitem" : "5e8e246bfd977155116a53c0",
        "documenttype" : "html",
        "isattachment" : "3488613",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "889126dbee92d1c8a1554e99448e291263b38eaa11cc1233f49078914546",
        "syslanguage" : [ "English", "Romanian" ],
        "itemid" : "5e8e246dfd977155116a5453",
        "transactionid" : 861302,
        "title" : "IrDA data modulation ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721360468475,
        "sysisattachment" : "3488613",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488613,
        "size" : 155,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715633,
        "syssize" : 155,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English", "Romanian" ],
        "sysrowid" : 1648719721360468475,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
        "syscollection" : "default"
      },
      "Title" : "IrDA data modulation",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "Excerpt" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART",
      "FirstSentences" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART"
    }, {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "excerpt" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback.",
      "firstSentences" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback. Preface UART",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0139",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488613",
          "sysurihash" : "m8ifrIONe0ZPCQdU",
          "urihash" : "m8ifrIONe0ZPCQdU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "systransactionid" : 861302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375194000,
          "topparentid" : 3488613,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719721000,
          "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c0",
          "transactionid" : 861302,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1648719721000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0139:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719721384376658,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1731,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719715648,
          "syssize" : 1731,
          "sysdate" : 1648719721000,
          "haslayout" : "1",
          "topparent" : "3488613",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488613,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719721000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0139/b/?lang=en",
          "modified" : 1638971920000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719721384376658,
          "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "ðYVRkpoV4eVmQPDh",
        "urihash" : "ðYVRkpoV4eVmQPDh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "manual Feedback",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3488613,
        "parentitem" : "5e8e246bfd977155116a53c0",
        "concepts" : "manual Feedback",
        "documenttype" : "html",
        "isattachment" : "3488613",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "58ccde0bef3be86ebc7563b615360226231e452de2adcb4c53b04f150853",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c2",
        "transactionid" : 861302,
        "title" : "Preface ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721343151558,
        "sysisattachment" : "3488613",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488613,
        "size" : 167,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715617,
        "syssize" : 167,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/preface?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719721343151558,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "Excerpt" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback.",
      "FirstSentences" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback. Preface UART"
    } ],
    "totalNumberOfChildResults" : 59,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM PrimeCell UART (PL010) Signal Descriptions ",
      "document_number" : "ddi0139",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488613",
      "sysurihash" : "jHOcnDSNY4hVn09f",
      "urihash" : "jHOcnDSNY4hVn09f",
      "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
      "systransactionid" : 861302,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1199375194000,
      "topparentid" : 3488613,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373739000,
      "sysconcepts" : "signals",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3488613,
      "parentitem" : "5e8e246bfd977155116a53c0",
      "concepts" : "signals",
      "documenttype" : "html",
      "isattachment" : "3488613",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719721000,
      "permanentid" : "1e7af661bc60a3f719e22cc57da778a626eb18387d6c673bf3311b558ff6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e246dfd977155116a54aa",
      "transactionid" : 861302,
      "title" : "ARM PrimeCell UART (PL010) Signal Descriptions ",
      "products" : [ "UART" ],
      "date" : 1648719721000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0139:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719721437325494,
      "sysisattachment" : "3488613",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488613,
      "size" : 291,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719715648,
      "syssize" : 291,
      "sysdate" : 1648719721000,
      "haslayout" : "1",
      "topparent" : "3488613",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3488613,
      "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
      "wordcount" : 26,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719721000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
      "modified" : 1638971920000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719721437325494,
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell UART (PL010) Signal Descriptions",
    "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "Excerpt" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which ... It contains the following sections: AMBA APB signals On-chip signals Signals to pads.",
    "FirstSentences" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which interface with the ARM PrimeCell UART (PL010) block. It contains the following sections: AMBA ..."
  }, {
    "title" : "Clocking and resets",
    "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "excerpt" : "Clocking and resets The following sections describe the STM clock and resets: Clock Resets. Clocking and resets System Trace Macrocell",
    "firstSentences" : "Clocking and resets The following sections describe the STM clock and resets: Clock Resets. Clocking and resets System Trace Macrocell",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight System Trace Macrocell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
      "excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight System Trace Macrocell Technical Reference Manual ",
        "document_number" : "ddi0444",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5026130",
        "sysurihash" : "a9LDVCJFWRRDkpMU",
        "urihash" : "a9LDVCJFWRRDkpMU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915740000,
        "topparentid" : 5026130,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910792000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081796000,
        "permanentid" : "a3a087fc733b4ee37e9d342ef340a72b2ed027054e2621a09a27a8521ba6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1068480daa596235e7f2ba",
        "transactionid" : 863702,
        "title" : "CoreSight System Trace Macrocell Technical Reference Manual ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1649081796000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0444:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081796694682051,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1879,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081533445,
        "syssize" : 1879,
        "sysdate" : 1649081796000,
        "haslayout" : "1",
        "topparent" : "5026130",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026130,
        "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081796000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0444/b/?lang=en",
        "modified" : 1639131557000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081796694682051,
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight System Trace Macrocell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
      "Excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "Override using auto-flush",
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "excerpt" : "Override using auto-flush You can enable the STM to output smaller-than-word amounts of data without ... To override the word output behavior, program the STMAUXCR.FIFOAF bit with a 1, which ...",
      "firstSentences" : "Override using auto-flush You can enable the STM to output smaller-than-word amounts of data without waiting for sufficient data to complete a word transfer. To override the word output behavior, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0444",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5026130",
          "sysurihash" : "a9LDVCJFWRRDkpMU",
          "urihash" : "a9LDVCJFWRRDkpMU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915740000,
          "topparentid" : 5026130,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910792000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081796000,
          "permanentid" : "a3a087fc733b4ee37e9d342ef340a72b2ed027054e2621a09a27a8521ba6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1068480daa596235e7f2ba",
          "transactionid" : 863702,
          "title" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "products" : [ "System Trace Macrocell" ],
          "date" : 1649081796000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0444:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081796694682051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1879,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081533445,
          "syssize" : 1879,
          "sysdate" : 1649081796000,
          "haslayout" : "1",
          "topparent" : "5026130",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026130,
          "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081796000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0444/b/?lang=en",
          "modified" : 1639131557000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081796694682051,
          "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "Excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Override using auto-flush ",
        "document_number" : "ddi0444",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5026130",
        "sysurihash" : "4CiUEaN5URñssIw6",
        "urihash" : "4CiUEaN5URñssIw6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915740000,
        "topparentid" : 5026130,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910792000,
        "sysconcepts" : "auto-flush ; ATB ; FIFOs ; packets ; nibbles ; entries empty ; smaller-than-word amounts ; alignment",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "attachmentparentid" : 5026130,
        "parentitem" : "5f1068480daa596235e7f2ba",
        "concepts" : "auto-flush ; ATB ; FIFOs ; packets ; nibbles ; entries empty ; smaller-than-word amounts ; alignment",
        "documenttype" : "html",
        "isattachment" : "5026130",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081822000,
        "permanentid" : "c9670c6710334be51143b2ea541b0ad5d2a52e8e625cfaad480e070c034e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1068490daa596235e7f2f1",
        "transactionid" : 863702,
        "title" : "Override using auto-flush ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1649081822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0444:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081822161236477,
        "sysisattachment" : "5026130",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5026130,
        "size" : 895,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081533445,
        "syssize" : 895,
        "sysdate" : 1649081822000,
        "haslayout" : "1",
        "topparent" : "5026130",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026130,
        "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "modified" : 1639131557000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081822161236477,
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
        "syscollection" : "default"
      },
      "Title" : "Override using auto-flush",
      "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "Excerpt" : "Override using auto-flush You can enable the STM to output smaller-than-word amounts of data without ... To override the word output behavior, program the STMAUXCR.FIFOAF bit with a 1, which ...",
      "FirstSentences" : "Override using auto-flush You can enable the STM to output smaller-than-word amounts of data without waiting for sufficient data to complete a word transfer. To override the word output behavior, ..."
    }, {
      "title" : "ATB AFREADY override",
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "excerpt" : "ATB AFREADY override The STMAUXCR provides an override control for the AFREADY output. Set the STMAUXCR.AFREADYHIGH bit to drive the AFREADY output HIGH regardless of the state of the STM.",
      "firstSentences" : "ATB AFREADY override The STMAUXCR provides an override control for the AFREADY output. Set the STMAUXCR.AFREADYHIGH bit to drive the AFREADY output HIGH regardless of the state of the STM. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0444",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5026130",
          "sysurihash" : "a9LDVCJFWRRDkpMU",
          "urihash" : "a9LDVCJFWRRDkpMU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915740000,
          "topparentid" : 5026130,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910792000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081796000,
          "permanentid" : "a3a087fc733b4ee37e9d342ef340a72b2ed027054e2621a09a27a8521ba6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1068480daa596235e7f2ba",
          "transactionid" : 863702,
          "title" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "products" : [ "System Trace Macrocell" ],
          "date" : 1649081796000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0444:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081796694682051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1879,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081533445,
          "syssize" : 1879,
          "sysdate" : 1649081796000,
          "haslayout" : "1",
          "topparent" : "5026130",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026130,
          "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081796000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0444/b/?lang=en",
          "modified" : 1639131557000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081796694682051,
          "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "Excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ATB AFREADY override ",
        "document_number" : "ddi0444",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5026130",
        "sysurihash" : "dvOZW6AGEGV6gnHS",
        "urihash" : "dvOZW6AGEGV6gnHS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915740000,
        "topparentid" : 5026130,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910792000,
        "sysconcepts" : "AFREADY output ; HIGH regardless ; flush",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "attachmentparentid" : 5026130,
        "parentitem" : "5f1068480daa596235e7f2ba",
        "concepts" : "AFREADY output ; HIGH regardless ; flush",
        "documenttype" : "html",
        "isattachment" : "5026130",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081808000,
        "permanentid" : "928a72cddfe26f6868f084313009a7e0e8f6118e6aa0bd231532e23724eb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1068490daa596235e7f2f3",
        "transactionid" : 863702,
        "title" : "ATB AFREADY override ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1649081808000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0444:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081808696761597,
        "sysisattachment" : "5026130",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5026130,
        "size" : 302,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081533445,
        "syssize" : 302,
        "sysdate" : 1649081808000,
        "haslayout" : "1",
        "topparent" : "5026130",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026130,
        "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081808000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
        "modified" : 1639131557000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081808696761597,
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
        "syscollection" : "default"
      },
      "Title" : "ATB AFREADY override",
      "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "Excerpt" : "ATB AFREADY override The STMAUXCR provides an override control for the AFREADY output. Set the STMAUXCR.AFREADYHIGH bit to drive the AFREADY output HIGH regardless of the state of the STM.",
      "FirstSentences" : "ATB AFREADY override The STMAUXCR provides an override control for the AFREADY output. Set the STMAUXCR.AFREADYHIGH bit to drive the AFREADY output HIGH regardless of the state of the STM. This ..."
    }, {
      "title" : "ATB flush request and priority inversion",
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "excerpt" : "ATB flush request and priority inversion The STM acknowledges ATB flush requests by asserting an AFREADY ... The default behavior on ATB flush request is to flush AXI stimulus historical data ...",
      "firstSentences" : "ATB flush request and priority inversion The STM acknowledges ATB flush requests by asserting an AFREADY output after all data present in STM before ATB flush request was made has been output. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0444",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5026130",
          "sysurihash" : "a9LDVCJFWRRDkpMU",
          "urihash" : "a9LDVCJFWRRDkpMU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915740000,
          "topparentid" : 5026130,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910792000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081796000,
          "permanentid" : "a3a087fc733b4ee37e9d342ef340a72b2ed027054e2621a09a27a8521ba6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1068480daa596235e7f2ba",
          "transactionid" : 863702,
          "title" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "products" : [ "System Trace Macrocell" ],
          "date" : 1649081796000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0444:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081796694682051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1879,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081533445,
          "syssize" : 1879,
          "sysdate" : 1649081796000,
          "haslayout" : "1",
          "topparent" : "5026130",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026130,
          "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081796000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0444/b/?lang=en",
          "modified" : 1639131557000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081796694682051,
          "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "Excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ATB flush request and priority inversion ",
        "document_number" : "ddi0444",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5026130",
        "sysurihash" : "x0ñfvM45Pn4qtwYy",
        "urihash" : "x0ñfvM45Pn4qtwYy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915740000,
        "topparentid" : 5026130,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910792000,
        "sysconcepts" : "ATB flush ; event tracing ; historical data ; higher priority ; AXI stimulus ; invariant transactions ; temporarily inverted",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "attachmentparentid" : 5026130,
        "parentitem" : "5f1068480daa596235e7f2ba",
        "concepts" : "ATB flush ; event tracing ; historical data ; higher priority ; AXI stimulus ; invariant transactions ; temporarily inverted",
        "documenttype" : "html",
        "isattachment" : "5026130",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081808000,
        "permanentid" : "773c70e3ce52917bb6d8e88e96de0d26178875ffa733bf46714211a8b1bd",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1068490daa596235e7f2f2",
        "transactionid" : 863702,
        "title" : "ATB flush request and priority inversion ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1649081808000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0444:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081808585861757,
        "sysisattachment" : "5026130",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5026130,
        "size" : 1021,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081533445,
        "syssize" : 1021,
        "sysdate" : 1649081808000,
        "haslayout" : "1",
        "topparent" : "5026130",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026130,
        "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081808000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
        "modified" : 1639131557000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081808585861757,
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
        "syscollection" : "default"
      },
      "Title" : "ATB flush request and priority inversion",
      "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "Excerpt" : "ATB flush request and priority inversion The STM acknowledges ATB flush requests by asserting an AFREADY ... The default behavior on ATB flush request is to flush AXI stimulus historical data ...",
      "FirstSentences" : "ATB flush request and priority inversion The STM acknowledges ATB flush requests by asserting an AFREADY output after all data present in STM before ATB flush request was made has been output. The ..."
    } ],
    "totalNumberOfChildResults" : 92,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Clocking and resets ",
      "document_number" : "ddi0444",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5026130",
      "sysurihash" : "7OPJñqkzl1k6Aiva",
      "urihash" : "7OPJñqkzl1k6Aiva",
      "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
      "systransactionid" : 863702,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1293915740000,
      "topparentid" : 5026130,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594910792000,
      "sysconcepts" : "clock",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
      "attachmentparentid" : 5026130,
      "parentitem" : "5f1068480daa596235e7f2ba",
      "concepts" : "clock",
      "documenttype" : "html",
      "isattachment" : "5026130",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649081822000,
      "permanentid" : "12a66a277d44a87157d708919c0cccd98c834e5eeeb325d55e6895ff3959",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1068490daa596235e7f2d8",
      "transactionid" : 863702,
      "title" : "Clocking and resets ",
      "products" : [ "System Trace Macrocell" ],
      "date" : 1649081822000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0444:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081822269380338,
      "sysisattachment" : "5026130",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5026130,
      "size" : 134,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081533445,
      "syssize" : 134,
      "sysdate" : 1649081822000,
      "haslayout" : "1",
      "topparent" : "5026130",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5026130,
      "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
      "wordcount" : 12,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081822000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
      "modified" : 1639131557000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081822269380338,
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
      "syscollection" : "default"
    },
    "Title" : "Clocking and resets",
    "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "Excerpt" : "Clocking and resets The following sections describe the STM clock and resets: Clock Resets. Clocking and resets System Trace Macrocell",
    "FirstSentences" : "Clocking and resets The following sections describe the STM clock and resets: Clock Resets. Clocking and resets System Trace Macrocell"
  }, {
    "title" : "Test pin configuration in functional mode",
    "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "excerpt" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
    "firstSentences" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor test ports during functional mode. All wrapper-only test signals are marked with an asterisk ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
      "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "8BKðW0C067Ehl7ks",
        "urihash" : "8BKðW0C067Ehl7ks",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719676000,
        "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1649fd977155116a3b23",
        "transactionid" : 861301,
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648719675000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719675994873783,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2122,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 2122,
        "sysdate" : 1648719675000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719676000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719675994873783,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "syscollection" : "default"
      },
      "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
      "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
    },
    "childResults" : [ {
      "title" : "Test pin configuration in external test wrapper mode",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "excerpt" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S ... A test control module can be created to control the states of the static test signals.",
      "firstSentences" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S coprocessor test ports during external test wrapper mode. A test control module can be created ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0238",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474508",
          "sysurihash" : "8BKðW0C067Ehl7ks",
          "urihash" : "8BKðW0C067Ehl7ks",
          "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284577468000,
          "topparentid" : 3474508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719676000,
          "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b23",
          "transactionid" : 861301,
          "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648719675000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0238:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719675994873783,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2122,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719671555,
          "syssize" : 2122,
          "sysdate" : 1648719675000,
          "haslayout" : "1",
          "topparent" : "3474508",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474508,
          "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719676000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0238/c/?lang=en",
          "modified" : 1638976977000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719675994873783,
          "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "syscollection" : "default"
        },
        "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Test pin configuration in external test wrapper mode ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "QznGa8cthrGDl79O",
        "urihash" : "QznGa8cthrGDl79O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "wrapper mode ; external test ; configuration ; control module",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3474508,
        "parentitem" : "5e8e1649fd977155116a3b23",
        "concepts" : "wrapper mode ; external test ; configuration ; control module",
        "documenttype" : "html",
        "isattachment" : "3474508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719691000,
        "permanentid" : "4f00e1eb8923b1b851a6a38b9c007fe73bd73a12757595fdf62cda5ba1a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e164afd977155116a3be4",
        "transactionid" : 861301,
        "title" : "Test pin configuration in external test wrapper mode ",
        "products" : [ "Arm9" ],
        "date" : 1648719691000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719691040958209,
        "sysisattachment" : "3474508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474508,
        "size" : 574,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 574,
        "sysdate" : 1648719691000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719691000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719691040958209,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
        "syscollection" : "default"
      },
      "Title" : "Test pin configuration in external test wrapper mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "Excerpt" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S ... A test control module can be created to control the states of the static test signals.",
      "FirstSentences" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S coprocessor test ports during external test wrapper mode. A test control module can be created ..."
    }, {
      "title" : "Test pin configuration in scan test with wrapper",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "excerpt" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
      "firstSentences" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S coprocessor test ports during core testing when the wrapper is available. All wrapper-only test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0238",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474508",
          "sysurihash" : "8BKðW0C067Ehl7ks",
          "urihash" : "8BKðW0C067Ehl7ks",
          "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284577468000,
          "topparentid" : 3474508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719676000,
          "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b23",
          "transactionid" : 861301,
          "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648719675000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0238:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719675994873783,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2122,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719671555,
          "syssize" : 2122,
          "sysdate" : 1648719675000,
          "haslayout" : "1",
          "topparent" : "3474508",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474508,
          "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719676000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0238/c/?lang=en",
          "modified" : 1638976977000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719675994873783,
          "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "syscollection" : "default"
        },
        "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Test pin configuration in scan test with wrapper ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "4qkmhw32xEZSDGy3",
        "urihash" : "4qkmhw32xEZSDGy3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "external pin ; pins ; wrapper ; scan ; VFP9 ; Connection SCANMODE ; control module ; WSO",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3474508,
        "parentitem" : "5e8e1649fd977155116a3b23",
        "concepts" : "external pin ; pins ; wrapper ; scan ; VFP9 ; Connection SCANMODE ; control module ; WSO",
        "documenttype" : "html",
        "isattachment" : "3474508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719687000,
        "permanentid" : "bd219e1b49d442dbbf694d0a699fe24e1387593513b041dae55fb1f466e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e164afd977155116a3be2",
        "transactionid" : 861301,
        "title" : "Test pin configuration in scan test with wrapper ",
        "products" : [ "Arm9" ],
        "date" : 1648719687000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719687069294736,
        "sysisattachment" : "3474508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474508,
        "size" : 777,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 777,
        "sysdate" : 1648719687000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 64,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719687000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719687069294736,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
        "syscollection" : "default"
      },
      "Title" : "Test pin configuration in scan test with wrapper",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "Excerpt" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
      "FirstSentences" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S coprocessor test ports during core testing when the wrapper is available. All wrapper-only test ..."
    }, {
      "title" : "VFP9-S coprocessor",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "excerpt" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D ... It contains one internal clock domain controlled by the GCLK pin. ... VFP9-S coprocessor Arm9",
      "firstSentences" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D flip-flop design. It contains one internal clock domain controlled by the GCLK pin. It has 3 418 flip- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0238",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474508",
          "sysurihash" : "8BKðW0C067Ehl7ks",
          "urihash" : "8BKðW0C067Ehl7ks",
          "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284577468000,
          "topparentid" : 3474508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719676000,
          "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b23",
          "transactionid" : 861301,
          "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648719675000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0238:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719675994873783,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2122,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719671555,
          "syssize" : 2122,
          "sysdate" : 1648719675000,
          "haslayout" : "1",
          "topparent" : "3474508",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474508,
          "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719676000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0238/c/?lang=en",
          "modified" : 1638976977000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719675994873783,
          "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "syscollection" : "default"
        },
        "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "VFP9-S coprocessor ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "RWK8SbYJAiEAt25O",
        "urihash" : "RWK8SbYJAiEAt25O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "wrapper cells ; dedicated test ; flip-flops ; clock domain ; pin",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3474508,
        "parentitem" : "5e8e1649fd977155116a3b23",
        "concepts" : "wrapper cells ; dedicated test ; flip-flops ; clock domain ; pin",
        "documenttype" : "html",
        "isattachment" : "3474508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719686000,
        "permanentid" : "76e37751c5602cfe7382fc9fce1b0223e89418a5a65dc8130e0c59054d5a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e164afd977155116a3bdb",
        "transactionid" : 861301,
        "title" : "VFP9-S coprocessor ",
        "products" : [ "Arm9" ],
        "date" : 1648719686000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719686763060780,
        "sysisattachment" : "3474508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474508,
        "size" : 345,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 345,
        "sysdate" : 1648719686000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719686000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719686763060780,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
        "syscollection" : "default"
      },
      "Title" : "VFP9-S coprocessor",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "Excerpt" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D ... It contains one internal clock domain controlled by the GCLK pin. ... VFP9-S coprocessor Arm9",
      "FirstSentences" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D flip-flop design. It contains one internal clock domain controlled by the GCLK pin. It has 3 418 flip- ..."
    } ],
    "totalNumberOfChildResults" : 115,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Test pin configuration in functional mode ",
      "document_number" : "ddi0238",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474508",
      "sysurihash" : "feljTQvITobHtvð0",
      "urihash" : "feljTQvITobHtvð0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
      "systransactionid" : 861302,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1284577468000,
      "topparentid" : 3474508,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370121000,
      "sysconcepts" : "test signals ; functional mode ; configuration ; control module ; wrapper ; asterisk",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3474508,
      "parentitem" : "5e8e1649fd977155116a3b23",
      "concepts" : "test signals ; functional mode ; configuration ; control module ; wrapper ; asterisk",
      "documenttype" : "html",
      "isattachment" : "3474508",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719692000,
      "permanentid" : "287e746a1689df463198060e35d3f68416c8150592cef8c393725a9a56ea",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e164afd977155116a3be3",
      "transactionid" : 861302,
      "title" : "Test pin configuration in functional mode ",
      "products" : [ "Arm9" ],
      "date" : 1648719691000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0238:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719691274199662,
      "sysisattachment" : "3474508",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474508,
      "size" : 634,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719671555,
      "syssize" : 634,
      "sysdate" : 1648719691000,
      "haslayout" : "1",
      "topparent" : "3474508",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3474508,
      "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
      "wordcount" : 62,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719692000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
      "modified" : 1638976977000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719691274199662,
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
      "syscollection" : "default"
    },
    "Title" : "Test pin configuration in functional mode",
    "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "Excerpt" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
    "FirstSentences" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor test ports during functional mode. All wrapper-only test signals are marked with an asterisk ..."
  }, {
    "title" : "Low-power features",
    "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/Debug-Access-Port/DAPBUS-asynchronous-bridge/Low-power-features",
    "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/Debug-Access-Port/DAPBUS-asynchronous-bridge/Low-power-features",
    "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/Debug-Access-Port/DAPBUS-asynchronous-bridge/Low-power-features?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/Debug-Access-Port/DAPBUS-asynchronous-bridge/Low-power-features",
    "excerpt" : "Low-power features The DAPBUS asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power ...",
    "firstSentences" : "Low-power features The DAPBUS asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power state ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "GbbrD784rSb9OñbR",
        "urihash" : "GbbrD784rSb9OñbR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150682000,
        "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b5ef86e16515cdb7358",
        "transactionid" : 864299,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649150682000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150682741694265,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4262,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150616471,
        "syssize" : 4262,
        "sysdate" : 1649150682000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150682000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150682741694265,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
    },
    "childResults" : [ {
      "title" : "Cross Trigger to System Trace Macrocell",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Cross-Trigger/Cross-Trigger-to-System-Trace-Macrocell",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Cross-Trigger/Cross-Trigger-to-System-Trace-Macrocell",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/Embedded-Cross-Trigger/Cross-Trigger-to-System-Trace-Macrocell?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Cross-Trigger/Cross-Trigger-to-System-Trace-Macrocell",
      "excerpt" : "Cross Trigger to System Trace Macrocell This component is combinatorial and therefore has no clocks or resets. See Cross Trigger to System Trace Macrocell for more information.",
      "firstSentences" : "Cross Trigger to System Trace Macrocell This component is combinatorial and therefore has no clocks or resets. See Cross Trigger to System Trace Macrocell for more information. Cross Trigger to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "ddi0480",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5033024",
          "sysurihash" : "GbbrD784rSb9OñbR",
          "urihash" : "GbbrD784rSb9OñbR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1429786403000,
          "topparentid" : 5033024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602698078000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150682000,
          "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873b5ef86e16515cdb7358",
          "transactionid" : 864299,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649150682000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0480:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150682741694265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4262,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150616471,
          "syssize" : 4262,
          "sysdate" : 1649150682000,
          "haslayout" : "1",
          "topparent" : "5033024",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5033024,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150682000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0480/g/?lang=en",
          "modified" : 1639134575000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150682741694265,
          "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cross Trigger to System Trace Macrocell ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "XlWR9KKsXof30wVb",
        "urihash" : "XlWR9KKsXof30wVb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Cross-Trigger/Cross-Trigger-to-System-Trace-Macrocell",
        "systransactionid" : 857218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "System Trace Macrocell ; clocks ; Cross",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 5033024,
        "parentitem" : "5f873b5ef86e16515cdb7358",
        "concepts" : "System Trace Macrocell ; clocks ; Cross",
        "documenttype" : "html",
        "isattachment" : "5033024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648148039000,
        "permanentid" : "08155160a03e0901bfb1909936ec7234583f69856d6715f23ebb63e5cc17",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b62f86e16515cdb751a",
        "transactionid" : 857218,
        "title" : "Cross Trigger to System Trace Macrocell ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1648148039000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648148039175545081,
        "sysisattachment" : "5033024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5033024,
        "size" : 234,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/Embedded-Cross-Trigger/Cross-Trigger-to-System-Trace-Macrocell?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648147994767,
        "syssize" : 234,
        "sysdate" : 1648148039000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648148039000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/Embedded-Cross-Trigger/Cross-Trigger-to-System-Trace-Macrocell?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/Embedded-Cross-Trigger/Cross-Trigger-to-System-Trace-Macrocell?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648148039175545081,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Cross-Trigger/Cross-Trigger-to-System-Trace-Macrocell",
        "syscollection" : "default"
      },
      "Title" : "Cross Trigger to System Trace Macrocell",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Cross-Trigger/Cross-Trigger-to-System-Trace-Macrocell",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Cross-Trigger/Cross-Trigger-to-System-Trace-Macrocell",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/Embedded-Cross-Trigger/Cross-Trigger-to-System-Trace-Macrocell?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Cross-Trigger/Cross-Trigger-to-System-Trace-Macrocell",
      "Excerpt" : "Cross Trigger to System Trace Macrocell This component is combinatorial and therefore has no clocks or resets. See Cross Trigger to System Trace Macrocell for more information.",
      "FirstSentences" : "Cross Trigger to System Trace Macrocell This component is combinatorial and therefore has no clocks or resets. See Cross Trigger to System Trace Macrocell for more information. Cross Trigger to ..."
    }, {
      "title" : "ATB asynchronous bridge",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/Functional-Overview/ATB-interconnect-components/ATB-asynchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/Functional-Overview/ATB-interconnect-components/ATB-asynchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/Functional-Overview/ATB-interconnect-components/ATB-asynchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/Functional-Overview/ATB-interconnect-components/ATB-asynchronous-bridge",
      "excerpt" : "ATB asynchronous bridge The ATB asynchronous bridge enables data transfer between two ... The ATB asynchronous bridge has the following key features: Supports asynchronous ... A full bridge.",
      "firstSentences" : "ATB asynchronous bridge The ATB asynchronous bridge enables data transfer between two asynchronous clock domains.The ATB asynchronous bridge is designed to exist across two power domains, and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "ddi0480",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5033024",
          "sysurihash" : "GbbrD784rSb9OñbR",
          "urihash" : "GbbrD784rSb9OñbR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1429786403000,
          "topparentid" : 5033024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602698078000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150682000,
          "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873b5ef86e16515cdb7358",
          "transactionid" : 864299,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649150682000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0480:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150682741694265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4262,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150616471,
          "syssize" : 4262,
          "sysdate" : 1649150682000,
          "haslayout" : "1",
          "topparent" : "5033024",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5033024,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150682000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0480/g/?lang=en",
          "modified" : 1639134575000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150682741694265,
          "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ATB asynchronous bridge ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "zdyw4hafnRfAECðC",
        "urihash" : "zdyw4hafnRfAECðC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/Functional-Overview/ATB-interconnect-components/ATB-asynchronous-bridge",
        "systransactionid" : 857218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "ATB asynchronous ; clock domains ; Configurable ; LPI ; external connections ; slave interface ; key features",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 5033024,
        "parentitem" : "5f873b5ef86e16515cdb7358",
        "concepts" : "ATB asynchronous ; clock domains ; Configurable ; LPI ; external connections ; slave interface ; key features",
        "documenttype" : "html",
        "isattachment" : "5033024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648148039000,
        "permanentid" : "f1cf2c1db893341042208ffc44275afd7a99e9a0b1b201605fadf21d0656",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b5ff86e16515cdb7384",
        "transactionid" : 857218,
        "title" : "ATB asynchronous bridge ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1648148039000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648148039113706418,
        "sysisattachment" : "5033024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5033024,
        "size" : 904,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/Functional-Overview/ATB-interconnect-components/ATB-asynchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648147994767,
        "syssize" : 904,
        "sysdate" : 1648148039000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648148039000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/Functional-Overview/ATB-interconnect-components/ATB-asynchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/Functional-Overview/ATB-interconnect-components/ATB-asynchronous-bridge?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648148039113706418,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/Functional-Overview/ATB-interconnect-components/ATB-asynchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "ATB asynchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/Functional-Overview/ATB-interconnect-components/ATB-asynchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/Functional-Overview/ATB-interconnect-components/ATB-asynchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/Functional-Overview/ATB-interconnect-components/ATB-asynchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/Functional-Overview/ATB-interconnect-components/ATB-asynchronous-bridge",
      "Excerpt" : "ATB asynchronous bridge The ATB asynchronous bridge enables data transfer between two ... The ATB asynchronous bridge has the following key features: Supports asynchronous ... A full bridge.",
      "FirstSentences" : "ATB asynchronous bridge The ATB asynchronous bridge enables data transfer between two asynchronous clock domains.The ATB asynchronous bridge is designed to exist across two power domains, and ..."
    }, {
      "title" : "ETB RAM support",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Trace-Buffer/ETB-RAM-support",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Trace-Buffer/ETB-RAM-support",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/Embedded-Trace-Buffer/ETB-RAM-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Trace-Buffer/ETB-RAM-support",
      "excerpt" : "ETB RAM support The following sections describe the ETB RAM support: Access sizes. BIST interface. RAM instantiation. ETB RAM support CoreSight SoC-400",
      "firstSentences" : "ETB RAM support The following sections describe the ETB RAM support: Access sizes. BIST interface. RAM instantiation. ETB RAM support CoreSight SoC-400",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "ddi0480",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5033024",
          "sysurihash" : "GbbrD784rSb9OñbR",
          "urihash" : "GbbrD784rSb9OñbR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1429786403000,
          "topparentid" : 5033024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602698078000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150682000,
          "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873b5ef86e16515cdb7358",
          "transactionid" : 864299,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649150682000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0480:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150682741694265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4262,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150616471,
          "syssize" : 4262,
          "sysdate" : 1649150682000,
          "haslayout" : "1",
          "topparent" : "5033024",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5033024,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150682000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0480/g/?lang=en",
          "modified" : 1639134575000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150682741694265,
          "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETB RAM support ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "nJmMEEyu4CdmF7ðK",
        "urihash" : "nJmMEEyu4CdmF7ðK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Trace-Buffer/ETB-RAM-support",
        "systransactionid" : 857218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 5033024,
        "parentitem" : "5f873b5ef86e16515cdb7358",
        "documenttype" : "html",
        "isattachment" : "5033024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648148039000,
        "permanentid" : "ad5793fab8c7cd58d42ab7c302736a65344eedeb5c825e6562da7a57f551",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b63f86e16515cdb753b",
        "transactionid" : 857218,
        "title" : "ETB RAM support ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1648148039000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648148039054339121,
        "sysisattachment" : "5033024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5033024,
        "size" : 151,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/Embedded-Trace-Buffer/ETB-RAM-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648147994767,
        "syssize" : 151,
        "sysdate" : 1648148039000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 15,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648148039000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/Embedded-Trace-Buffer/ETB-RAM-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/Embedded-Trace-Buffer/ETB-RAM-support?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648148039054339121,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Trace-Buffer/ETB-RAM-support",
        "syscollection" : "default"
      },
      "Title" : "ETB RAM support",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Trace-Buffer/ETB-RAM-support",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Trace-Buffer/ETB-RAM-support",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/Embedded-Trace-Buffer/ETB-RAM-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/Embedded-Trace-Buffer/ETB-RAM-support",
      "Excerpt" : "ETB RAM support The following sections describe the ETB RAM support: Access sizes. BIST interface. RAM instantiation. ETB RAM support CoreSight SoC-400",
      "FirstSentences" : "ETB RAM support The following sections describe the ETB RAM support: Access sizes. BIST interface. RAM instantiation. ETB RAM support CoreSight SoC-400"
    } ],
    "totalNumberOfChildResults" : 531,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Low-power features ",
      "document_number" : "ddi0480",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5033024",
      "sysurihash" : "EgQ50JVOHyrfqhEN",
      "urihash" : "EgQ50JVOHyrfqhEN",
      "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/Debug-Access-Port/DAPBUS-asynchronous-bridge/Low-power-features",
      "systransactionid" : 857218,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1429786403000,
      "topparentid" : 5033024,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602698078000,
      "sysconcepts" : "master interface ; low-power state ; power controller ; bridge ; transactions ; LPI ; cactive HIGH ; wake-up request",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
      "attachmentparentid" : 5033024,
      "parentitem" : "5f873b5ef86e16515cdb7358",
      "concepts" : "master interface ; low-power state ; power controller ; bridge ; transactions ; LPI ; cactive HIGH ; wake-up request",
      "documenttype" : "html",
      "isattachment" : "5033024",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648148040000,
      "permanentid" : "467ff10a2040aa08d03ab3ff0a5360411ad25ab0fe13aa5e4539e055aa13",
      "syslanguage" : [ "English" ],
      "itemid" : "5f873b62f86e16515cdb74a1",
      "transactionid" : 857218,
      "title" : "Low-power features ",
      "products" : [ "CoreSight SoC-400" ],
      "date" : 1648148040000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0480:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648148040176492541,
      "sysisattachment" : "5033024",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5033024,
      "size" : 785,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/Debug-Access-Port/DAPBUS-asynchronous-bridge/Low-power-features?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648147994813,
      "syssize" : 785,
      "sysdate" : 1648148040000,
      "haslayout" : "1",
      "topparent" : "5033024",
      "label_version" : "r3p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5033024,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
      "wordcount" : 62,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648148040000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/Debug-Access-Port/DAPBUS-asynchronous-bridge/Low-power-features?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0480/g/Debug-Access-Port/DAPBUS-asynchronous-bridge/Low-power-features?lang=en",
      "modified" : 1639134575000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648148040176492541,
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/Debug-Access-Port/DAPBUS-asynchronous-bridge/Low-power-features",
      "syscollection" : "default"
    },
    "Title" : "Low-power features",
    "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/Debug-Access-Port/DAPBUS-asynchronous-bridge/Low-power-features",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/Debug-Access-Port/DAPBUS-asynchronous-bridge/Low-power-features",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/Debug-Access-Port/DAPBUS-asynchronous-bridge/Low-power-features?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/Debug-Access-Port/DAPBUS-asynchronous-bridge/Low-power-features",
    "Excerpt" : "Low-power features The DAPBUS asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power ...",
    "FirstSentences" : "Low-power features The DAPBUS asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power state ..."
  }, {
    "title" : "ARM922T Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
    "excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Address translation",
      "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/memory-management-unit/address-translation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "excerpt" : "Address translation The MMU translates VAs generated by the CPU core, and by CP15 register 13, ... It also derives and checks the access permission, using a TLB. ... Address translation Arm9",
      "firstSentences" : "Address translation The MMU translates VAs generated by the CPU core, and by CP15 register 13, into physical addresses to access external memory. It also derives and checks the access permission, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM922T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM922T Technical Reference Manual ",
          "document_number" : "ddi0184",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503251",
          "sysurihash" : "vLnzXCaDPDqUyisy",
          "urihash" : "vLnzXCaDPDqUyisy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "systransactionid" : 863699,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173092932000,
          "topparentid" : 3503251,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378649000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649081672000,
          "permanentid" : "aa8328c50bd7b6ffc3274c11435d0ff25103eade131c73eee52a288408db",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3799fd977155116a90bf",
          "transactionid" : 863699,
          "title" : "ARM922T Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649081672000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0184:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081672689713633,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1984,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081358129,
          "syssize" : 1984,
          "sysdate" : 1649081672000,
          "haslayout" : "1",
          "topparent" : "3503251",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503251,
          "content_description" : "This document is the technical reference manual for the ARM922T.",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081672000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0184/b/?lang=en",
          "modified" : 1638975270000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081672689713633,
          "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM922T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "Excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Address translation ",
        "document_number" : "ddi0184",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503251",
        "sysurihash" : "rovH3I55LLj8ñnðl",
        "urihash" : "rovH3I55LLj8ñnðl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
        "systransactionid" : 863699,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173092932000,
        "topparentid" : 3503251,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378649000,
        "sysconcepts" : "accesses ; translation ; MMU ; entries ; hardware ; walking ; memory ; CPU core ; subsequent",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503251,
        "parentitem" : "5e8e3799fd977155116a90bf",
        "concepts" : "accesses ; translation ; MMU ; entries ; hardware ; walking ; memory ; CPU core ; subsequent",
        "documenttype" : "html",
        "isattachment" : "3503251",
        "sysindexeddate" : 1649081671000,
        "permanentid" : "591e51bcb38cbb023be0cf2c9b122bbbfabe7c6174d0ba615d8c953f8915",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e379afd977155116a90ec",
        "transactionid" : 863699,
        "title" : "Address translation ",
        "products" : [ "Arm9" ],
        "date" : 1649081671000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0184:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081671722594451,
        "sysisattachment" : "3503251",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503251,
        "size" : 1135,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/memory-management-unit/address-translation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081357957,
        "syssize" : 1135,
        "sysdate" : 1649081671000,
        "haslayout" : "1",
        "topparent" : "3503251",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503251,
        "content_description" : "This document is the technical reference manual for the ARM922T.",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081671000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/memory-management-unit/address-translation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0184/b/memory-management-unit/address-translation?lang=en",
        "modified" : 1638975270000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081671722594451,
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
        "syscollection" : "default"
      },
      "Title" : "Address translation",
      "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/memory-management-unit/address-translation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "Excerpt" : "Address translation The MMU translates VAs generated by the CPU core, and by CP15 register 13, ... It also derives and checks the access permission, using a TLB. ... Address translation Arm9",
      "FirstSentences" : "Address translation The MMU translates VAs generated by the CPU core, and by CP15 register 13, into physical addresses to access external memory. It also derives and checks the access permission, ..."
    }, {
      "title" : "Enabling and disabling the DCache and write buffer",
      "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "excerpt" : "Enabling and disabling the DCache and write buffer On reset, the DCache entries are ... There is no explicit write buffer enable bit implemented in ARM922T. ... See Cache coherence.",
      "firstSentences" : "Enabling and disabling the DCache and write buffer On reset, the DCache entries are invalidated and the DCache is disabled, and the write buffer contents are discarded. There is no explicit write ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM922T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM922T Technical Reference Manual ",
          "document_number" : "ddi0184",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503251",
          "sysurihash" : "vLnzXCaDPDqUyisy",
          "urihash" : "vLnzXCaDPDqUyisy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "systransactionid" : 863699,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173092932000,
          "topparentid" : 3503251,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378649000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649081672000,
          "permanentid" : "aa8328c50bd7b6ffc3274c11435d0ff25103eade131c73eee52a288408db",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3799fd977155116a90bf",
          "transactionid" : 863699,
          "title" : "ARM922T Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649081672000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0184:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081672689713633,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1984,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081358129,
          "syssize" : 1984,
          "sysdate" : 1649081672000,
          "haslayout" : "1",
          "topparent" : "3503251",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503251,
          "content_description" : "This document is the technical reference manual for the ARM922T.",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081672000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0184/b/?lang=en",
          "modified" : 1638975270000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081672689713633,
          "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM922T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "Excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Enabling and disabling the DCache and write buffer ",
        "document_number" : "ddi0184",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503251",
        "sysurihash" : "UeXi08iNðztiC0x4",
        "urihash" : "UeXi08iNðztiC0x4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
        "systransactionid" : 863699,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173092932000,
        "topparentid" : 3503251,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378649000,
        "sysconcepts" : "DCache ; cache ; buffer ; MMU ; accesses ; control register ; system design ; ASB interface ; memory region",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503251,
        "parentitem" : "5e8e3799fd977155116a90bf",
        "concepts" : "DCache ; cache ; buffer ; MMU ; accesses ; control register ; system design ; ASB interface ; memory region",
        "documenttype" : "html",
        "isattachment" : "3503251",
        "sysindexeddate" : 1649081671000,
        "permanentid" : "46558de14f27ec3dac133313b4ea8b2d240c8a31c41a684dfa03ea66b629",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e379afd977155116a910f",
        "transactionid" : 863699,
        "title" : "Enabling and disabling the DCache and write buffer ",
        "products" : [ "Arm9" ],
        "date" : 1649081671000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0184:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081671688996680,
        "sysisattachment" : "3503251",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503251,
        "size" : 1203,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081358066,
        "syssize" : 1203,
        "sysdate" : 1649081671000,
        "haslayout" : "1",
        "topparent" : "3503251",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503251,
        "content_description" : "This document is the technical reference manual for the ARM922T.",
        "wordcount" : 99,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081671000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
        "modified" : 1638975270000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081671688996680,
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
        "syscollection" : "default"
      },
      "Title" : "Enabling and disabling the DCache and write buffer",
      "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "Excerpt" : "Enabling and disabling the DCache and write buffer On reset, the DCache entries are ... There is no explicit write buffer enable bit implemented in ARM922T. ... See Cache coherence.",
      "FirstSentences" : "Enabling and disabling the DCache and write buffer On reset, the DCache entries are invalidated and the DCache is disabled, and the write buffer contents are discarded. There is no explicit write ..."
    }, {
      "title" : "Bit 0, CP15 interpret mode",
      "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "excerpt" : "Bit 0, CP15 interpret mode This bit is only writable using scan chain 15, selecting register c15.State. This accesses the whole test state register. ... Bit 0, CP15 interpret mode Arm9",
      "firstSentences" : "Bit 0, CP15 interpret mode This bit is only writable using scan chain 15, selecting register c15.State. This accesses the whole test state register. Therefore this bit must be written using read- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM922T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM922T Technical Reference Manual ",
          "document_number" : "ddi0184",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503251",
          "sysurihash" : "vLnzXCaDPDqUyisy",
          "urihash" : "vLnzXCaDPDqUyisy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "systransactionid" : 863699,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173092932000,
          "topparentid" : 3503251,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378649000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649081672000,
          "permanentid" : "aa8328c50bd7b6ffc3274c11435d0ff25103eade131c73eee52a288408db",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3799fd977155116a90bf",
          "transactionid" : 863699,
          "title" : "ARM922T Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649081672000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0184:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081672689713633,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1984,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081358129,
          "syssize" : 1984,
          "sysdate" : 1649081672000,
          "haslayout" : "1",
          "topparent" : "3503251",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503251,
          "content_description" : "This document is the technical reference manual for the ARM922T.",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081672000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0184/b/?lang=en",
          "modified" : 1638975270000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081672689713633,
          "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM922T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "Excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Bit 0, CP15 interpret mode ",
        "document_number" : "ddi0184",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503251",
        "sysurihash" : "YKzgaGbWlEw6cLuV",
        "urihash" : "YKzgaGbWlEw6cLuV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
        "systransactionid" : 863699,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173092932000,
        "topparentid" : 3503251,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378649000,
        "sysconcepts" : "interpreted mode ; register c15 ; ARM9TDMI ; scan ; instruction ; read-modify-write ; accesses ; CP15",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503251,
        "parentitem" : "5e8e3799fd977155116a90bf",
        "concepts" : "interpreted mode ; register c15 ; ARM9TDMI ; scan ; instruction ; read-modify-write ; accesses ; CP15",
        "documenttype" : "html",
        "isattachment" : "3503251",
        "sysindexeddate" : 1649081671000,
        "permanentid" : "aa7c093f4e54009241aa53d31757a9ba516267311a7f1b8eb275954f23a9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e379bfd977155116a91a8",
        "transactionid" : 863699,
        "title" : "Bit 0, CP15 interpret mode ",
        "products" : [ "Arm9" ],
        "date" : 1649081671000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0184:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081671648741662,
        "sysisattachment" : "3503251",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503251,
        "size" : 875,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081358035,
        "syssize" : 875,
        "sysdate" : 1649081671000,
        "haslayout" : "1",
        "topparent" : "3503251",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503251,
        "content_description" : "This document is the technical reference manual for the ARM922T.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081671000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
        "modified" : 1638975270000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081671648741662,
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
        "syscollection" : "default"
      },
      "Title" : "Bit 0, CP15 interpret mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "Excerpt" : "Bit 0, CP15 interpret mode This bit is only writable using scan chain 15, selecting register c15.State. This accesses the whole test state register. ... Bit 0, CP15 interpret mode Arm9",
      "FirstSentences" : "Bit 0, CP15 interpret mode This bit is only writable using scan chain 15, selecting register c15.State. This accesses the whole test state register. Therefore this bit must be written using read- ..."
    } ],
    "totalNumberOfChildResults" : 219,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM922T Technical Reference Manual ",
      "document_number" : "ddi0184",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503251",
      "sysurihash" : "vLnzXCaDPDqUyisy",
      "urihash" : "vLnzXCaDPDqUyisy",
      "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en",
      "systransactionid" : 863699,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173092932000,
      "topparentid" : 3503251,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378649000,
      "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "documenttype" : "html",
      "sysindexeddate" : 1649081672000,
      "permanentid" : "aa8328c50bd7b6ffc3274c11435d0ff25103eade131c73eee52a288408db",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3799fd977155116a90bf",
      "transactionid" : 863699,
      "title" : "ARM922T Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1649081672000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0184:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081672689713633,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1984,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081358129,
      "syssize" : 1984,
      "sysdate" : 1649081672000,
      "haslayout" : "1",
      "topparent" : "3503251",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503251,
      "content_description" : "This document is the technical reference manual for the ARM922T.",
      "wordcount" : 156,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081672000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0184/b/?lang=en",
      "modified" : 1638975270000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081672689713633,
      "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM922T Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
    "Excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "Slave Interface Monitor Registers",
    "uri" : "https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/slave-interface-monitor-registers",
    "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/slave-interface-monitor-registers",
    "clickUri" : "https://developer.arm.com/documentation/100023/0100/programmers-model/register-descriptions/slave-interface-monitor-registers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/slave-interface-monitor-registers",
    "excerpt" : "[15:8] ... [6] stalled_cr_channel When this bit is set to 1, a transfer is stalled on the CR ... RREADY is LOW. ... ARREADY is LOW. Slave Interface Monitor Registers CoreLink CCI-500",
    "firstSentences" : "Slave Interface Monitor Registers These 32-bit RO registers monitor each slave interface. Usage constraints There are no usage constraints. Configurations Available in all CCI-500 configurations.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysurihash" : "LNGMaYVYtdHaqJbQ",
        "urihash" : "LNGMaYVYtdHaqJbQ",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
        "systransactionid" : 864294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146764000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150436000,
        "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf333",
        "transactionid" : 864294,
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink CCI-500" ],
        "date" : 1649150436000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150436435600480,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4602,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150348827,
        "syssize" : 4602,
        "sysdate" : 1649150436000,
        "haslayout" : "1",
        "topparent" : "3435488",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150436000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100023/0100/?lang=en",
        "modified" : 1635957227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150436435600480,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Configurable options",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/introduction/configurable-options",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/introduction/configurable-options",
      "clickUri" : "https://developer.arm.com/documentation/100023/0100/introduction/configurable-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/introduction/configurable-options",
      "excerpt" : "Write buffering, to achieve trade-off between area and write bandwidth. The snoop filter RAM capacity to match connected processor cache sizes. ... Configurable options CoreLink CCI-500",
      "firstSentences" : "Configurable options The CCI-500 is highly configurable and provides both design-time and reset-time configuration options. Design-time configuration options enable you to meet your functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100023",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435488",
          "sysurihash" : "LNGMaYVYtdHaqJbQ",
          "urihash" : "LNGMaYVYtdHaqJbQ",
          "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
          "systransactionid" : 864294,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528715061000,
          "topparentid" : 3435488,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146764000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150436000,
          "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6b8c7158f500bd5bf333",
          "transactionid" : 864294,
          "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-500" ],
          "date" : 1649150436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100023:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150436435600480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4602,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150348827,
          "syssize" : 4602,
          "sysdate" : 1649150436000,
          "haslayout" : "1",
          "topparent" : "3435488",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435488,
          "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100023/0100/?lang=en",
          "modified" : 1635957227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150436435600480,
          "uri" : "https://developer.arm.com/documentation/100023/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configurable options ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysurihash" : "uyqA0mR3nðOL6uLU",
        "urihash" : "uyqA0mR3nðOL6uLU",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/introduction/configurable-options",
        "systransactionid" : 857214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146764000,
        "sysconcepts" : "configuration options ; master interfaces ; CCI ; slave ; functionality ; design-time ; address decoder ; QoS ; formal tools ; memory channels ; request paths ; timing closure ; pipeline stages ; RAM capacity ; transactions ; applications",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "attachmentparentid" : 3435488,
        "parentitem" : "5e7b6b8c7158f500bd5bf333",
        "concepts" : "configuration options ; master interfaces ; CCI ; slave ; functionality ; design-time ; address decoder ; QoS ; formal tools ; memory channels ; request paths ; timing closure ; pipeline stages ; RAM capacity ; transactions ; applications",
        "documenttype" : "html",
        "isattachment" : "3435488",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648147866000,
        "permanentid" : "9ba15623fd38e81e3b96450f57f84a1846f051d61089fa74a47dbd698768",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf33e",
        "transactionid" : 857214,
        "title" : "Configurable options ",
        "products" : [ "CoreLink CCI-500" ],
        "date" : 1648147866000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648147866632901568,
        "sysisattachment" : "3435488",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435488,
        "size" : 1715,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100023/0100/introduction/configurable-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648147859572,
        "syssize" : 1715,
        "sysdate" : 1648147866000,
        "haslayout" : "1",
        "topparent" : "3435488",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648147866000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/introduction/configurable-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100023/0100/introduction/configurable-options?lang=en",
        "modified" : 1635957227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648147866632901568,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en/introduction/configurable-options",
        "syscollection" : "default"
      },
      "Title" : "Configurable options",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en/introduction/configurable-options",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/introduction/configurable-options",
      "ClickUri" : "https://developer.arm.com/documentation/100023/0100/introduction/configurable-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/introduction/configurable-options",
      "Excerpt" : "Write buffering, to achieve trade-off between area and write bandwidth. The snoop filter RAM capacity to match connected processor cache sizes. ... Configurable options CoreLink CCI-500",
      "FirstSentences" : "Configurable options The CCI-500 is highly configurable and provides both design-time and reset-time configuration options. Design-time configuration options enable you to meet your functional ..."
    }, {
      "title" : "Snoop Control Registers",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/snoop-control-registers",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/snoop-control-registers",
      "clickUri" : "https://developer.arm.com/documentation/100023/0100/programmers-model/register-descriptions/snoop-control-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/snoop-control-registers",
      "excerpt" : "0 The interface does not support snoops. 1 The interface supports snoops. ... See Control Override Register. ... This bit is RAZ\\/WI for interfaces that do not support DVM messages.",
      "firstSentences" : "Snoop Control Registers These registers control the issuing of snoop and DVM requests on slave interfaces. You can read the register to determine if the interface supports snoops or DVM messages.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100023",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435488",
          "sysurihash" : "LNGMaYVYtdHaqJbQ",
          "urihash" : "LNGMaYVYtdHaqJbQ",
          "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
          "systransactionid" : 864294,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528715061000,
          "topparentid" : 3435488,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146764000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150436000,
          "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6b8c7158f500bd5bf333",
          "transactionid" : 864294,
          "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-500" ],
          "date" : 1649150436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100023:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150436435600480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4602,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150348827,
          "syssize" : 4602,
          "sysdate" : 1649150436000,
          "haslayout" : "1",
          "topparent" : "3435488",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435488,
          "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100023/0100/?lang=en",
          "modified" : 1635957227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150436435600480,
          "uri" : "https://developer.arm.com/documentation/100023/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Snoop Control Registers ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysurihash" : "03P8QK9fñURgZðPY",
        "urihash" : "03P8QK9fñURgZðPY",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/snoop-control-registers",
        "systransactionid" : 857214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146764000,
        "sysconcepts" : "slave interfaces ; registers ; requests ; Secure accesses ; Control ; assignments ; RO ; Usage constraints ; ACCHANNELENSx",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "attachmentparentid" : 3435488,
        "parentitem" : "5e7b6b8c7158f500bd5bf333",
        "concepts" : "slave interfaces ; registers ; requests ; Secure accesses ; Control ; assignments ; RO ; Usage constraints ; ACCHANNELENSx",
        "documenttype" : "html",
        "isattachment" : "3435488",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648147866000,
        "permanentid" : "a494d3df3ade3ce0f42ba39d45a3c7367bfc00f9441eedfb52c7f203e87f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf367",
        "transactionid" : 857214,
        "title" : "Snoop Control Registers ",
        "products" : [ "CoreLink CCI-500" ],
        "date" : 1648147866000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648147866597851395,
        "sysisattachment" : "3435488",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435488,
        "size" : 2278,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100023/0100/programmers-model/register-descriptions/snoop-control-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648147859525,
        "syssize" : 2278,
        "sysdate" : 1648147866000,
        "haslayout" : "1",
        "topparent" : "3435488",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648147866000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/programmers-model/register-descriptions/snoop-control-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100023/0100/programmers-model/register-descriptions/snoop-control-registers?lang=en",
        "modified" : 1635957227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648147866597851395,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/snoop-control-registers",
        "syscollection" : "default"
      },
      "Title" : "Snoop Control Registers",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/snoop-control-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/snoop-control-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100023/0100/programmers-model/register-descriptions/snoop-control-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/snoop-control-registers",
      "Excerpt" : "0 The interface does not support snoops. 1 The interface supports snoops. ... See Control Override Register. ... This bit is RAZ\\/WI for interfaces that do not support DVM messages.",
      "FirstSentences" : "Snoop Control Registers These registers control the issuing of snoop and DVM requests on slave interfaces. You can read the register to determine if the interface supports snoops or DVM messages."
    }, {
      "title" : "Product design flow and documentation",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/introduction/product-design-flow-and-documentation",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/introduction/product-design-flow-and-documentation",
      "clickUri" : "https://developer.arm.com/documentation/100023/0100/introduction/product-design-flow-and-documentation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/introduction/product-design-flow-and-documentation",
      "excerpt" : "Programming Programming is the last process. ... Can include implementation and integration choices that affect the behavior and ... Product design flow and documentation CoreLink CCI-500",
      "firstSentences" : "Product design flow and documentation You are required to perform several processes before using the CCI-500. To obtain the best performance, Arm recommends that you perform some of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100023",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435488",
          "sysurihash" : "LNGMaYVYtdHaqJbQ",
          "urihash" : "LNGMaYVYtdHaqJbQ",
          "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
          "systransactionid" : 864294,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528715061000,
          "topparentid" : 3435488,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146764000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150436000,
          "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6b8c7158f500bd5bf333",
          "transactionid" : 864294,
          "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-500" ],
          "date" : 1649150436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100023:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150436435600480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4602,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150348827,
          "syssize" : 4602,
          "sysdate" : 1649150436000,
          "haslayout" : "1",
          "topparent" : "3435488",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435488,
          "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100023/0100/?lang=en",
          "modified" : 1635957227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150436435600480,
          "uri" : "https://developer.arm.com/documentation/100023/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Product design flow and documentation ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysurihash" : "jG1QAylUJpkvqmvw",
        "urihash" : "jG1QAylUJpkvqmvw",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/introduction/product-design-flow-and-documentation",
        "systransactionid" : 857214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146764000,
        "sysconcepts" : "integration ; CCI ; SoC ; documentation ; Arm ; flow ; design ; configurations ; slave interface ; Programming Programming ; coherency requests ; outstanding transactions ; maximum frequency ; source files ; preprocessing ; peripherals",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "attachmentparentid" : 3435488,
        "parentitem" : "5e7b6b8c7158f500bd5bf333",
        "concepts" : "integration ; CCI ; SoC ; documentation ; Arm ; flow ; design ; configurations ; slave interface ; Programming Programming ; coherency requests ; outstanding transactions ; maximum frequency ; source files ; preprocessing ; peripherals",
        "documenttype" : "html",
        "isattachment" : "3435488",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648147866000,
        "permanentid" : "9146bf0c78870c010dea075cb5999c6b45b9bb3844610470525d64d8f1eb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf340",
        "transactionid" : 857214,
        "title" : "Product design flow and documentation ",
        "products" : [ "CoreLink CCI-500" ],
        "date" : 1648147866000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648147866580834802,
        "sysisattachment" : "3435488",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435488,
        "size" : 2489,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100023/0100/introduction/product-design-flow-and-documentation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648147859572,
        "syssize" : 2489,
        "sysdate" : 1648147866000,
        "haslayout" : "1",
        "topparent" : "3435488",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648147866000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/introduction/product-design-flow-and-documentation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100023/0100/introduction/product-design-flow-and-documentation?lang=en",
        "modified" : 1635957227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648147866580834802,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en/introduction/product-design-flow-and-documentation",
        "syscollection" : "default"
      },
      "Title" : "Product design flow and documentation",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en/introduction/product-design-flow-and-documentation",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/introduction/product-design-flow-and-documentation",
      "ClickUri" : "https://developer.arm.com/documentation/100023/0100/introduction/product-design-flow-and-documentation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/introduction/product-design-flow-and-documentation",
      "Excerpt" : "Programming Programming is the last process. ... Can include implementation and integration choices that affect the behavior and ... Product design flow and documentation CoreLink CCI-500",
      "FirstSentences" : "Product design flow and documentation You are required to perform several processes before using the CCI-500. To obtain the best performance, Arm recommends that you perform some of the ..."
    } ],
    "totalNumberOfChildResults" : 88,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Slave Interface Monitor Registers ",
      "document_number" : "100023",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3435488",
      "sysurihash" : "Ak0xWgwCM6kzðFCq",
      "urihash" : "Ak0xWgwCM6kzðFCq",
      "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/slave-interface-monitor-registers",
      "systransactionid" : 857214,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1528715061000,
      "topparentid" : 3435488,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585146764000,
      "sysconcepts" : "slave interfaces ; outstanding ; usage constraints ; assignments ; register ; channel ; request handshake ; transactions counted",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
      "attachmentparentid" : 3435488,
      "parentitem" : "5e7b6b8c7158f500bd5bf333",
      "concepts" : "slave interfaces ; outstanding ; usage constraints ; assignments ; register ; channel ; request handshake ; transactions counted",
      "documenttype" : "html",
      "isattachment" : "3435488",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648147866000,
      "permanentid" : "1e0508b2a17bc8b863af08a0c3252c686b988df7f961cf0a6ebd88d7502d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6b8c7158f500bd5bf370",
      "transactionid" : 857214,
      "title" : "Slave Interface Monitor Registers ",
      "products" : [ "CoreLink CCI-500" ],
      "date" : 1648147866000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100023:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648147866669626250,
      "sysisattachment" : "3435488",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3435488,
      "size" : 2278,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100023/0100/programmers-model/register-descriptions/slave-interface-monitor-registers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648147859525,
      "syssize" : 2278,
      "sysdate" : 1648147866000,
      "haslayout" : "1",
      "topparent" : "3435488",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3435488,
      "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
      "wordcount" : 124,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648147866000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/programmers-model/register-descriptions/slave-interface-monitor-registers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100023/0100/programmers-model/register-descriptions/slave-interface-monitor-registers?lang=en",
      "modified" : 1635957227000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648147866669626250,
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/slave-interface-monitor-registers",
      "syscollection" : "default"
    },
    "Title" : "Slave Interface Monitor Registers",
    "Uri" : "https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/slave-interface-monitor-registers",
    "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/slave-interface-monitor-registers",
    "ClickUri" : "https://developer.arm.com/documentation/100023/0100/programmers-model/register-descriptions/slave-interface-monitor-registers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/programmers-model/register-descriptions/slave-interface-monitor-registers",
    "Excerpt" : "[15:8] ... [6] stalled_cr_channel When this bit is set to 1, a transfer is stalled on the CR ... RREADY is LOW. ... ARREADY is LOW. Slave Interface Monitor Registers CoreLink CCI-500",
    "FirstSentences" : "Slave Interface Monitor Registers These 32-bit RO registers monitor each slave interface. Usage constraints There are no usage constraints. Configurations Available in all CCI-500 configurations."
  }, {
    "title" : "Product revisions",
    "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/product-revisions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/product-revisions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/product-revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/product-revisions",
    "excerpt" : "Product revisions This section describes the differences in functionality between ... r0p0-r1p0 Processor PMU event bus size increased from 29 to 52. Product revisions CoreSight PTM-A9",
    "firstSentences" : "Product revisions This section describes the differences in functionality between product revisions: r0p0 First release. r0p0-r1p0 Processor PMU event bus size increased from 29 to 52. Product ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight PTM-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysurihash" : "gO0ðoaMaBiVñ76Un",
        "urihash" : "gO0ðoaMaBiVñ76Un",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "systransactionid" : 864207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377024000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146101000,
        "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a8151",
        "transactionid" : 864207,
        "title" : "CoreSight PTM-A9 Technical Reference Manual ",
        "products" : [ "CoreSight PTM-A9" ],
        "date" : 1649146101000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146101931708659,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1887,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145868984,
        "syssize" : 1887,
        "sysdate" : 1649146101000,
        "haslayout" : "1",
        "topparent" : "3499633",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146101000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0401/c/?lang=en",
        "modified" : 1639125491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146101931708659,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight PTM-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Conventions",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/preface/about-this-book/conventions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/preface/about-this-book/conventions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/preface/about-this-book/conventions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/preface/about-this-book/conventions",
      "excerpt" : "Conventions Conventions that this book can use are described in: Typographical Signals. Typographical The typographical conventions are: italic Introduces special ... Denotes signal names.",
      "firstSentences" : "Conventions Conventions that this book can use are described in: Typographical Signals. Typographical The typographical conventions are: italic Introduces special terminology, denotes cross- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight PTM-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
          "document_number" : "ddi0401",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499633",
          "sysurihash" : "gO0ðoaMaBiVñ76Un",
          "urihash" : "gO0ðoaMaBiVñ76Un",
          "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1312053745000,
          "topparentid" : 3499633,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377024000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146101000,
          "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3140fd977155116a8151",
          "transactionid" : 864207,
          "title" : "CoreSight PTM-A9 Technical Reference Manual ",
          "products" : [ "CoreSight PTM-A9" ],
          "date" : 1649146101000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0401:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146101931708659,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1887,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145868984,
          "syssize" : 1887,
          "sysdate" : 1649146101000,
          "haslayout" : "1",
          "topparent" : "3499633",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499633,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146101000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0401/c/?lang=en",
          "modified" : 1639125491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146101931708659,
          "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight PTM-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Conventions ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysurihash" : "rS1y6lEWaqBzI9jH",
        "urihash" : "rS1y6lEWaqBzI9jH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en/preface/about-this-book/conventions",
        "systransactionid" : 857031,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377024000,
        "sysconcepts" : "monospace ; signals ; commands ; conventions ; Asserted means ; assembler syntax ; language keywords ; descriptive lists ; special terminology ; abbreviation ; cross-references",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "attachmentparentid" : 3499633,
        "parentitem" : "5e8e3140fd977155116a8151",
        "concepts" : "monospace ; signals ; commands ; conventions ; Asserted means ; assembler syntax ; language keywords ; descriptive lists ; special terminology ; abbreviation ; cross-references",
        "documenttype" : "html",
        "isattachment" : "3499633",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648138225000,
        "permanentid" : "ae2eff53399b1ba903e67f4311a8fd4f7c1a3afaedfb60cd8129578d213c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a8159",
        "transactionid" : 857031,
        "title" : "Conventions ",
        "products" : [ "CoreSight PTM-A9" ],
        "date" : 1648138225000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648138225478529099,
        "sysisattachment" : "3499633",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499633,
        "size" : 1289,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/preface/about-this-book/conventions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648138141710,
        "syssize" : 1289,
        "sysdate" : 1648138225000,
        "haslayout" : "1",
        "topparent" : "3499633",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648138225000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/preface/about-this-book/conventions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0401/c/preface/about-this-book/conventions?lang=en",
        "modified" : 1639125491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648138225478529099,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/preface/about-this-book/conventions",
        "syscollection" : "default"
      },
      "Title" : "Conventions",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en/preface/about-this-book/conventions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/preface/about-this-book/conventions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/preface/about-this-book/conventions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/preface/about-this-book/conventions",
      "Excerpt" : "Conventions Conventions that this book can use are described in: Typographical Signals. Typographical The typographical conventions are: italic Introduces special ... Denotes signal names.",
      "FirstSentences" : "Conventions Conventions that this book can use are described in: Typographical Signals. Typographical The typographical conventions are: italic Introduces special terminology, denotes cross- ..."
    }, {
      "title" : "preface",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/preface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/preface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/preface",
      "excerpt" : "Preface This preface introduces the CoreSight PTM-A9 Technical Reference Manual. It contains the following sections: About this book Feedback.",
      "firstSentences" : "Preface This preface introduces the CoreSight PTM-A9 Technical Reference Manual. It contains the following sections: About this book Feedback. preface CoreSight PTM-A9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight PTM-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
          "document_number" : "ddi0401",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499633",
          "sysurihash" : "gO0ðoaMaBiVñ76Un",
          "urihash" : "gO0ðoaMaBiVñ76Un",
          "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1312053745000,
          "topparentid" : 3499633,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377024000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146101000,
          "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3140fd977155116a8151",
          "transactionid" : 864207,
          "title" : "CoreSight PTM-A9 Technical Reference Manual ",
          "products" : [ "CoreSight PTM-A9" ],
          "date" : 1649146101000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0401:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146101931708659,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1887,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145868984,
          "syssize" : 1887,
          "sysdate" : 1649146101000,
          "haslayout" : "1",
          "topparent" : "3499633",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499633,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146101000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0401/c/?lang=en",
          "modified" : 1639125491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146101931708659,
          "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight PTM-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "preface ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysurihash" : "qoVfXwpazeOAapmD",
        "urihash" : "qoVfXwpazeOAapmD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en/preface",
        "systransactionid" : 857031,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377024000,
        "sysconcepts" : "book Feedback",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "attachmentparentid" : 3499633,
        "parentitem" : "5e8e3140fd977155116a8151",
        "concepts" : "book Feedback",
        "documenttype" : "html",
        "isattachment" : "3499633",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648138225000,
        "permanentid" : "63c1449b02cc261e6851c2c70c8d8c4132118d3a6256217e010734d47a2f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a8153",
        "transactionid" : 857031,
        "title" : "preface ",
        "products" : [ "CoreSight PTM-A9" ],
        "date" : 1648138225000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648138225248050690,
        "sysisattachment" : "3499633",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499633,
        "size" : 167,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648138141710,
        "syssize" : 167,
        "sysdate" : 1648138225000,
        "haslayout" : "1",
        "topparent" : "3499633",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648138225000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0401/c/preface?lang=en",
        "modified" : 1639125491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648138225248050690,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/preface",
        "syscollection" : "default"
      },
      "Title" : "preface",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en/preface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/preface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/preface",
      "Excerpt" : "Preface This preface introduces the CoreSight PTM-A9 Technical Reference Manual. It contains the following sections: About this book Feedback.",
      "FirstSentences" : "Preface This preface introduces the CoreSight PTM-A9 Technical Reference Manual. It contains the following sections: About this book Feedback. preface CoreSight PTM-A9"
    }, {
      "title" : "PTM configuration",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/ptm-configuration",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/ptm-configuration",
      "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/ptm-configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/ptm-configuration",
      "excerpt" : "PTM configuration Table 1.1 shows the options implemented in the PTM. ... PTM implementation options Resource Implemented, or number of instances Number of address comparator pairs 4 Context ...",
      "firstSentences" : "PTM configuration Table 1.1 shows the options implemented in the PTM. Table 1.1. PTM implementation options Resource Implemented, or number of instances Number of address comparator pairs 4 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight PTM-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
          "document_number" : "ddi0401",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499633",
          "sysurihash" : "gO0ðoaMaBiVñ76Un",
          "urihash" : "gO0ðoaMaBiVñ76Un",
          "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1312053745000,
          "topparentid" : 3499633,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377024000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146101000,
          "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3140fd977155116a8151",
          "transactionid" : 864207,
          "title" : "CoreSight PTM-A9 Technical Reference Manual ",
          "products" : [ "CoreSight PTM-A9" ],
          "date" : 1649146101000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0401:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146101931708659,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1887,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145868984,
          "syssize" : 1887,
          "sysdate" : 1649146101000,
          "haslayout" : "1",
          "topparent" : "3499633",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499633,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146101000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0401/c/?lang=en",
          "modified" : 1639125491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146101931708659,
          "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight PTM-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PTM configuration ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysurihash" : "Ni3mltahVRBIAñsg",
        "urihash" : "Ni3mltahVRBIAñsg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/ptm-configuration",
        "systransactionid" : 857031,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377024000,
        "sysconcepts" : "external inputs ; comparators ; resources ; Software access ; FIFOFULL supported ; ICE watchpoint ; Context ID ; Sequencers ; configuration",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "attachmentparentid" : 3499633,
        "parentitem" : "5e8e3140fd977155116a8151",
        "concepts" : "external inputs ; comparators ; resources ; Software access ; FIFOFULL supported ; ICE watchpoint ; Context ID ; Sequencers ; configuration",
        "documenttype" : "html",
        "isattachment" : "3499633",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648138225000,
        "permanentid" : "f6a08362a6a1a9301e2539a3f4d8a0601861021d4d2e5e91a7bd4d0a5930",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a8162",
        "transactionid" : 857031,
        "title" : "PTM configuration ",
        "products" : [ "CoreSight PTM-A9" ],
        "date" : 1648138225000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648138225072499198,
        "sysisattachment" : "3499633",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499633,
        "size" : 542,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/ptm-configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648138141710,
        "syssize" : 542,
        "sysdate" : 1648138225000,
        "haslayout" : "1",
        "topparent" : "3499633",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 57,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648138225000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/ptm-configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0401/c/introduction/ptm-configuration?lang=en",
        "modified" : 1639125491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648138225072499198,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/ptm-configuration",
        "syscollection" : "default"
      },
      "Title" : "PTM configuration",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/ptm-configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/ptm-configuration",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/ptm-configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/ptm-configuration",
      "Excerpt" : "PTM configuration Table 1.1 shows the options implemented in the PTM. ... PTM implementation options Resource Implemented, or number of instances Number of address comparator pairs 4 Context ...",
      "FirstSentences" : "PTM configuration Table 1.1 shows the options implemented in the PTM. Table 1.1. PTM implementation options Resource Implemented, or number of instances Number of address comparator pairs 4 ..."
    } ],
    "totalNumberOfChildResults" : 67,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Product revisions ",
      "document_number" : "ddi0401",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3499633",
      "sysurihash" : "BCRFLNBUmi6E8ec6",
      "urihash" : "BCRFLNBUmi6E8ec6",
      "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/product-revisions",
      "systransactionid" : 857031,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.5,
      "published" : 1312053745000,
      "topparentid" : 3499633,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377024000,
      "sysconcepts" : "product revisions ; First release ; functionality",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
      "attachmentparentid" : 3499633,
      "parentitem" : "5e8e3140fd977155116a8151",
      "concepts" : "product revisions ; First release ; functionality",
      "documenttype" : "html",
      "isattachment" : "3499633",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648138226000,
      "permanentid" : "4f646daed236db9d498e5193d03481b6115fc8dce22dec1a2d76d42958fc",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3140fd977155116a8170",
      "transactionid" : 857031,
      "title" : "Product revisions ",
      "products" : [ "CoreSight PTM-A9" ],
      "date" : 1648138226000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0401:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648138226095265729,
      "sysisattachment" : "3499633",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3499633,
      "size" : 219,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/product-revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648138141710,
      "syssize" : 219,
      "sysdate" : 1648138226000,
      "haslayout" : "1",
      "topparent" : "3499633",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3499633,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
      "wordcount" : 27,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648138226000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/product-revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0401/c/introduction/product-revisions?lang=en",
      "modified" : 1639125491000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648138226095265729,
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/product-revisions",
      "syscollection" : "default"
    },
    "Title" : "Product revisions",
    "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/product-revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/product-revisions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/product-revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/product-revisions",
    "Excerpt" : "Product revisions This section describes the differences in functionality between ... r0p0-r1p0 Processor PMU event bus size increased from 29 to 52. Product revisions CoreSight PTM-A9",
    "FirstSentences" : "Product revisions This section describes the differences in functionality between product revisions: r0p0 First release. r0p0-r1p0 Processor PMU event bus size increased from 29 to 52. Product ..."
  }, {
    "title" : "access_address_max2_43_32_now",
    "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
    "printableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
    "clickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/access-address-max2-43-32-now?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
    "excerpt" : "access_address_max2_43_32_now Configures the address space control for address region 2. The access_address_max2_43_32_now register characteristics are: Usage constraints Can be read from ...",
    "firstSentences" : "access_address_max2_43_32_now Configures the address space control for address region 2. The access_address_max2_43_32_now register characteristics are: Usage constraints Can be read from when in ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100000/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100000/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
      "firstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "100000",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3421503",
        "sysurihash" : "b89w2ð4GI1mP1YXd",
        "urihash" : "b89w2ð4GI1mP1YXd",
        "sysuri" : "https://developer.arm.com/documentation/100000/0202/en",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1468924397000,
        "topparentid" : 3421503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145571000,
        "sysconcepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
        "concepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146635000,
        "permanentid" : "847549a3e1b4bf123570e96670518accde3dbb08ac7d4aa7fb62ed53b691",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66e37158f500bd5bd839",
        "transactionid" : 864217,
        "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-520" ],
        "date" : 1649146635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100000:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146635178982026,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4509,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146350833,
        "syssize" : 4509,
        "sysdate" : 1649146635000,
        "haslayout" : "1",
        "topparent" : "3421503",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3421503,
        "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146635000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100000/0202/?lang=en",
        "modified" : 1635933947000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146635178982026,
        "uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100000/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
      "FirstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "failed_prog_int_info_63_32",
      "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
      "printableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
      "clickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/failed-prog-int-info-63-32?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
      "excerpt" : "failed_prog_int_info_63_32 Shows information relating to the interrupt The failed_prog_int_info_63_32 register ... Cannot be changed. Configurations There is only one DMC configuration.",
      "firstSentences" : "failed_prog_int_info_63_32 Shows information relating to the interrupt The failed_prog_int_info_63_32 register characteristics are: Usage constraints Can be read from when in ALL states. Cannot be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "firstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100000",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3421503",
          "sysurihash" : "b89w2ð4GI1mP1YXd",
          "urihash" : "b89w2ð4GI1mP1YXd",
          "sysuri" : "https://developer.arm.com/documentation/100000/0202/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1468924397000,
          "topparentid" : 3421503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145571000,
          "sysconcepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
          "concepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146635000,
          "permanentid" : "847549a3e1b4bf123570e96670518accde3dbb08ac7d4aa7fb62ed53b691",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b66e37158f500bd5bd839",
          "transactionid" : 864217,
          "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-520" ],
          "date" : 1649146635000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100000:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146635178982026,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4509,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146350833,
          "syssize" : 4509,
          "sysdate" : 1649146635000,
          "haslayout" : "1",
          "topparent" : "3421503",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3421503,
          "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146635000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100000/0202/?lang=en",
          "modified" : 1635933947000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146635178982026,
          "uri" : "https://developer.arm.com/documentation/100000/0202/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "FirstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "failed_prog_int_info_63_32 ",
        "document_number" : "100000",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3421503",
        "sysurihash" : "TB8OwTtovXcCVMDe",
        "urihash" : "TB8OwTtovXcCVMDe",
        "sysuri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
        "systransactionid" : 863694,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1468924397000,
        "topparentid" : 3421503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145571000,
        "sysconcepts" : "int ; prog ; Usage constraints ; register characteristics ; Shows information",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
        "attachmentparentid" : 3421503,
        "parentitem" : "5e7b66e37158f500bd5bd839",
        "concepts" : "int ; prog ; Usage constraints ; register characteristics ; Shows information",
        "documenttype" : "html",
        "isattachment" : "3421503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081419000,
        "permanentid" : "fab0a6bb22b359b09b3aca603b99753f01a434fa6780dce9c373b328d687",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66e47158f500bd5bd965",
        "transactionid" : 863694,
        "title" : "failed_prog_int_info_63_32 ",
        "products" : [ "CoreLink DMC-520" ],
        "date" : 1649081419000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100000:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081419080675426,
        "sysisattachment" : "3421503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3421503,
        "size" : 366,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/failed-prog-int-info-63-32?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081127947,
        "syssize" : 366,
        "sysdate" : 1649081419000,
        "haslayout" : "1",
        "topparent" : "3421503",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3421503,
        "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081419000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/failed-prog-int-info-63-32?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100000/0202/programmers-model/register-descriptions/failed-prog-int-info-63-32?lang=en",
        "modified" : 1635933947000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081419080675426,
        "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
        "syscollection" : "default"
      },
      "Title" : "failed_prog_int_info_63_32",
      "Uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
      "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
      "ClickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/failed-prog-int-info-63-32?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
      "Excerpt" : "failed_prog_int_info_63_32 Shows information relating to the interrupt The failed_prog_int_info_63_32 register ... Cannot be changed. Configurations There is only one DMC configuration.",
      "FirstSentences" : "failed_prog_int_info_63_32 Shows information relating to the interrupt The failed_prog_int_info_63_32 register characteristics are: Usage constraints Can be read from when in ALL states. Cannot be ..."
    }, {
      "title" : "dq_map_control_31_16_next",
      "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
      "printableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
      "clickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/dq-map-control-31-16-next?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
      "excerpt" : "dq_map_control_31_16_next Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit ...",
      "firstSentences" : "dq_map_control_31_16_next Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "firstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100000",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3421503",
          "sysurihash" : "b89w2ð4GI1mP1YXd",
          "urihash" : "b89w2ð4GI1mP1YXd",
          "sysuri" : "https://developer.arm.com/documentation/100000/0202/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1468924397000,
          "topparentid" : 3421503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145571000,
          "sysconcepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
          "concepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146635000,
          "permanentid" : "847549a3e1b4bf123570e96670518accde3dbb08ac7d4aa7fb62ed53b691",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b66e37158f500bd5bd839",
          "transactionid" : 864217,
          "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-520" ],
          "date" : 1649146635000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100000:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146635178982026,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4509,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146350833,
          "syssize" : 4509,
          "sysdate" : 1649146635000,
          "haslayout" : "1",
          "topparent" : "3421503",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3421503,
          "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146635000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100000/0202/?lang=en",
          "modified" : 1635933947000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146635178982026,
          "uri" : "https://developer.arm.com/documentation/100000/0202/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "FirstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "dq_map_control_31_16_next ",
        "document_number" : "100000",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3421503",
        "sysurihash" : "u5ZD6d4mnZTEz1LF",
        "urihash" : "u5ZD6d4mnZTEz1LF",
        "sysuri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
        "systransactionid" : 863694,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1468924397000,
        "topparentid" : 3421503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145571000,
        "sysconcepts" : "map ; control ; Usage constraints ; register characteristics ; Index retrieved ; mapping compensation ; rank ; connectivity ; calculation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
        "attachmentparentid" : 3421503,
        "parentitem" : "5e7b66e37158f500bd5bd839",
        "concepts" : "map ; control ; Usage constraints ; register characteristics ; Index retrieved ; mapping compensation ; rank ; connectivity ; calculation",
        "documenttype" : "html",
        "isattachment" : "3421503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081418000,
        "permanentid" : "0579ba176e0f942045b21c45d85980f6cf2cd0db8cea861b74bbe6aff9a1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66e47158f500bd5bd94c",
        "transactionid" : 863694,
        "title" : "dq_map_control_31_16_next ",
        "products" : [ "CoreLink DMC-520" ],
        "date" : 1649081418000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100000:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081418850308832,
        "sysisattachment" : "3421503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3421503,
        "size" : 651,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/dq-map-control-31-16-next?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081127967,
        "syssize" : 651,
        "sysdate" : 1649081418000,
        "haslayout" : "1",
        "topparent" : "3421503",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3421503,
        "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081418000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/dq-map-control-31-16-next?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100000/0202/programmers-model/register-descriptions/dq-map-control-31-16-next?lang=en",
        "modified" : 1635933947000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081418850308832,
        "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
        "syscollection" : "default"
      },
      "Title" : "dq_map_control_31_16_next",
      "Uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
      "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
      "ClickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/dq-map-control-31-16-next?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
      "Excerpt" : "dq_map_control_31_16_next Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit ...",
      "FirstSentences" : "dq_map_control_31_16_next Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to ..."
    }, {
      "title" : "odt_rd_control_63_32_next",
      "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
      "printableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
      "clickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/odt-rd-control-63-32-next?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
      "excerpt" : "odt_rd_control_63_32_next Configures the ODT on and off settings for active and inactive ranks during ... The odt_rd_control_63_32_next register characteristics are: Usage constraints Can be ...",
      "firstSentences" : "odt_rd_control_63_32_next Configures the ODT on and off settings for active and inactive ranks during reads. The odt_rd_control_63_32_next register characteristics are: Usage constraints Can be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "firstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100000",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3421503",
          "sysurihash" : "b89w2ð4GI1mP1YXd",
          "urihash" : "b89w2ð4GI1mP1YXd",
          "sysuri" : "https://developer.arm.com/documentation/100000/0202/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1468924397000,
          "topparentid" : 3421503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145571000,
          "sysconcepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
          "concepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146635000,
          "permanentid" : "847549a3e1b4bf123570e96670518accde3dbb08ac7d4aa7fb62ed53b691",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b66e37158f500bd5bd839",
          "transactionid" : 864217,
          "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-520" ],
          "date" : 1649146635000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100000:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146635178982026,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4509,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146350833,
          "syssize" : 4509,
          "sysdate" : 1649146635000,
          "haslayout" : "1",
          "topparent" : "3421503",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3421503,
          "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146635000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100000/0202/?lang=en",
          "modified" : 1635933947000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146635178982026,
          "uri" : "https://developer.arm.com/documentation/100000/0202/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "FirstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "odt_rd_control_63_32_next ",
        "document_number" : "100000",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3421503",
        "sysurihash" : "AQGFVZZBikhUsRBb",
        "urihash" : "AQGFVZZBikhUsRBb",
        "sysuri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
        "systransactionid" : 863694,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1468924397000,
        "topparentid" : 3421503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145571000,
        "sysconcepts" : "odt ; reads ; control ; Usage constraints ; register characteristics ; inactive ranks ; settings",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
        "attachmentparentid" : 3421503,
        "parentitem" : "5e7b66e37158f500bd5bd839",
        "concepts" : "odt ; reads ; control ; Usage constraints ; register characteristics ; inactive ranks ; settings",
        "documenttype" : "html",
        "isattachment" : "3421503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081416000,
        "permanentid" : "cf12e14767aaf7c016eefd0ec751b7589dc3ab2d748a24107c554feffd4d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66e47158f500bd5bd947",
        "transactionid" : 863694,
        "title" : "odt_rd_control_63_32_next ",
        "products" : [ "CoreLink DMC-520" ],
        "date" : 1649081416000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100000:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081416829318416,
        "sysisattachment" : "3421503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3421503,
        "size" : 422,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/odt-rd-control-63-32-next?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081127930,
        "syssize" : 422,
        "sysdate" : 1649081416000,
        "haslayout" : "1",
        "topparent" : "3421503",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3421503,
        "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081416000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/odt-rd-control-63-32-next?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100000/0202/programmers-model/register-descriptions/odt-rd-control-63-32-next?lang=en",
        "modified" : 1635933947000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081416829318416,
        "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
        "syscollection" : "default"
      },
      "Title" : "odt_rd_control_63_32_next",
      "Uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
      "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
      "ClickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/odt-rd-control-63-32-next?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
      "Excerpt" : "odt_rd_control_63_32_next Configures the ODT on and off settings for active and inactive ranks during ... The odt_rd_control_63_32_next register characteristics are: Usage constraints Can be ...",
      "FirstSentences" : "odt_rd_control_63_32_next Configures the ODT on and off settings for active and inactive ranks during reads. The odt_rd_control_63_32_next register characteristics are: Usage constraints Can be ..."
    } ],
    "totalNumberOfChildResults" : 279,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "access_address_max2_43_32_now ",
      "document_number" : "100000",
      "document_version" : "0202",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3421503",
      "sysurihash" : "itsnDzu9LlWqwTl2",
      "urihash" : "itsnDzu9LlWqwTl2",
      "sysuri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
      "systransactionid" : 863694,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1468924397000,
      "topparentid" : 3421503,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585145571000,
      "sysconcepts" : "max2 ; Usage constraints ; register characteristics ; LOW-POWER",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
      "attachmentparentid" : 3421503,
      "parentitem" : "5e7b66e37158f500bd5bd839",
      "concepts" : "max2 ; Usage constraints ; register characteristics ; LOW-POWER",
      "documenttype" : "html",
      "isattachment" : "3421503",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649081419000,
      "permanentid" : "3d05f8e79866063f51846293d7b1789593dc54e805901ae18b4ba6213805",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b66e47158f500bd5bd98b",
      "transactionid" : 863694,
      "title" : "access_address_max2_43_32_now ",
      "products" : [ "CoreLink DMC-520" ],
      "date" : 1649081419000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100000:0202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081419346996080,
      "sysisattachment" : "3421503",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3421503,
      "size" : 454,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/access-address-max2-43-32-now?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081127996,
      "syssize" : 454,
      "sysdate" : 1649081419000,
      "haslayout" : "1",
      "topparent" : "3421503",
      "label_version" : "r2p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3421503,
      "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
      "wordcount" : 52,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081419000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/access-address-max2-43-32-now?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100000/0202/programmers-model/register-descriptions/access-address-max2-43-32-now?lang=en",
      "modified" : 1635933947000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081419346996080,
      "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
      "syscollection" : "default"
    },
    "Title" : "access_address_max2_43_32_now",
    "Uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
    "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
    "ClickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/access-address-max2-43-32-now?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
    "Excerpt" : "access_address_max2_43_32_now Configures the address space control for address region 2. The access_address_max2_43_32_now register characteristics are: Usage constraints Can be read from ...",
    "FirstSentences" : "access_address_max2_43_32_now Configures the address space control for address region 2. The access_address_max2_43_32_now register characteristics are: Usage constraints Can be read from when in ..."
  }, {
    "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f22d7d9f3ce30357bc2b392",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "excerpt" : "Date ... Agreement shall prevail. ... All rights reserved. Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
    "firstSentences" : "Arm® True Random Number Generator (TRNG) Revision: r0p0 Technical Reference Manual Copyright © 2017, 2020 Arm Limited or its affiliates. All rights reserved. 100976_0000_01_en Arm® True Random ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100976/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100976/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
      "firstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
        "document_number" : "100976",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464815",
        "sysurihash" : "LvcdAhYpM3sOyoPF",
        "urihash" : "LvcdAhYpM3sOyoPF",
        "sysuri" : "https://developer.arm.com/documentation/100976/0000/en",
        "systransactionid" : 863691,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589299284000,
        "topparentid" : 3464815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596119001000,
        "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
        "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081360000,
        "permanentid" : "8667aec754baf9591409cf65bbb2a8374742f6a8726005c3eb412e403afa",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22d7d9f3ce30357bc2b35e",
        "transactionid" : 863691,
        "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
        "products" : [ "TrustZone Random Number Generator" ],
        "date" : 1649081360000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100976:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081360125876654,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4302,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081027968,
        "syssize" : 4302,
        "sysdate" : 1649081360000,
        "haslayout" : "1",
        "topparent" : "3464815",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464815,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
        "wordcount" : 283,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081360000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100976/0000/?lang=en",
        "modified" : 1636477772000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081360125876654,
        "uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100976/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
      "FirstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "printableUri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "clickUri" : "https://developer.arm.com/documentation/100976/0000/Functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "excerpt" : "Functional description This chapter describes the functions of the Arm True Random Number Generator ( ... It contains the following section: Interfaces Functional description TrustZone Random ...",
      "firstSentences" : "Functional description This chapter describes the functions of the Arm True Random Number Generator (TRNG). It contains the following section: Interfaces Functional description TrustZone Random ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100976/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
        "firstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
          "document_number" : "100976",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464815",
          "sysurihash" : "LvcdAhYpM3sOyoPF",
          "urihash" : "LvcdAhYpM3sOyoPF",
          "sysuri" : "https://developer.arm.com/documentation/100976/0000/en",
          "systransactionid" : 863691,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1589299284000,
          "topparentid" : 3464815,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596119001000,
          "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
          "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081360000,
          "permanentid" : "8667aec754baf9591409cf65bbb2a8374742f6a8726005c3eb412e403afa",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22d7d9f3ce30357bc2b35e",
          "transactionid" : 863691,
          "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
          "products" : [ "TrustZone Random Number Generator" ],
          "date" : 1649081360000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100976:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081360125876654,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4302,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081027968,
          "syssize" : 4302,
          "sysdate" : 1649081360000,
          "haslayout" : "1",
          "topparent" : "3464815",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464815,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081360000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100976/0000/?lang=en",
          "modified" : 1636477772000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081360125876654,
          "uri" : "https://developer.arm.com/documentation/100976/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
        "FirstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "100976",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464815",
        "sysurihash" : "rJmCqlAhñjAcqhwX",
        "urihash" : "rJmCqlAhñjAcqhwX",
        "sysuri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
        "systransactionid" : 863694,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1589299284000,
        "topparentid" : 3464815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596119001000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
        "attachmentparentid" : 3464815,
        "parentitem" : "5f22d7d9f3ce30357bc2b35e",
        "documenttype" : "html",
        "isattachment" : "3464815",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081408000,
        "permanentid" : "631c8d80c41895e96a66fbdfac4e1a3dfc6b6edaa334c3abd8939676524d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22d7d9f3ce30357bc2b36a",
        "transactionid" : 863694,
        "title" : "Functional description ",
        "products" : [ "TrustZone Random Number Generator" ],
        "date" : 1649081408000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100976:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081408679325668,
        "sysisattachment" : "3464815",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464815,
        "size" : 210,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100976/0000/Functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081027968,
        "syssize" : 210,
        "sysdate" : 1649081408000,
        "haslayout" : "1",
        "topparent" : "3464815",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464815,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081408000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/Functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100976/0000/Functional-description?lang=en",
        "modified" : 1636477772000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081408679325668,
        "uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/100976/0000/Functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "Excerpt" : "Functional description This chapter describes the functions of the Arm True Random Number Generator ( ... It contains the following section: Interfaces Functional description TrustZone Random ...",
      "FirstSentences" : "Functional description This chapter describes the functions of the Arm True Random Number Generator (TRNG). It contains the following section: Interfaces Functional description TrustZone Random ..."
    }, {
      "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100976/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100976/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
      "firstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
        "document_number" : "100976",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464815",
        "sysurihash" : "LvcdAhYpM3sOyoPF",
        "urihash" : "LvcdAhYpM3sOyoPF",
        "sysuri" : "https://developer.arm.com/documentation/100976/0000/en",
        "systransactionid" : 863691,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589299284000,
        "topparentid" : 3464815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596119001000,
        "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
        "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081360000,
        "permanentid" : "8667aec754baf9591409cf65bbb2a8374742f6a8726005c3eb412e403afa",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22d7d9f3ce30357bc2b35e",
        "transactionid" : 863691,
        "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
        "products" : [ "TrustZone Random Number Generator" ],
        "date" : 1649081360000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100976:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081360125876654,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4302,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081027968,
        "syssize" : 4302,
        "sysdate" : 1649081360000,
        "haslayout" : "1",
        "topparent" : "3464815",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464815,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
        "wordcount" : 283,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081360000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100976/0000/?lang=en",
        "modified" : 1636477772000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081360125876654,
        "uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100976/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
      "FirstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100976/0000/Functional-description/Interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "excerpt" : "Interfaces The TRNG has several interfaces. The following figure illustrates a top view of the TRNG and its interfaces.",
      "firstSentences" : "Interfaces The TRNG has several interfaces. The following figure illustrates a top view of the TRNG and its interfaces. Figure 2-1 TRNG hardware overview This section contains the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100976/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
        "firstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
          "document_number" : "100976",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464815",
          "sysurihash" : "LvcdAhYpM3sOyoPF",
          "urihash" : "LvcdAhYpM3sOyoPF",
          "sysuri" : "https://developer.arm.com/documentation/100976/0000/en",
          "systransactionid" : 863691,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1589299284000,
          "topparentid" : 3464815,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596119001000,
          "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
          "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081360000,
          "permanentid" : "8667aec754baf9591409cf65bbb2a8374742f6a8726005c3eb412e403afa",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22d7d9f3ce30357bc2b35e",
          "transactionid" : 863691,
          "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
          "products" : [ "TrustZone Random Number Generator" ],
          "date" : 1649081360000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100976:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081360125876654,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4302,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081027968,
          "syssize" : 4302,
          "sysdate" : 1649081360000,
          "haslayout" : "1",
          "topparent" : "3464815",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464815,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081360000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100976/0000/?lang=en",
          "modified" : 1636477772000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081360125876654,
          "uri" : "https://developer.arm.com/documentation/100976/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
        "FirstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "100976",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464815",
        "sysurihash" : "bPv4aGJU5ORxGRKD",
        "urihash" : "bPv4aGJU5ORxGRKD",
        "sysuri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
        "systransactionid" : 863690,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589299284000,
        "topparentid" : 3464815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596119001000,
        "sysconcepts" : "interfaces ; view",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
        "attachmentparentid" : 3464815,
        "parentitem" : "5f22d7d9f3ce30357bc2b35e",
        "concepts" : "interfaces ; view",
        "documenttype" : "html",
        "isattachment" : "3464815",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081281000,
        "permanentid" : "9f0af5622f5c2cf62b9c06092385ecc547a5be22e41c4e4f6853e0093028",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22d7d9f3ce30357bc2b36b",
        "transactionid" : 863690,
        "title" : "Interfaces ",
        "products" : [ "TrustZone Random Number Generator" ],
        "date" : 1649081281000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100976:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081281498482870,
        "sysisattachment" : "3464815",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464815,
        "size" : 334,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100976/0000/Functional-description/Interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081027968,
        "syssize" : 334,
        "sysdate" : 1649081281000,
        "haslayout" : "1",
        "topparent" : "3464815",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464815,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081281000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/Functional-description/Interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100976/0000/Functional-description/Interfaces?lang=en",
        "modified" : 1636477772000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081281498482870,
        "uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100976/0000/Functional-description/Interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "Excerpt" : "Interfaces The TRNG has several interfaces. The following figure illustrates a top view of the TRNG and its interfaces.",
      "FirstSentences" : "Interfaces The TRNG has several interfaces. The following figure illustrates a top view of the TRNG and its interfaces. Figure 2-1 TRNG hardware overview This section contains the following ..."
    } ],
    "totalNumberOfChildResults" : 43,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
      "document_number" : "100976",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3464815",
      "sysauthor" : "ARM",
      "sysurihash" : "20kðO4p1voBGGiI9",
      "urihash" : "20kðO4p1voBGGiI9",
      "sysuri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
      "systransactionid" : 863694,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1589299284000,
      "topparentid" : 3464815,
      "numberofpages" : 55,
      "sysconcepts" : "implementations ; functionality ; registers ; generated random ; host processor ; controller ; Programmers model ; slave interface ; documentation ; arm ; SoC ; intended audience ; written agreement ; third party ; monospace ; designers",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
      "attachmentparentid" : 3464815,
      "parentitem" : "5f22d7d9f3ce30357bc2b35e",
      "concepts" : "implementations ; functionality ; registers ; generated random ; host processor ; controller ; Programmers model ; slave interface ; documentation ; arm ; SoC ; intended audience ; written agreement ; third party ; monospace ; designers",
      "documenttype" : "pdf",
      "isattachment" : "3464815",
      "sysindexeddate" : 1649081409000,
      "permanentid" : "01d40b82035371b036e085ff467011ca1ed2276422f8133d22dbbdf803fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22d7d9f3ce30357bc2b392",
      "transactionid" : 863694,
      "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
      "subject" : "This book is for the Arm® True Random Number Generator (TRNG).",
      "date" : 1649081409000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100976:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081409495391344,
      "sysisattachment" : "3464815",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3464815,
      "size" : 503070,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f22d7d9f3ce30357bc2b392",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081029578,
      "syssubject" : "This book is for the Arm® True Random Number Generator (TRNG).",
      "syssize" : 503070,
      "sysdate" : 1649081409000,
      "topparent" : "3464815",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3464815,
      "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
      "wordcount" : 1047,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081409000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f22d7d9f3ce30357bc2b392",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081409495391344,
      "uri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f22d7d9f3ce30357bc2b392",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "Excerpt" : "Date ... Agreement shall prevail. ... All rights reserved. Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
    "FirstSentences" : "Arm® True Random Number Generator (TRNG) Revision: r0p0 Technical Reference Manual Copyright © 2017, 2020 Arm Limited or its affiliates. All rights reserved. 100976_0000_01_en Arm® True Random ..."
  }, {
    "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "excerpt" : "Copyright © 2013, 2014 ARM. ... Contents ... ARM CoreLink TZC-400 TrustZone Address Space ... Controller Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A",
    "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013, 2014 ARM. All rights reserved. ARM DDI 0504C (ID063014) ARM DDI 0504C ID063014",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "xqFuñJðts2Iz7egG",
        "urihash" : "xqFuñJðts2Iz7egG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719656000,
        "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b12b",
        "transactionid" : 861301,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719656661204136,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1990,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 1990,
        "sysdate" : 1648719656000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 150,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719656000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719656661204136,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "Clock gating",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "excerpt" : "This is a request to exit the low-power state. ... This might occur if the CSYSREQ<x> of the destination clock domain is being held LOW. ... Clock gating TrustZone Address Space Controllers",
      "firstSentences" : "Clock gating In this section, <x> denotes the number of the filter unit that each signal belongs to. The TZC-400 has a number of clock inputs that the system can gate independently. To achieve ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "ddi0504",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4991597",
          "sysurihash" : "xqFuñJðts2Iz7egG",
          "urihash" : "xqFuñJðts2Iz7egG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1404152750000,
          "topparentid" : 4991597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526870000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719656000,
          "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a968259fe2368e2b12b",
          "transactionid" : 861301,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1648719656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0504:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719656661204136,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1990,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719647039,
          "syssize" : 1990,
          "sysdate" : 1648719656000,
          "haslayout" : "1",
          "topparent" : "4991597",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4991597,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0504/c/?lang=en",
          "modified" : 1639138610000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719656661204136,
          "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clock gating ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "9GlylbUs2r7wgEfD",
        "urihash" : "9GlylbUs2r7wgEfD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "filter unit ; clock domain ; signals ; gating ; low-power state ; settings ; deadlock condition ; timeout ; transactions ; destination ; exit sequence",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 4991597,
        "parentitem" : "5e907a968259fe2368e2b12b",
        "concepts" : "filter unit ; clock domain ; signals ; gating ; low-power state ; settings ; deadlock condition ; timeout ; transactions ; destination ; exit sequence",
        "documenttype" : "html",
        "isattachment" : "4991597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719659000,
        "permanentid" : "40769fb009d7405feae47fcbe4bf58a12857cb200276b223183fd9f8aae0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b15f",
        "transactionid" : 861301,
        "title" : "Clock gating ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719659000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719659440195106,
        "sysisattachment" : "4991597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4991597,
        "size" : 2246,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 2246,
        "sysdate" : 1648719659000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719659000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719659440195106,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
        "syscollection" : "default"
      },
      "Title" : "Clock gating",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "Excerpt" : "This is a request to exit the low-power state. ... This might occur if the CSYSREQ<x> of the destination clock domain is being held LOW. ... Clock gating TrustZone Address Space Controllers",
      "FirstSentences" : "Clock gating In this section, <x> denotes the number of the filter unit that each signal belongs to. The TZC-400 has a number of clock inputs that the system can gate independently. To achieve ..."
    }, {
      "title" : "TZC-400 interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "excerpt" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. ... TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset ... AXI low-power interface signals.",
      "firstSentences" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. Figure 2.1. TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset signals. AXI low-power interface ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "ddi0504",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4991597",
          "sysurihash" : "xqFuñJðts2Iz7egG",
          "urihash" : "xqFuñJðts2Iz7egG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1404152750000,
          "topparentid" : 4991597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526870000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719656000,
          "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a968259fe2368e2b12b",
          "transactionid" : 861301,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1648719656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0504:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719656661204136,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1990,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719647039,
          "syssize" : 1990,
          "sysdate" : 1648719656000,
          "haslayout" : "1",
          "topparent" : "4991597",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4991597,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0504/c/?lang=en",
          "modified" : 1639138610000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719656661204136,
          "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TZC-400 interfaces ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "1ðb0kBeQSrjRWvSD",
        "urihash" : "1ðb0kBeQSrjRWvSD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "interfaces ; signals ; AXI low-power ; Clock ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 4991597,
        "parentitem" : "5e907a968259fe2368e2b12b",
        "concepts" : "interfaces ; signals ; AXI low-power ; Clock ; shows",
        "documenttype" : "html",
        "isattachment" : "4991597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719657000,
        "permanentid" : "cfddcb382e121895ba9051f8e2ccb70b78899d9014ccbfbed4ff6284faab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b149",
        "transactionid" : 861301,
        "title" : "TZC-400 interfaces ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719657422031295,
        "sysisattachment" : "4991597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4991597,
        "size" : 537,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 537,
        "sysdate" : 1648719657000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719657000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719657422031295,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
        "syscollection" : "default"
      },
      "Title" : "TZC-400 interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "Excerpt" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. ... TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset ... AXI low-power interface signals.",
      "FirstSentences" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. Figure 2.1. TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset signals. AXI low-power interface ..."
    }, {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "xqFuñJðts2Iz7egG",
        "urihash" : "xqFuñJðts2Iz7egG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719656000,
        "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b12b",
        "transactionid" : 861301,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719656661204136,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1990,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 1990,
        "sysdate" : 1648719656000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 150,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719656000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719656661204136,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    } ],
    "totalNumberOfChildResults" : 72,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "document_number" : "ddi0504",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4991597",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "w3D7VtfIRPpb6fch",
      "urihash" : "w3D7VtfIRPpb6fch",
      "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
      "keywords" : "Controllers, CoreLink 400, TrustZone, AMBA",
      "systransactionid" : 861301,
      "copyright" : "Copyright ©€2013, 2014 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1404152750000,
      "topparentid" : 4991597,
      "numberofpages" : 76,
      "sysconcepts" : "filter units ; transactions ; assignments ; usage constraints ; configurations ; virtual networks ; shows ; functionality ; signals ; ARM ; fast path ; ACE-Lite slave ; accesses ; token requests ; low-power state ; base address",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
      "attachmentparentid" : 4991597,
      "parentitem" : "5e907a968259fe2368e2b12b",
      "concepts" : "filter units ; transactions ; assignments ; usage constraints ; configurations ; virtual networks ; shows ; functionality ; signals ; ARM ; fast path ; ACE-Lite slave ; accesses ; token requests ; low-power state ; base address",
      "documenttype" : "pdf",
      "isattachment" : "4991597",
      "sysindexeddate" : 1648719659000,
      "permanentid" : "0a6b2e919bf7e0cf88f26ca21a9e6e987315517cee0814f7eec2d2615266",
      "syslanguage" : [ "English" ],
      "itemid" : "5e907a968259fe2368e2b196",
      "transactionid" : 861301,
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "subject" : "ARM CoreLink TrustZone Address Space Controller TZC-400 Technical Reference Manual. This guide gives reference documentation for the high-performance area-optimized TZC with on-chip AMBA bus interfaces: AXI4, APB4, ACE-Lite, and QVN. It describes the functionality and provides register and signal descriptions. Available as PDF.",
      "date" : 1648719659000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0504:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719659614065286,
      "sysisattachment" : "4991597",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4991597,
      "size" : 855248,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719649111,
      "syssubject" : "ARM CoreLink TrustZone Address Space Controller TZC-400 Technical Reference Manual. This guide gives reference documentation for the high-performance area-optimized TZC with on-chip AMBA bus interfaces: AXI4, APB4, ACE-Lite, and QVN. It describes the functionality and provides register and signal descriptions. Available as PDF.",
      "syssize" : 855248,
      "sysdate" : 1648719659000,
      "topparent" : "4991597",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 4991597,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "wordcount" : 1530,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719659000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719659614065286,
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "Excerpt" : "Copyright © 2013, 2014 ARM. ... Contents ... ARM CoreLink TZC-400 TrustZone Address Space ... Controller Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A",
    "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013, 2014 ARM. All rights reserved. ARM DDI 0504C (ID063014) ARM DDI 0504C ID063014"
  }, {
    "title" : "Arm Cortex-A78C Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "excerpt" : "Date ... Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "firstSentences" : "Arm® Cortex®-A78C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 102226_0002_03_en Arm® Cortex®-A78C Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A78C Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "ñh3a4VYAsUðñCBIR",
        "urihash" : "ñh3a4VYAsUðñCBIR",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
        "systransactionid" : 864319,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151594000,
        "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9b7f45f0b1fbf3a832b",
        "transactionid" : 864319,
        "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649151593000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151593991348116,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4734,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 4734,
        "sysdate" : 1649151593000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 309,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151594000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151593991348116,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Debug descriptions",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "excerpt" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces ... monitors Access enable bit System register access External memory-mapped access AMU ...",
      "firstSentences" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces Breakpoints and watchpoints Effects of resets on debug registers External access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "document_number" : "102226",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599472",
          "sysurihash" : "ñh3a4VYAsUðñCBIR",
          "urihash" : "ñh3a4VYAsUðñCBIR",
          "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599472,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151594000,
          "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c9b7f45f0b1fbf3a832b",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1649151593000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102226:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151593991348116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4734,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151413344,
          "syssize" : 4734,
          "sysdate" : 1649151593000,
          "haslayout" : "1",
          "topparent" : "4599472",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599472,
          "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151594000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102226/0002/?lang=en",
          "modified" : 1637663469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151593991348116,
          "uri" : "https://developer.arm.com/documentation/102226/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug descriptions ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "gñHN1UnintAt5iPX",
        "urihash" : "gñHN1UnintAt5iPX",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599472,
        "parentitem" : "6193c9b7f45f0b1fbf3a832b",
        "documenttype" : "html",
        "isattachment" : "4599472",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152057000,
        "permanentid" : "50f2ca071f7cd38d70c6c055a2e4b80af96265776c56883c41a212be9ff8",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9bbf45f0b1fbf3a8447",
        "transactionid" : 864327,
        "title" : "Debug descriptions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649152057000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152057659484526,
        "sysisattachment" : "4599472",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599472,
        "size" : 1046,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 1046,
        "sysdate" : 1649152057000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152057000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/Debug-descriptions?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152057659484526,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Debug descriptions",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "Excerpt" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces ... monitors Access enable bit System register access External memory-mapped access AMU ...",
      "FirstSentences" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces Breakpoints and watchpoints Effects of resets on debug registers External access ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for ...",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for r0p1 - ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "document_number" : "102226",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599472",
          "sysurihash" : "ñh3a4VYAsUðñCBIR",
          "urihash" : "ñh3a4VYAsUðñCBIR",
          "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599472,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151594000,
          "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c9b7f45f0b1fbf3a832b",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1649151593000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102226:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151593991348116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4734,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151413344,
          "syssize" : 4734,
          "sysdate" : 1649151593000,
          "haslayout" : "1",
          "topparent" : "4599472",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599472,
          "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151594000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102226/0002/?lang=en",
          "modified" : 1637663469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151593991348116,
          "uri" : "https://developer.arm.com/documentation/102226/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "VTdCF5NGExyVFYXR",
        "urihash" : "VTdCF5NGExyVFYXR",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "sysconcepts" : "registers ; Performance Monitors Common Event Identification ; cache data ; Power Control ; ID ; L1 ; AArch64 ; EL3 ; Model Feature ; location encoding ; Direct access ; Record Primary ; Removed PMMIR ; assignments figure",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599472,
        "parentitem" : "6193c9b7f45f0b1fbf3a832b",
        "concepts" : "registers ; Performance Monitors Common Event Identification ; cache data ; Power Control ; ID ; L1 ; AArch64 ; EL3 ; Model Feature ; location encoding ; Direct access ; Record Primary ; Removed PMMIR ; assignments figure",
        "documenttype" : "html",
        "isattachment" : "4599472",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152054000,
        "permanentid" : "e17cc116c828a62b9c7aba8fb2940122e48c6a6e439603aa76f6869f6700",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9bef45f0b1fbf3a851d",
        "transactionid" : 864327,
        "title" : "Revisions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649152054000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152054197332361,
        "sysisattachment" : "4599472",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599472,
        "size" : 4320,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 4320,
        "sysdate" : 1649152054000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/Appendices/Revisions/Revisions?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152054197332361,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for ...",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for r0p1 - ..."
    }, {
      "title" : "Watchpoint debug events",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "excerpt" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not ...",
      "firstSentences" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not generate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "document_number" : "102226",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599472",
          "sysurihash" : "ñh3a4VYAsUðñCBIR",
          "urihash" : "ñh3a4VYAsUðñCBIR",
          "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599472,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151594000,
          "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c9b7f45f0b1fbf3a832b",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1649151593000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102226:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151593991348116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4734,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151413344,
          "syssize" : 4734,
          "sysdate" : 1649151593000,
          "haslayout" : "1",
          "topparent" : "4599472",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599472,
          "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151594000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102226/0002/?lang=en",
          "modified" : 1637663469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151593991348116,
          "uri" : "https://developer.arm.com/documentation/102226/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Watchpoint debug events ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "NwQolGEh1XUBnTIE",
        "urihash" : "NwQolGEh1XUBnTIE",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "sysconcepts" : "watchpoint ; instructions ; Atomic CAS ; A78C core ; check ; IVAC ; ZVA ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599472,
        "parentitem" : "6193c9b7f45f0b1fbf3a832b",
        "concepts" : "watchpoint ; instructions ; Atomic CAS ; A78C core ; check ; IVAC ; ZVA ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4599472",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152054000,
        "permanentid" : "628889a2654864e0968b75cd47dac8a6c7564e6677f1b5af08318f1b8aa6",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9bbf45f0b1fbf3a8450",
        "transactionid" : 864327,
        "title" : "Watchpoint debug events ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649152054000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152054049131174,
        "sysisattachment" : "4599472",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599472,
        "size" : 478,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 478,
        "sysdate" : 1649152054000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152054049131174,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
        "syscollection" : "default"
      },
      "Title" : "Watchpoint debug events",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "Excerpt" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not ...",
      "FirstSentences" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not generate ..."
    } ],
    "totalNumberOfChildResults" : 496,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
      "document_number" : "102226",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4599472",
      "sysauthor" : "ARM",
      "sysurihash" : "MiLNUUxQTrP1dyQM",
      "urihash" : "MiLNUUxQTrP1dyQM",
      "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A78, Cortex-A78C",
      "systransactionid" : 864327,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4599472,
      "numberofpages" : 702,
      "sysconcepts" : "instructions ; registers ; configuration notes ; EL1 ; arm ; functional groups ; A78C cores ; Exception level ; interfaces ; trace unit ; Cortex ; Reference Manual Armv8 ; reset ; Advanced SIMD ; translations ; Architecture Reference Manual Armv8",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
      "attachmentparentid" : 4599472,
      "parentitem" : "6193c9b7f45f0b1fbf3a832b",
      "concepts" : "instructions ; registers ; configuration notes ; EL1 ; arm ; functional groups ; A78C cores ; Exception level ; interfaces ; trace unit ; Cortex ; Reference Manual Armv8 ; reset ; Advanced SIMD ; translations ; Architecture Reference Manual Armv8",
      "documenttype" : "pdf",
      "isattachment" : "4599472",
      "sysindexeddate" : 1649152057000,
      "permanentid" : "69c1609167c0cf8da04ce06d67e4b6709525097b0ac2902e45e43031fc88",
      "syslanguage" : [ "English" ],
      "itemid" : "6193c9bef45f0b1fbf3a85dd",
      "transactionid" : 864327,
      "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649152056000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102226:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649152056910695024,
      "sysisattachment" : "4599472",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4599472,
      "size" : 2837468,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151418800,
      "syssubject" : "This Technical Reference Manual is for the Cortex®-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2837468,
      "sysdate" : 1649152056000,
      "topparent" : "4599472",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4599472,
      "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5459,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649152057000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649152056910695024,
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "Excerpt" : "Date ... Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "FirstSentences" : "Arm® Cortex®-A78C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 102226_0002_03_en Arm® Cortex®-A78C Core Technical ..."
  }, {
    "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "excerpt" : "Non-Confidential ... Proprietary Notice ... Change ... First Release for r0p0 ... Internal release for r0p1 ... First release for r0p1 ... First release for r0p2 ... Second release for r0p2",
    "firstSentences" : "ARM1136JF-S and ARM1136J-S ... Revision: r1p5 Technical Reference Manual Copyright © 2002-2007, 2009 ARM Limited. All rights reserved. ARM DDI 0211K ii Date December 2002 February 2003 February 2003",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "iBZcEGsRtyFbphmC",
        "urihash" : "iBZcEGsRtyFbphmC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4451fd977155116aae3d",
        "transactionid" : 864322,
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757188944864,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2871,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359172,
        "syssize" : 2871,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 219,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757188944864,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "iBZcEGsRtyFbphmC",
        "urihash" : "iBZcEGsRtyFbphmC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4451fd977155116aae3d",
        "transactionid" : 864322,
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757188944864,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2871,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359172,
        "syssize" : 2871,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 219,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757188944864,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "RFE and SRS instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "excerpt" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively.",
      "firstSentences" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively. The RFE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "document_number" : "ddi0211",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510180",
          "sysurihash" : "iBZcEGsRtyFbphmC",
          "urihash" : "iBZcEGsRtyFbphmC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "systransactionid" : 864322,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1240093502000,
          "topparentid" : 3510180,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586381905000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151757000,
          "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e4451fd977155116aae3d",
          "transactionid" : 864322,
          "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0211:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151757188944864,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2871,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151359172,
          "syssize" : 2871,
          "sysdate" : 1649151757000,
          "haslayout" : "1",
          "topparent" : "3510180",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510180,
          "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
          "wordcount" : 219,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0211/k/?lang=en",
          "modified" : 1645013923000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151757188944864,
          "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "RFE and SRS instructions ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "WbtlsM0g9XcCeeij",
        "urihash" : "WbtlsM0g9XcCeeij",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "instructions ; memory cycles ; RFE ; exception ; timing behavior ; base register ; doubleword alignment ; latency",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3510180,
        "parentitem" : "5e8e4451fd977155116aae3d",
        "concepts" : "instructions ; memory cycles ; RFE ; exception ; timing behavior ; base register ; doubleword alignment ; latency",
        "documenttype" : "html",
        "isattachment" : "3510180",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "d7d4992e8f4464c5480b3b81083e5a4053c71ea23b21ca235f4cae5f1f28",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4456fd977155116ab054",
        "transactionid" : 864322,
        "title" : "RFE and SRS instructions ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757158985363,
        "sysisattachment" : "3510180",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510180,
        "size" : 912,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359110,
        "syssize" : 912,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757158985363,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
        "syscollection" : "default"
      },
      "Title" : "RFE and SRS instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "Excerpt" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively.",
      "FirstSentences" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively. The RFE ..."
    }, {
      "title" : "Reading coprocessor registers",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "excerpt" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ... ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 ...",
      "firstSentences" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 Ready\\r ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "document_number" : "ddi0211",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510180",
          "sysurihash" : "iBZcEGsRtyFbphmC",
          "urihash" : "iBZcEGsRtyFbphmC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "systransactionid" : 864322,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1240093502000,
          "topparentid" : 3510180,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586381905000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151757000,
          "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e4451fd977155116aae3d",
          "transactionid" : 864322,
          "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0211:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151757188944864,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2871,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151359172,
          "syssize" : 2871,
          "sysdate" : 1649151757000,
          "haslayout" : "1",
          "topparent" : "3510180",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510180,
          "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
          "wordcount" : 219,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0211/k/?lang=en",
          "modified" : 1645013923000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151757188944864,
          "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Reading coprocessor registers ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "AD4H9jpFXFEUgUmt",
        "urihash" : "AD4H9jpFXFEUgUmt",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "range R0 ; mode ARM ; standard sequence ; R14 ; instruction ; wait",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3510180,
        "parentitem" : "5e8e4451fd977155116aae3d",
        "concepts" : "range R0 ; mode ARM ; standard sequence ; R14 ; instruction ; wait",
        "documenttype" : "html",
        "isattachment" : "3510180",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "2428d555047bee66e817d2f4a2c39098698b02151d58e3b958c1ab1a4e01",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4456fd977155116ab028",
        "transactionid" : 864322,
        "title" : "Reading coprocessor registers ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757091837668,
        "sysisattachment" : "3510180",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510180,
        "size" : 429,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359080,
        "syssize" : 429,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757091837668,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
        "syscollection" : "default"
      },
      "Title" : "Reading coprocessor registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "Excerpt" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ... ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 ...",
      "FirstSentences" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 Ready\\r ..."
    } ],
    "totalNumberOfChildResults" : 572,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
      "document_number" : "ddi0211",
      "document_version" : "k",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3510180",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "fOM3sQ1g95Zz7Eðx",
      "urihash" : "fOM3sQ1g95Zz7Eðx",
      "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
      "keywords" : "ARM1136JF-S, ARM1136J-S, TRM, macrocell, \"ARM instruction\", Thumb, SIMD, \"virtual memory\", VMSA, MMU, VFP, \"Thumb instruction\"",
      "systransactionid" : 864322,
      "copyright" : "Copyright ©€2002-2007, 2009 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1240093502000,
      "topparentid" : 3510180,
      "numberofpages" : 840,
      "sysconcepts" : "instructions ; ARM1136JF ; registers ; shows ; arrangement ; caches ; unpredictability ; exceptions ; ARM Limited ; attempted accesses ; cores ; controls ; memory ; accesses ; translations ; watchpoints",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3510180,
      "parentitem" : "5e8e4451fd977155116aae3d",
      "concepts" : "instructions ; ARM1136JF ; registers ; shows ; arrangement ; caches ; unpredictability ; exceptions ; ARM Limited ; attempted accesses ; cores ; controls ; memory ; accesses ; translations ; watchpoints",
      "documenttype" : "pdf",
      "isattachment" : "3510180",
      "sysindexeddate" : 1649151771000,
      "permanentid" : "0a3c04cbf13501a433bb6ab0ce86f2a6964012ce84527b91b633567b71c8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e4457fd977155116ab118",
      "transactionid" : 864322,
      "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
      "subject" : "Technical Reference Manual for ARM1136JF-S and ARM1136J-S processors. The processors provide a  virtual memory system (VMSA) with caches and Instruction and Data Memory Management Units (MMUs). They support the ARM and Thumb instruction sets with SIMD DSP instructions, and implement Jazelle technology to provide direct execution of Java bytecodes. The JF-S processor includes A VFP unit. ",
      "date" : 1649151770000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0211:k:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151770913339552,
      "sysisattachment" : "3510180",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3510180,
      "size" : 5197173,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151365486,
      "syssubject" : "Technical Reference Manual for ARM1136JF-S and ARM1136J-S processors. The processors provide a  virtual memory system (VMSA) with caches and Instruction and Data Memory Management Units (MMUs). They support the ARM and Thumb instruction sets with SIMD DSP instructions, and implement Jazelle technology to provide direct execution of Java bytecodes. The JF-S processor includes A VFP unit. ",
      "syssize" : 5197173,
      "sysdate" : 1649151770000,
      "topparent" : "3510180",
      "author" : "ARM Limited",
      "label_version" : "r1p5",
      "systopparentid" : 3510180,
      "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
      "wordcount" : 5159,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151771000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151770913339552,
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "Excerpt" : "Non-Confidential ... Proprietary Notice ... Change ... First Release for r0p0 ... Internal release for r0p1 ... First release for r0p1 ... First release for r0p2 ... Second release for r0p2",
    "FirstSentences" : "ARM1136JF-S and ARM1136J-S ... Revision: r1p5 Technical Reference Manual Copyright © 2002-2007, 2009 ARM Limited. All rights reserved. ARM DDI 0211K ii Date December 2002 February 2003 February 2003"
  }, {
    "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "uri" : "https://developer.arm.com/documentation/100439/0102/en",
    "printableUri" : "https://developer.arm.com/documentation/100439/0102/en",
    "clickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
    "excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 LES-PRE-20349",
      "firstSentences" : "Arm® Cortex®-A65 Core Revision: r1p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 100439_0102_00_en Arm® Cortex®-A65 Core Technical ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
        "uri" : "https://developer.arm.com/documentation/100439/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/100439/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
        "excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
          "document_number" : "100439",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466782",
          "sysurihash" : "ð6alfCKtuALWSbW6",
          "urihash" : "ð6alfCKtuALWSbW6",
          "sysuri" : "https://developer.arm.com/documentation/100439/0102/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1585296445000,
          "topparentid" : 4466782,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612357869000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151596000,
          "permanentid" : "caf5c2861a31f903829027b11ab023a1d48a4d958de1bfb65ad03b59615f",
          "syslanguage" : [ "English" ],
          "itemid" : "601aa0edeee5236980d08d23",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
          "products" : [ "Cortex-A65" ],
          "date" : 1649151596000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100439:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151596301188902,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 234,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151437107,
          "syssize" : 234,
          "sysdate" : 1649151596000,
          "haslayout" : "1",
          "topparent" : "4466782",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466782,
          "content_description" : "This Technical Reference Manual is for the Cortex-A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151596000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100439/0102/?lang=en",
          "modified" : 1636365974000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151596301188902,
          "uri" : "https://developer.arm.com/documentation/100439/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
        "Uri" : "https://developer.arm.com/documentation/100439/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100439/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
        "Excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "100439",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466782",
        "sysauthor" : "ARM",
        "sysurihash" : "M5tlGcWcwcGqjx5L",
        "urihash" : "M5tlGcWcwcGqjx5L",
        "sysuri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A65",
        "systransactionid" : 864319,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1585296445000,
        "topparentid" : 4466782,
        "numberofpages" : 524,
        "sysconcepts" : "instructions ; registers ; A65 cores ; configuration notes ; interfacing ; functional groups ; assignments ; translations ; arm ; Advanced SIMD ; cores ; reset ; architecture profile ; Specification ETMv4 ; Exception levels ; EL1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "attachmentparentid" : 4466782,
        "parentitem" : "601aa0edeee5236980d08d23",
        "concepts" : "instructions ; registers ; A65 cores ; configuration notes ; interfacing ; functional groups ; assignments ; translations ; arm ; Advanced SIMD ; cores ; reset ; architecture profile ; Specification ETMv4 ; Exception levels ; EL1",
        "documenttype" : "pdf",
        "isattachment" : "4466782",
        "sysindexeddate" : 1649151596000,
        "permanentid" : "b2b99f64a90eacfc3a691e7be1c9a04c6ac82be68329cb7a7249d6f62b8a",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa0edeee5236980d08d25",
        "transactionid" : 864319,
        "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "subject" : "This Technical Reference Manual is for the Cortex®‑A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "date" : 1649151595000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100439:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151595566036548,
        "sysisattachment" : "4466782",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466782,
        "size" : 2168249,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151438371,
        "syssubject" : "This Technical Reference Manual is for the Cortex®‑A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "syssize" : 2168249,
        "sysdate" : 1649151595000,
        "topparent" : "4466782",
        "author" : "ARM",
        "label_version" : "r1p2",
        "systopparentid" : 4466782,
        "content_description" : "This Technical Reference Manual is for the Cortex-A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 4647,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151596000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151595566036548,
        "uri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "Excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 LES-PRE-20349",
      "FirstSentences" : "Arm® Cortex®-A65 Core Revision: r1p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 100439_0102_00_en Arm® Cortex®-A65 Core Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "document_number" : "100439",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466782",
      "sysurihash" : "ð6alfCKtuALWSbW6",
      "urihash" : "ð6alfCKtuALWSbW6",
      "sysuri" : "https://developer.arm.com/documentation/100439/0102/en",
      "systransactionid" : 864319,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1585296445000,
      "topparentid" : 4466782,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1612357869000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151596000,
      "permanentid" : "caf5c2861a31f903829027b11ab023a1d48a4d958de1bfb65ad03b59615f",
      "syslanguage" : [ "English" ],
      "itemid" : "601aa0edeee5236980d08d23",
      "transactionid" : 864319,
      "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "products" : [ "Cortex-A65" ],
      "date" : 1649151596000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100439:0102:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151596301188902,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 234,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151437107,
      "syssize" : 234,
      "sysdate" : 1649151596000,
      "haslayout" : "1",
      "topparent" : "4466782",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4466782,
      "content_description" : "This Technical Reference Manual is for the Cortex-A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151596000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100439/0102/?lang=en",
      "modified" : 1636365974000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151596301188902,
      "uri" : "https://developer.arm.com/documentation/100439/0102/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "Uri" : "https://developer.arm.com/documentation/100439/0102/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100439/0102/en",
    "ClickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
    "Excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ..."
  }, {
    "title" : "ARM9TDMI Coprocessor Interface",
    "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "excerpt" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ...",
    "firstSentences" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "E8zMGZñxPKv52ovU",
        "urihash" : "E8zMGZñxPKv52ovU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151410000,
        "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3056fd977155116a7e1b",
        "transactionid" : 864315,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649151410000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151410949183323,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1757,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 1757,
        "sysdate" : 1649151410000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151410000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151410949183323,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "About the coprocessor interface",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "excerpt" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. ... About the coprocessor interface Arm9",
      "firstSentences" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. Coprocessors determine the instructions they need to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0168",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496879",
          "sysurihash" : "E8zMGZñxPKv52ovU",
          "urihash" : "E8zMGZñxPKv52ovU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1191599714000,
          "topparentid" : 3496879,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376790000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151410000,
          "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3056fd977155116a7e1b",
          "transactionid" : 864315,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649151410000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0168:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151410949183323,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1757,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151246377,
          "syssize" : 1757,
          "sysdate" : 1649151410000,
          "haslayout" : "1",
          "topparent" : "3496879",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496879,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151410000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0168/a/?lang=en",
          "modified" : 1638974776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151410949183323,
          "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the coprocessor interface ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "NL2fðsEIYm713sYZ",
        "urihash" : "NL2fðsEIYm713sYZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
        "systransactionid" : 864318,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "coprocessors ; instructions ; pipeline follower ; ARM9TDMI ; ARM ; data buses ; clock phase ; DDIN",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3496879,
        "parentitem" : "5e8e3056fd977155116a7e1b",
        "concepts" : "coprocessors ; instructions ; pipeline follower ; ARM9TDMI ; ARM ; data buses ; clock phase ; DDIN",
        "documenttype" : "html",
        "isattachment" : "3496879",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151559000,
        "permanentid" : "2beab109a1621175c75159277c2cd9386f6c8a97eac4e48a3e2231440287",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3057fd977155116a7e37",
        "transactionid" : 864318,
        "title" : "About the coprocessor interface ",
        "products" : [ "Arm9" ],
        "date" : 1649151556000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151556850608465,
        "sysisattachment" : "3496879",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496879,
        "size" : 1212,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 1212,
        "sysdate" : 1649151556000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151559000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151556850608465,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "About the coprocessor interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "Excerpt" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. ... About the coprocessor interface Arm9",
      "FirstSentences" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. Coprocessors determine the instructions they need to ..."
    }, {
      "title" : "ARM9TDMI AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI ... ARM9TDMI AC Characteristics Arm9",
      "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI timing parameters. ARM9TDMI AC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0168",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496879",
          "sysurihash" : "E8zMGZñxPKv52ovU",
          "urihash" : "E8zMGZñxPKv52ovU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1191599714000,
          "topparentid" : 3496879,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376790000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151410000,
          "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3056fd977155116a7e1b",
          "transactionid" : 864315,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649151410000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0168:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151410949183323,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1757,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151246377,
          "syssize" : 1757,
          "sysdate" : 1649151410000,
          "haslayout" : "1",
          "topparent" : "3496879",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496879,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151410000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0168/a/?lang=en",
          "modified" : 1638974776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151410949183323,
          "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI AC Characteristics ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "4poañDe1PQnmYDjo",
        "urihash" : "4poañDe1PQnmYDjo",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "timing parameters ; AC Characteristics",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3496879,
        "parentitem" : "5e8e3056fd977155116a7e1b",
        "concepts" : "timing parameters ; AC Characteristics",
        "documenttype" : "html",
        "isattachment" : "3496879",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151413000,
        "permanentid" : "a0247adb3f25bb0486f24c6b63d0bfd975223510734143648575fd43dd38",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3057fd977155116a7e80",
        "transactionid" : 864315,
        "title" : "ARM9TDMI AC Characteristics ",
        "products" : [ "Arm9" ],
        "date" : 1649151413000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151413753436503,
        "sysisattachment" : "3496879",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496879,
        "size" : 203,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 203,
        "sysdate" : 1649151413000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151413000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151413753436503,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "Excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI ... ARM9TDMI AC Characteristics Arm9",
      "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI timing parameters. ARM9TDMI AC ..."
    }, {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "E8zMGZñxPKv52ovU",
        "urihash" : "E8zMGZñxPKv52ovU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151410000,
        "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3056fd977155116a7e1b",
        "transactionid" : 864315,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649151410000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151410949183323,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1757,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 1757,
        "sysdate" : 1649151410000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151410000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151410949183323,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 69,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM9TDMI Coprocessor Interface ",
      "document_number" : "ddi0168",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3496879",
      "sysurihash" : "ThqCE3upWXCðW81S",
      "urihash" : "ThqCE3upWXCðW81S",
      "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
      "systransactionid" : 864318,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1191599714000,
      "topparentid" : 3496879,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376790000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3496879,
      "parentitem" : "5e8e3056fd977155116a7e1b",
      "documenttype" : "html",
      "isattachment" : "3496879",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151561000,
      "permanentid" : "eefb832fa97dcb39ba7bf7cb7fd43658d87c3ebc9f29fa5315af7ff6ba61",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3057fd977155116a7e36",
      "transactionid" : 864318,
      "title" : "ARM9TDMI Coprocessor Interface ",
      "products" : [ "Arm9" ],
      "date" : 1649151561000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0168:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151561857438829,
      "sysisattachment" : "3496879",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3496879,
      "size" : 317,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151246377,
      "syssize" : 317,
      "sysdate" : 1649151561000,
      "haslayout" : "1",
      "topparent" : "3496879",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3496879,
      "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
      "wordcount" : 27,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151561000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
      "modified" : 1638974776000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151561857438829,
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI Coprocessor Interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "Excerpt" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ...",
    "FirstSentences" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ..."
  }, {
    "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... Copyright © [2013-2015], ARM Limited or its affiliates. All rights reserved. ... 3 Contents",
    "firstSentences" : "ARM® CoreLink™ TZC-400 TrustZone® Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM 100325_0001_02_en ARM® CoreLink™ TZC-400 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "LyNdipOðUoZSñfBQ",
        "urihash" : "LyNdipOðUoZSñfBQ",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151548000,
        "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e8617d5",
        "transactionid" : 864317,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151548054210142,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4433,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234990,
        "syssize" : 4433,
        "sysdate" : 1649151548000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151548054210142,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "LyNdipOðUoZSñfBQ",
        "urihash" : "LyNdipOðUoZSñfBQ",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151548000,
        "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e8617d5",
        "transactionid" : 864317,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151548054210142,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4433,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234990,
        "syssize" : 4433,
        "sysdate" : 1649151548000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151548054210142,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "ACE-Lite signals",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "excerpt" : "ARLEN<p><x>[7:0] Master Read burst length. ... ARQOS<p><x>[3:0] Master Read QoS. ARREGION<p><x>[3:0] Master Read address region. ARDOMAIN<p><x>[1:0] Master Read domain.",
      "firstSentences" : "ACE-Lite signals You can find the ACE-Lite signals. In this table, is either S for slave interface signals or M for master interface signals, and is the filter unit number. For more information on ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "100325",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448920",
          "sysurihash" : "LyNdipOðUoZSñfBQ",
          "urihash" : "LyNdipOðUoZSñfBQ",
          "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
          "systransactionid" : 864317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1443448142000,
          "topparentid" : 3448920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585305755000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151548000,
          "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd89ba3736a0d2e8617d5",
          "transactionid" : 864317,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Controllers" ],
          "date" : 1649151548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100325:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151548054210142,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4433,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151234990,
          "syssize" : 4433,
          "sysdate" : 1649151548000,
          "haslayout" : "1",
          "topparent" : "3448920",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448920,
          "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100325/0001/?lang=en",
          "modified" : 1636124800000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151548054210142,
          "uri" : "https://developer.arm.com/documentation/100325/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACE-Lite signals ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "gM8fSkK9wlxkA9M8",
        "urihash" : "gM8fSkK9wlxkA9M8",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "signals ; master ; ID ; slave ; ADDR ; Protocol Specification ; filter unit ; RDATA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "attachmentparentid" : 3448920,
        "parentitem" : "5e7dd89ba3736a0d2e8617d5",
        "concepts" : "signals ; master ; ID ; slave ; ADDR ; Protocol Specification ; filter unit ; RDATA",
        "documenttype" : "html",
        "isattachment" : "3448920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151548000,
        "permanentid" : "12cd21b3809415a0401da01b615a4e3a97c69406206637c65ff3d5261875",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e861822",
        "transactionid" : 864317,
        "title" : "ACE-Lite signals ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151548018221752,
        "sysisattachment" : "3448920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448920,
        "size" : 3472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234928,
        "syssize" : 3472,
        "sysdate" : 1649151548000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151548018221752,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
        "syscollection" : "default"
      },
      "Title" : "ACE-Lite signals",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "Excerpt" : "ARLEN<p><x>[7:0] Master Read burst length. ... ARQOS<p><x>[3:0] Master Read QoS. ARREGION<p><x>[3:0] Master Read address region. ARDOMAIN<p><x>[1:0] Master Read domain.",
      "FirstSentences" : "ACE-Lite signals You can find the ACE-Lite signals. In this table, is either S for slave interface signals or M for master interface signals, and is the filter unit number. For more information on ..."
    }, {
      "title" : "Region top address high register",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "excerpt" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose ...",
      "firstSentences" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose Controls ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "100325",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448920",
          "sysurihash" : "LyNdipOðUoZSñfBQ",
          "urihash" : "LyNdipOðUoZSñfBQ",
          "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
          "systransactionid" : 864317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1443448142000,
          "topparentid" : 3448920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585305755000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151548000,
          "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd89ba3736a0d2e8617d5",
          "transactionid" : 864317,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Controllers" ],
          "date" : 1649151548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100325:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151548054210142,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4433,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151234990,
          "syssize" : 4433,
          "sysdate" : 1649151548000,
          "haslayout" : "1",
          "topparent" : "3448920",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448920,
          "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100325/0001/?lang=en",
          "modified" : 1636124800000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151548054210142,
          "uri" : "https://developer.arm.com/documentation/100325/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Region top address high register ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "BQ0qrQmYvujrskah",
        "urihash" : "BQ0qrQmYvujrskah",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "high register ; usage constraints ; 0xFFFFFFFF ; configurations ; see note ; assignments ; AXI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "attachmentparentid" : 3448920,
        "parentitem" : "5e7dd89ba3736a0d2e8617d5",
        "concepts" : "high register ; usage constraints ; 0xFFFFFFFF ; configurations ; see note ; assignments ; AXI",
        "documenttype" : "html",
        "isattachment" : "3448920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151547000,
        "permanentid" : "a8809b1e8c1e6898293c0bca888df19683b42079b1152a6b5cbb6495d95e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e86180f",
        "transactionid" : 864317,
        "title" : "Region top address high register ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151547000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151547985025046,
        "sysisattachment" : "3448920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448920,
        "size" : 1192,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234928,
        "syssize" : 1192,
        "sysdate" : 1649151547000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151547000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151547985025046,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
        "syscollection" : "default"
      },
      "Title" : "Region top address high register",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "Excerpt" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose ...",
      "FirstSentences" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose Controls ..."
    } ],
    "totalNumberOfChildResults" : 79,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "document_number" : "100325",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3448920",
      "sysauthor" : "ARM",
      "sysurihash" : "m7ZoIs52yYQpLNjF",
      "urihash" : "m7ZoIs52yYQpLNjF",
      "sysuri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
      "keywords" : "Controllers, CoreLink 400, TrustZone, AMBA",
      "systransactionid" : 864317,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1443448142000,
      "topparentid" : 3448920,
      "numberofpages" : 80,
      "sysconcepts" : "filter units ; transactions ; accesses ; functionality ; fast path ; Related references ; gate keeper ; usage constraints ; assignments ; acceptance capability ; AXI low-power ; clocks ; virtual networks ; slave interfaces ; security ; reads",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
      "attachmentparentid" : 3448920,
      "parentitem" : "5e7dd89ba3736a0d2e8617d5",
      "concepts" : "filter units ; transactions ; accesses ; functionality ; fast path ; Related references ; gate keeper ; usage constraints ; assignments ; acceptance capability ; AXI low-power ; clocks ; virtual networks ; slave interfaces ; security ; reads",
      "documenttype" : "pdf",
      "isattachment" : "3448920",
      "sysindexeddate" : 1649151548000,
      "permanentid" : "7fe9c73cb917c7ca833f3ccbe53a687c13c2a23eca52facdde954a7dbee8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd89ba3736a0d2e86184a",
      "transactionid" : 864317,
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "date" : 1649151548000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100325:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151548850382977,
      "sysisattachment" : "3448920",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3448920,
      "size" : 652227,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151236618,
      "syssubject" : "This book is for the ARM® CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "syssize" : 652227,
      "sysdate" : 1649151548000,
      "topparent" : "3448920",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 3448920,
      "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "wordcount" : 1656,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151548000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151548850382977,
      "uri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... Copyright © [2013-2015], ARM Limited or its affiliates. All rights reserved. ... 3 Contents",
    "FirstSentences" : "ARM® CoreLink™ TZC-400 TrustZone® Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM 100325_0001_02_en ARM® CoreLink™ TZC-400 ..."
  }, {
    "title" : "AXI master interface",
    "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "excerpt" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory ... The AXI master interface has the following properties: all transfers are the full width of ...",
    "firstSentences" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory interface used in ETB and ETF configurations. The AXI master interface has the following ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "4kBQCQj0dMm2Nyz4",
        "urihash" : "4kBQCQj0dMm2Nyz4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d80daa596235e7aa59",
        "transactionid" : 864315,
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396936773091,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025734,
        "syssize" : 1881,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396936773091,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "4kBQCQj0dMm2Nyz4",
        "urihash" : "4kBQCQj0dMm2Nyz4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d80daa596235e7aa59",
        "transactionid" : 864315,
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396936773091,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025734,
        "syssize" : 1881,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396936773091,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Features of TMC",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "excerpt" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table ... Features of TMC Trace Memory Controller",
      "firstSentences" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table Buffer drain over ATB Synchronization request AXI ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0461",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3536450",
          "sysurihash" : "4kBQCQj0dMm2Nyz4",
          "urihash" : "4kBQCQj0dMm2Nyz4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915912000,
          "topparentid" : 3536450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594908888000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151396000,
          "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1060d80daa596235e7aa59",
          "transactionid" : 864315,
          "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "products" : [ "Trace Memory Controller" ],
          "date" : 1649151396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0461:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151396936773091,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151025734,
          "syssize" : 1881,
          "sysdate" : 1649151396000,
          "haslayout" : "1",
          "topparent" : "3536450",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3536450,
          "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0461/b/?lang=en",
          "modified" : 1639132260000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151396936773091,
          "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Features of TMC ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "NO8SpuNmvapy5W9M",
        "urihash" : "NO8SpuNmvapy5W9M",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "features ; Integration registers ; CTI Scatter-gather ; Backward-compatible Connections ; Buffer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "attachmentparentid" : 3536450,
        "parentitem" : "5f1060d80daa596235e7aa59",
        "concepts" : "features ; Integration registers ; CTI Scatter-gather ; Backward-compatible Connections ; Buffer",
        "documenttype" : "html",
        "isattachment" : "3536450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "fee277db22e261c5d9f4f11c0b88c0b91ce6fef7046dfb0b577174b302a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d90daa596235e7aa93",
        "transactionid" : 864315,
        "title" : "Features of TMC ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396907507738,
        "sysisattachment" : "3536450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3536450,
        "size" : 274,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025703,
        "syssize" : 274,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/Introduction/Features-of-TMC?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396907507738,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
        "syscollection" : "default"
      },
      "Title" : "Features of TMC",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "Excerpt" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table ... Features of TMC Trace Memory Controller",
      "FirstSentences" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table Buffer drain over ATB Synchronization request AXI ..."
    }, {
      "title" : "APB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "excerpt" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller",
      "firstSentences" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0461",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3536450",
          "sysurihash" : "4kBQCQj0dMm2Nyz4",
          "urihash" : "4kBQCQj0dMm2Nyz4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915912000,
          "topparentid" : 3536450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594908888000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151396000,
          "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1060d80daa596235e7aa59",
          "transactionid" : 864315,
          "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "products" : [ "Trace Memory Controller" ],
          "date" : 1649151396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0461:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151396936773091,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151025734,
          "syssize" : 1881,
          "sysdate" : 1649151396000,
          "haslayout" : "1",
          "topparent" : "3536450",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3536450,
          "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0461/b/?lang=en",
          "modified" : 1639132260000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151396936773091,
          "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB slave interface ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "Uov4tT4ATVcwtbXT",
        "urihash" : "Uov4tT4ATVcwtbXT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "slave interface ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "attachmentparentid" : 3536450,
        "parentitem" : "5f1060d80daa596235e7aa59",
        "concepts" : "slave interface ; registers",
        "documenttype" : "html",
        "isattachment" : "3536450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "89981b12b1ba0c4c3bfc42407ea6d70c864ded0aaa01d5edf31a0efde1d4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d90daa596235e7aab4",
        "transactionid" : 864315,
        "title" : "APB slave interface ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396879299243,
        "sysisattachment" : "3536450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3536450,
        "size" : 127,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025734,
        "syssize" : 127,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396879299243,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "APB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "Excerpt" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller",
      "FirstSentences" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller"
    } ],
    "totalNumberOfChildResults" : 139,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AXI master interface ",
      "document_number" : "ddi0461",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3536450",
      "sysurihash" : "G1hwCFyiur8nrYjb",
      "urihash" : "G1hwCFyiur8nrYjb",
      "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
      "systransactionid" : 864315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1293915912000,
      "topparentid" : 3536450,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594908888000,
      "sysconcepts" : "master interface ; bursts ; transfers ; configurations ; error condition ; data bus ; debugger ; transactions ; outstanding",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
      "attachmentparentid" : 3536450,
      "parentitem" : "5f1060d80daa596235e7aa59",
      "concepts" : "master interface ; bursts ; transfers ; configurations ; error condition ; data bus ; debugger ; transactions ; outstanding",
      "documenttype" : "html",
      "isattachment" : "3536450",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151396000,
      "permanentid" : "f29611a932fb90a6b81370334eb89449b7cea3a30a3885183421b3d29fc8",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1060d90daa596235e7aaa5",
      "transactionid" : 864315,
      "title" : "AXI master interface ",
      "products" : [ "Trace Memory Controller" ],
      "date" : 1649151396000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0461:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151396972417831,
      "sysisattachment" : "3536450",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3536450,
      "size" : 831,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151025734,
      "syssize" : 831,
      "sysdate" : 1649151396000,
      "haslayout" : "1",
      "topparent" : "3536450",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3536450,
      "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
      "wordcount" : 80,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151396000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
      "modified" : 1639132260000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151396972417831,
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
      "syscollection" : "default"
    },
    "Title" : "AXI master interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "Excerpt" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory ... The AXI master interface has the following properties: all transfers are the full width of ...",
    "FirstSentences" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory interface used in ETB and ETF configurations. The AXI master interface has the following ..."
  }, {
    "title" : "About the Cortex-A7 FPU",
    "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "excerpt" : "It provides conversions between 16-bit, 32-bit, and 64-bit floating-point formats and ARM integer word ... ARMv7 deprecates the use of VFP vector mode. ... About the Cortex-A7 FPU Cortex-A7",
    "firstSentences" : "About the Cortex-A7 FPU The Cortex-A7 FPU is a VFPv4-D16 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. The Cortex-A7 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysurihash" : "LtnIJ79b8uoP2xYU",
        "urihash" : "LtnIJ79b8uoP2xYU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "systransactionid" : 864309,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586431941000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151107000,
        "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b580",
        "transactionid" : 864309,
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649151107000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151107930027074,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2064,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151005310,
        "syssize" : 2064,
        "sysdate" : 1649151107000,
        "haslayout" : "1",
        "topparent" : "4866132",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151107000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0463/f/?lang=en",
        "modified" : 1639132486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151107930027074,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Applications",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "excerpt" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: ... Games machines for three-dimensional graphics and digital audio.",
      "firstSentences" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: Personal digital assistants and smartphones for graphics, voice compression ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0463",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4866132",
          "sysurihash" : "LtnIJ79b8uoP2xYU",
          "urihash" : "LtnIJ79b8uoP2xYU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "systransactionid" : 864309,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1368311588000,
          "topparentid" : 4866132,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586431941000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151107000,
          "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f07c588295d1e18d3b580",
          "transactionid" : 864309,
          "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1649151107000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0463:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151107930027074,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2064,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151005310,
          "syssize" : 2064,
          "sysdate" : 1649151107000,
          "haslayout" : "1",
          "topparent" : "4866132",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4866132,
          "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151107000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0463/f/?lang=en",
          "modified" : 1639132486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151107930027074,
          "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Applications ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysurihash" : "6DnxJWðEXGYL7gB9",
        "urihash" : "6DnxJWðEXGYL7gB9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586431941000,
        "sysconcepts" : "digital audio ; user interfaces ; applications ; graphics ; power train ; engine management ; color rendering ; MultiFunction Peripheral ; Java interpretation ; voice compression",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4866132,
        "parentitem" : "5e8f07c588295d1e18d3b580",
        "concepts" : "digital audio ; user interfaces ; applications ; graphics ; power train ; engine management ; color rendering ; MultiFunction Peripheral ; Java interpretation ; voice compression",
        "documenttype" : "html",
        "isattachment" : "4866132",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151383000,
        "permanentid" : "9626054a262bd171ed83c2f70d24a85d781b42b39114bd3ec4133e037d68",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b58f",
        "transactionid" : 864315,
        "title" : "Applications ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649151383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151383598425874,
        "sysisattachment" : "4866132",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4866132,
        "size" : 636,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151005310,
        "syssize" : 636,
        "sysdate" : 1649151383000,
        "haslayout" : "1",
        "topparent" : "4866132",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0463/f/introduction/applications?lang=en",
        "modified" : 1639132486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151383598425874,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
        "syscollection" : "default"
      },
      "Title" : "Applications",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "Excerpt" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: ... Games machines for three-dimensional graphics and digital audio.",
      "FirstSentences" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: Personal digital assistants and smartphones for graphics, voice compression ..."
    }, {
      "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "excerpt" : "The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.2",
      "firstSentences" : "Cortex-A7 Floating-Point Unit Revision: r0p5 Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0463F (ID051113) ARM DDI 0463F ID051113 Cortex-A7 Floating-Point Unit",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0463",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4866132",
          "sysurihash" : "LtnIJ79b8uoP2xYU",
          "urihash" : "LtnIJ79b8uoP2xYU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "systransactionid" : 864309,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1368311588000,
          "topparentid" : 4866132,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586431941000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151107000,
          "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f07c588295d1e18d3b580",
          "transactionid" : 864309,
          "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1649151107000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0463:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151107930027074,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2064,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151005310,
          "syssize" : 2064,
          "sysdate" : 1649151107000,
          "haslayout" : "1",
          "topparent" : "4866132",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4866132,
          "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151107000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0463/f/?lang=en",
          "modified" : 1639132486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151107930027074,
          "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "H4nJojYtgmha605R",
        "urihash" : "H4nJojYtgmha605R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
        "keywords" : "Cortex-A",
        "systransactionid" : 864310,
        "copyright" : "Copyright ©€2012-2013 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "numberofpages" : 25,
        "sysconcepts" : "books ; A7 FPU ; ARM ; documentation ; Undefined instructions ; vector operation ; digital audio ; floating-point formats ; programmers model ; third parties ; publications ; applications ; conversions ; double-precision ; single-precision ; Adobe Acrobat",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4866132,
        "parentitem" : "5e8f07c588295d1e18d3b580",
        "concepts" : "books ; A7 FPU ; ARM ; documentation ; Undefined instructions ; vector operation ; digital audio ; floating-point formats ; programmers model ; third parties ; publications ; applications ; conversions ; double-precision ; single-precision ; Adobe Acrobat",
        "documenttype" : "pdf",
        "isattachment" : "4866132",
        "sysindexeddate" : 1649151141000,
        "permanentid" : "ab6b7fd4e0574c2a1e9031cdc35c142f985b5b237d9eec761c2f8c85891d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b59f",
        "transactionid" : 864310,
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "subject" : "The FPU is a VFPv4 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. This book is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the FPU. ",
        "date" : 1649151141000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151141581939258,
        "sysisattachment" : "4866132",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4866132,
        "size" : 329767,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151007025,
        "syssubject" : "The FPU is a VFPv4 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. This book is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the FPU. ",
        "syssize" : 329767,
        "sysdate" : 1649151141000,
        "topparent" : "4866132",
        "author" : "ARM Limited",
        "label_version" : "r0p5",
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 819,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151141000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151141581939258,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "Excerpt" : "The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.2",
      "FirstSentences" : "Cortex-A7 Floating-Point Unit Revision: r0p5 Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0463F (ID051113) ARM DDI 0463F ID051113 Cortex-A7 Floating-Point Unit"
    }, {
      "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysurihash" : "LtnIJ79b8uoP2xYU",
        "urihash" : "LtnIJ79b8uoP2xYU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "systransactionid" : 864309,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586431941000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151107000,
        "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b580",
        "transactionid" : 864309,
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649151107000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151107930027074,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2064,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151005310,
        "syssize" : 2064,
        "sysdate" : 1649151107000,
        "haslayout" : "1",
        "topparent" : "4866132",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151107000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0463/f/?lang=en",
        "modified" : 1639132486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151107930027074,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the Cortex-A7 FPU ",
      "document_number" : "ddi0463",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4866132",
      "sysurihash" : "ojda4ImJoA7tQBRT",
      "urihash" : "ojda4ImJoA7tQBRT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
      "systransactionid" : 864315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1368311588000,
      "topparentid" : 4866132,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586431941000,
      "sysconcepts" : "conversions ; floating-point ; A7 FPU ; ARM VFPv4 ; Cortex ; formats ; architecture ; high-level language ; integer word ; square root ; fast execution ; denormalized data ; double-precision ; single-precision ; half-precision",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
      "attachmentparentid" : 4866132,
      "parentitem" : "5e8f07c588295d1e18d3b580",
      "concepts" : "conversions ; floating-point ; A7 FPU ; ARM VFPv4 ; Cortex ; formats ; architecture ; high-level language ; integer word ; square root ; fast execution ; denormalized data ; double-precision ; single-precision ; half-precision",
      "documenttype" : "html",
      "isattachment" : "4866132",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151383000,
      "permanentid" : "8c1c9415e5b9442ec4d026c0d2db49dfc52de79087bdf5cb4428c97eae32",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f07c588295d1e18d3b58e",
      "transactionid" : 864315,
      "title" : "About the Cortex-A7 FPU ",
      "products" : [ "Cortex-A7" ],
      "date" : 1649151383000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0463:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151383676732673,
      "sysisattachment" : "4866132",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4866132,
      "size" : 1664,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151005310,
      "syssize" : 1664,
      "sysdate" : 1649151383000,
      "haslayout" : "1",
      "topparent" : "4866132",
      "label_version" : "r0p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4866132,
      "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
      "wordcount" : 110,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151383000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
      "modified" : 1639132486000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151383676732673,
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
      "syscollection" : "default"
    },
    "Title" : "About the Cortex-A7 FPU",
    "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "Excerpt" : "It provides conversions between 16-bit, 32-bit, and 64-bit floating-point formats and ARM integer word ... ARMv7 deprecates the use of VFP vector mode. ... About the Cortex-A7 FPU Cortex-A7",
    "FirstSentences" : "About the Cortex-A7 FPU The Cortex-A7 FPU is a VFPv4-D16 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. The Cortex-A7 ..."
  }, {
    "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
    "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
    "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2358,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Memory bank select",
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "excerpt" : "Memory bank select Eight memory banks are supported. ... Note If you use flash memory that requires instruction writes, you must take care to ... Memory bank select Static Memory Controllers",
      "firstSentences" : "Memory bank select Eight memory banks are supported. A pair of chip selects are available for each bank, one active LOW and one active HIGH. You only have to bond out one of these as required for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "document_number" : "ddi0236",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477100",
          "sysurihash" : "ncmdlI4OLvCt5ZLA",
          "urihash" : "ncmdlI4OLvCt5ZLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957792000,
          "topparentid" : 3477100,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369705000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151381000,
          "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e14a988295d1e18d34e8a",
          "transactionid" : 864315,
          "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649151381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0236:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151381033056586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2293,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150979268,
          "syssize" : 2293,
          "sysdate" : 1649151381000,
          "haslayout" : "1",
          "topparent" : "3477100",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477100,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0236/h/?lang=en",
          "modified" : 1638976951000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151381033056586,
          "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory bank select ",
        "document_number" : "ddi0236",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477100",
        "sysurihash" : "v7UPanhdv3FdzsAf",
        "urihash" : "v7UPanhdv3FdzsAf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957792000,
        "topparentid" : 3477100,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369705000,
        "sysconcepts" : "memory banks ; selecting ; lists ; separate HSEL ; pair of chip ; take ; instruction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3477100,
        "parentitem" : "5e8e14a988295d1e18d34e8a",
        "concepts" : "memory banks ; selecting ; lists ; separate HSEL ; pair of chip ; take ; instruction",
        "documenttype" : "html",
        "isattachment" : "3477100",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151380000,
        "permanentid" : "0be9e19d50fabafc6190b355ac96a7e5b1d496f0e051eac1c79ba7987d80",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e14aa88295d1e18d34ea3",
        "transactionid" : 864315,
        "title" : "Memory bank select ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649151380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0236:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151380950777206,
        "sysisattachment" : "3477100",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477100,
        "size" : 2089,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150979236,
        "syssize" : 2089,
        "sysdate" : 1649151380000,
        "haslayout" : "1",
        "topparent" : "3477100",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477100,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
        "modified" : 1638976951000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151380950777206,
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
        "syscollection" : "default"
      },
      "Title" : "Memory bank select",
      "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "Excerpt" : "Memory bank select Eight memory banks are supported. ... Note If you use flash memory that requires instruction writes, you must take care to ... Memory bank select Static Memory Controllers",
      "FirstSentences" : "Memory bank select Eight memory banks are supported. A pair of chip selects are available for each bank, one active LOW and one active HIGH. You only have to bond out one of these as required for ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave interface ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "document_number" : "ddi0236",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477100",
          "sysurihash" : "ncmdlI4OLvCt5ZLA",
          "urihash" : "ncmdlI4OLvCt5ZLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957792000,
          "topparentid" : 3477100,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369705000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151381000,
          "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e14a988295d1e18d34e8a",
          "transactionid" : 864315,
          "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649151381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0236:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151381033056586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2293,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150979268,
          "syssize" : 2293,
          "sysdate" : 1649151381000,
          "haslayout" : "1",
          "topparent" : "3477100",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477100,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0236/h/?lang=en",
          "modified" : 1638976951000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151381033056586,
          "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0236",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477100",
        "sysurihash" : "A55eiðTZ1rgVsdKñ",
        "urihash" : "A55eiðTZ1rgVsdKñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957792000,
        "topparentid" : 3477100,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369705000,
        "sysconcepts" : "interface ; System-on-chip design ; EBI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3477100,
        "parentitem" : "5e8e14a988295d1e18d34e8a",
        "concepts" : "interface ; System-on-chip design ; EBI",
        "documenttype" : "html",
        "isattachment" : "3477100",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151380000,
        "permanentid" : "5b091268904f00b4324d0903d2f2e51d7dae53d66db7827782aa4733893a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e14aa88295d1e18d34e9e",
        "transactionid" : 864315,
        "title" : "Functional Overview ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649151380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0236:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151380848257865,
        "sysisattachment" : "3477100",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477100,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150979268,
        "syssize" : 326,
        "sysdate" : 1649151380000,
        "haslayout" : "1",
        "topparent" : "3477100",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477100,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0236/h/functional-overview?lang=en",
        "modified" : 1638976951000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151380848257865,
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave interface ..."
    }, {
      "title" : "Synchronous static memory write control",
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "excerpt" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. ... Figure 2.22.",
      "firstSentences" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. This behavior is enabled by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2358,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "document_number" : "ddi0236",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477100",
          "sysurihash" : "ncmdlI4OLvCt5ZLA",
          "urihash" : "ncmdlI4OLvCt5ZLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957792000,
          "topparentid" : 3477100,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369705000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151381000,
          "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e14a988295d1e18d34e8a",
          "transactionid" : 864315,
          "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649151381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0236:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151381033056586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2293,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150979268,
          "syssize" : 2293,
          "sysdate" : 1649151381000,
          "haslayout" : "1",
          "topparent" : "3477100",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477100,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0236/h/?lang=en",
          "modified" : 1638976951000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151381033056586,
          "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronous static memory write control ",
        "document_number" : "ddi0236",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477100",
        "sysurihash" : "DozKllOIZf3xiaEA",
        "urihash" : "DozKllOIZf3xiaEA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957792000,
        "topparentid" : 3477100,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369705000,
        "sysconcepts" : "control ; burst ; AddrValidWriteEn ; shows ; SMDATA bus ; wait state ; one-cycle pulse ; static memory ; start of the transfer ; SyncEnWrite ; BurstLenWrite ; SyncWriteDev",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3477100,
        "parentitem" : "5e8e14a988295d1e18d34e8a",
        "concepts" : "control ; burst ; AddrValidWriteEn ; shows ; SMDATA bus ; wait state ; one-cycle pulse ; static memory ; start of the transfer ; SyncEnWrite ; BurstLenWrite ; SyncWriteDev",
        "documenttype" : "html",
        "isattachment" : "3477100",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151380000,
        "permanentid" : "2f9fa32faa5bef6ad8f4e789a733eb71acfdc9bef6511013dd48d3e38325",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e14aa88295d1e18d34eaa",
        "transactionid" : 864315,
        "title" : "Synchronous static memory write control ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649151380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0236:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151380806959338,
        "sysisattachment" : "3477100",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477100,
        "size" : 1040,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150979236,
        "syssize" : 1040,
        "sysdate" : 1649151380000,
        "haslayout" : "1",
        "topparent" : "3477100",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477100,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
        "modified" : 1638976951000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151380806959338,
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
        "syscollection" : "default"
      },
      "Title" : "Synchronous static memory write control",
      "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "Excerpt" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. ... Figure 2.22.",
      "FirstSentences" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. This behavior is enabled by ..."
    } ],
    "totalNumberOfChildResults" : 77,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
      "document_number" : "ddi0236",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3477100",
      "sysurihash" : "ncmdlI4OLvCt5ZLA",
      "urihash" : "ncmdlI4OLvCt5ZLA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
      "systransactionid" : 864315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1159957792000,
      "topparentid" : 3477100,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369705000,
      "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151381000,
      "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e14a988295d1e18d34e8a",
      "transactionid" : 864315,
      "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
      "products" : [ "Static Memory Controllers" ],
      "date" : 1649151381000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0236:h:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151381033056586,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2293,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150979268,
      "syssize" : 2293,
      "sysdate" : 1649151381000,
      "haslayout" : "1",
      "topparent" : "3477100",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3477100,
      "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
      "wordcount" : 169,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151381000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0236/h/?lang=en",
      "modified" : 1638976951000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151381033056586,
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
    "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
    "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
  } ]
}