module top
#(parameter param123 = (&(((-((8'ha7) ~^ (8'hb4))) - (((7'h40) == (8'ha1)) >> ((8'ha4) ? (8'haf) : (8'ha7)))) ? ((8'ha1) != (^((8'had) ? (8'hab) : (8'ha5)))) : (^~{(~(8'hbc))}))), 
parameter param124 = {(!((8'had) ? (param123 ? (-(8'ha9)) : (+(8'hb0))) : ((~^param123) - param123))), param123})
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h2f5):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire0;
  input wire [(2'h2):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire signed [(4'h9):(1'h0)] wire3;
  input wire [(5'h14):(1'h0)] wire4;
  wire [(4'hd):(1'h0)] wire112;
  wire signed [(5'h11):(1'h0)] wire111;
  wire signed [(2'h2):(1'h0)] wire110;
  wire [(4'hb):(1'h0)] wire107;
  wire [(4'he):(1'h0)] wire106;
  wire signed [(2'h3):(1'h0)] wire5;
  wire signed [(3'h6):(1'h0)] wire21;
  wire signed [(5'h10):(1'h0)] wire22;
  wire [(5'h12):(1'h0)] wire23;
  wire signed [(5'h11):(1'h0)] wire24;
  wire signed [(4'hf):(1'h0)] wire25;
  wire [(3'h5):(1'h0)] wire26;
  wire [(5'h12):(1'h0)] wire91;
  reg signed [(4'he):(1'h0)] reg122 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg121 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg120 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg119 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg118 = (1'h0);
  reg [(4'h9):(1'h0)] reg117 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg116 = (1'h0);
  reg [(5'h11):(1'h0)] reg115 = (1'h0);
  reg [(4'hf):(1'h0)] reg114 = (1'h0);
  reg [(4'he):(1'h0)] reg113 = (1'h0);
  reg signed [(4'he):(1'h0)] reg109 = (1'h0);
  reg [(3'h7):(1'h0)] reg108 = (1'h0);
  reg [(5'h15):(1'h0)] reg105 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg104 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg103 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg102 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg101 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg100 = (1'h0);
  reg [(4'h8):(1'h0)] reg99 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg98 = (1'h0);
  reg [(4'he):(1'h0)] reg97 = (1'h0);
  reg [(4'hc):(1'h0)] reg96 = (1'h0);
  reg [(4'h9):(1'h0)] reg95 = (1'h0);
  reg [(4'hd):(1'h0)] reg94 = (1'h0);
  reg [(3'h6):(1'h0)] reg93 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg6 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg7 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg8 = (1'h0);
  reg [(4'hb):(1'h0)] reg9 = (1'h0);
  reg [(5'h15):(1'h0)] reg10 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg11 = (1'h0);
  reg [(5'h10):(1'h0)] reg12 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg13 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg14 = (1'h0);
  reg [(3'h6):(1'h0)] reg15 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg16 = (1'h0);
  reg [(5'h12):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg18 = (1'h0);
  reg [(4'hc):(1'h0)] reg19 = (1'h0);
  reg signed [(4'he):(1'h0)] reg20 = (1'h0);
  reg [(2'h2):(1'h0)] reg27 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg28 = (1'h0);
  reg [(5'h14):(1'h0)] reg29 = (1'h0);
  reg signed [(4'he):(1'h0)] reg30 = (1'h0);
  reg [(4'hd):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg32 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg33 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg34 = (1'h0);
  reg [(2'h2):(1'h0)] reg35 = (1'h0);
  assign y = {wire112,
                 wire111,
                 wire110,
                 wire107,
                 wire106,
                 wire5,
                 wire21,
                 wire22,
                 wire23,
                 wire24,
                 wire25,
                 wire26,
                 wire91,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg109,
                 reg108,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg6,
                 reg7,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg20,
                 reg27,
                 reg28,
                 reg29,
                 reg30,
                 reg31,
                 reg32,
                 reg33,
                 reg34,
                 reg35,
                 (1'h0)};
  assign wire5 = (((+$signed(wire0[(1'h0):(1'h0)])) ?
                         (wire1[(1'h1):(1'h0)] ^ (~(+wire1))) : ({wire1,
                             (|(8'ha5))} + $signed(wire0[(2'h3):(1'h0)]))) ?
                     $unsigned((8'had)) : ((($unsigned(wire2) ?
                             (wire4 ? wire3 : wire1) : wire0) ?
                         ($signed(wire0) ~^ wire3) : {(8'ha9)}) >= {wire4}));
  always
    @(posedge clk) begin
      if (wire0[(1'h0):(1'h0)])
        begin
          reg6 <= ($unsigned((^(!wire1[(1'h1):(1'h0)]))) < $signed({wire5}));
        end
      else
        begin
          if ((+($signed((^(~wire3))) ?
              reg6[(2'h2):(1'h1)] : {(~^(wire3 ? wire1 : wire2)),
                  wire1[(1'h0):(1'h0)]})))
            begin
              reg6 <= (+$unsigned((wire1 < ((|wire0) + wire4[(4'h8):(3'h7)]))));
              reg7 <= {reg6[(2'h3):(1'h1)], (~^wire5)};
            end
          else
            begin
              reg6 <= wire0;
              reg7 <= $signed((!wire0));
              reg8 <= (^reg7[(2'h3):(1'h1)]);
              reg9 <= (wire2 == {reg6[(4'h8):(4'h8)]});
              reg10 <= {wire5[(1'h0):(1'h0)],
                  $unsigned(({$unsigned(wire3),
                      $signed(reg9)} ~^ (^~$unsigned(wire0))))};
            end
          reg11 <= $unsigned($unsigned($unsigned($unsigned({reg6}))));
        end
      reg12 <= $signed((reg10 != $signed({(&wire3), $signed(wire1)})));
      reg13 <= wire1[(1'h1):(1'h1)];
      if ($signed((~|(wire4 ?
          {$unsigned((8'hbb)), (wire2 ? (8'h9d) : reg8)} : wire1))))
        begin
          reg14 <= reg9[(2'h2):(2'h2)];
          reg15 <= ($signed(($signed((reg14 ^~ (8'hbd))) || reg6[(1'h0):(1'h0)])) ?
              wire3 : ({wire5, $signed({wire2})} > (&reg14)));
          reg16 <= reg10;
          reg17 <= ((8'hb8) ?
              $signed((8'haa)) : (($unsigned(reg11[(4'h8):(2'h2)]) ?
                      $signed(reg12) : ((reg12 ^ reg10) ?
                          $signed(wire3) : (wire2 >>> reg16))) ?
                  ((8'hbd) | (reg7 & (wire3 ? wire4 : wire2))) : (({reg16} ?
                          wire1 : (~^reg11)) ?
                      wire1[(1'h0):(1'h0)] : $signed($signed(reg12)))));
        end
      else
        begin
          if (reg12[(3'h6):(3'h5)])
            begin
              reg14 <= ($unsigned(reg13) ?
                  $unsigned(((^{reg16, reg7}) ?
                      reg15[(1'h1):(1'h1)] : $signed(reg10))) : $unsigned($unsigned($unsigned($signed(wire2)))));
              reg15 <= (({(reg8 <= reg11)} ?
                      (|{(^~reg9)}) : (((wire0 != reg8) || (8'had)) ?
                          reg6[(4'h8):(2'h2)] : reg16)) ?
                  $unsigned(($unsigned(wire3) ?
                      ($unsigned(reg13) - reg6[(3'h5):(1'h0)]) : (~&(^reg15)))) : $unsigned(reg15));
            end
          else
            begin
              reg14 <= ((reg13[(1'h0):(1'h0)] > (reg8[(4'h9):(3'h7)] != {reg9[(4'ha):(3'h7)],
                      $unsigned(wire1)})) ?
                  $signed(reg14[(2'h2):(1'h0)]) : (~&($unsigned((8'ha7)) && reg17[(4'hb):(1'h0)])));
              reg15 <= $signed($signed($signed((-reg9))));
              reg16 <= (-(-(reg12[(4'hb):(3'h4)] > (!reg6[(3'h4):(3'h4)]))));
              reg17 <= (|($signed({$signed((8'hb6))}) <<< ($unsigned(((8'ha8) == reg14)) ?
                  ((reg6 ?
                      wire0 : (8'hb8)) ^~ wire4) : $signed($signed(wire2)))));
              reg18 <= wire4;
            end
          reg19 <= reg18[(4'h8):(3'h6)];
          reg20 <= reg9;
        end
    end
  assign wire21 = (reg19 | reg11);
  assign wire22 = {(~|reg15[(3'h6):(3'h5)]), reg19};
  assign wire23 = (-reg14[(1'h0):(1'h0)]);
  assign wire24 = reg15[(3'h5):(3'h5)];
  assign wire25 = $unsigned($unsigned($signed((!reg13[(2'h3):(1'h0)]))));
  assign wire26 = $signed(($unsigned($signed(wire21)) ?
                      (reg7[(3'h7):(3'h6)] ?
                          (reg13 ?
                              (wire24 <<< reg13) : wire23) : (~|(8'hac))) : (|(8'ha1))));
  always
    @(posedge clk) begin
      if ((reg20[(4'he):(3'h6)] * {(($signed(reg14) ?
                  (reg9 ^ wire23) : {reg6, reg9}) ?
              reg10 : {$unsigned(reg9)})}))
        begin
          reg27 <= (reg7 ?
              (wire2[(3'h4):(3'h4)] ^~ $unsigned(reg10[(1'h1):(1'h1)])) : (~&$unsigned((+(&reg7)))));
          reg28 <= (^~$unsigned(wire22[(4'he):(3'h4)]));
        end
      else
        begin
          if ((|reg7))
            begin
              reg27 <= ($signed((((&reg15) ?
                      reg28[(4'ha):(3'h6)] : (wire25 <= wire21)) ^ $signed(reg20))) ?
                  $unsigned($signed(wire1)) : (((~&$unsigned(wire2)) + $unsigned(wire1)) ?
                      $signed(wire2) : $signed((~&(reg8 ^~ (7'h42))))));
            end
          else
            begin
              reg27 <= (^~reg19);
              reg28 <= wire25[(4'hf):(4'h8)];
            end
          reg29 <= ((reg27 | (8'h9e)) ?
              {$signed(wire21[(3'h4):(1'h0)]),
                  ((wire3 ? reg28[(3'h6):(3'h4)] : (^reg28)) ?
                      ({wire24,
                          (8'hb3)} < $unsigned((8'ha9))) : reg7)} : $signed((!({wire4} ?
                  {reg20, reg28} : $unsigned(wire21)))));
        end
      reg30 <= ({$signed($unsigned({wire4, reg29})),
          $signed(reg13[(1'h0):(1'h0)])} >>> $unsigned($unsigned($unsigned((wire4 <= reg29)))));
      reg31 <= $unsigned($signed(reg11));
      reg32 <= $signed(((({wire22, reg16} ? reg31 : $unsigned(wire22)) ?
              $signed(wire21) : ((~wire5) ? reg14 : (!reg17))) ?
          {((8'h9c) ^~ {(7'h43), wire24}),
              $signed(wire21)} : wire2[(1'h1):(1'h1)]));
    end
  always
    @(posedge clk) begin
      reg33 <= (((~^wire23[(4'h8):(3'h7)]) | reg28[(4'ha):(2'h3)]) ?
          {$signed((wire0[(2'h2):(1'h1)] ?
                  reg14[(2'h2):(1'h0)] : (~wire25)))} : $unsigned(reg30[(4'hb):(4'ha)]));
      reg34 <= $unsigned(($unsigned(($signed(wire2) ^~ (wire25 ^~ reg20))) ?
          {wire5[(1'h0):(1'h0)], wire22[(3'h5):(3'h4)]} : wire21));
      reg35 <= (&({reg29[(4'h8):(2'h3)], (8'hb3)} ?
          $signed($unsigned(((8'ha4) || wire2))) : (+(^(reg31 ?
              reg8 : wire25)))));
    end
  module36 #() modinst92 (wire91, clk, reg6, wire25, wire22, wire24);
  always
    @(posedge clk) begin
      reg93 <= ((-$unsigned($signed({reg18, (8'hae)}))) ?
          (~|($unsigned($unsigned(wire5)) ?
              $unsigned((!wire21)) : wire2)) : (|$unsigned(($signed(reg9) || reg17))));
    end
  always
    @(posedge clk) begin
      reg94 <= ($signed($signed(((wire4 ? reg10 : wire0) == $signed(wire22)))) ?
          (reg12[(1'h1):(1'h1)] ?
              ($signed(wire91[(4'hc):(4'h8)]) > $unsigned(wire4[(3'h7):(3'h4)])) : wire4[(2'h3):(1'h0)]) : reg93[(3'h6):(3'h4)]);
      reg95 <= reg34[(2'h2):(2'h2)];
      if (reg6)
        begin
          if ($unsigned((&$signed({reg12[(1'h1):(1'h1)], (~|(8'hb6))}))))
            begin
              reg96 <= ((reg15[(2'h2):(1'h0)] * reg94) >> reg6);
              reg97 <= ({$signed(reg13[(3'h4):(2'h2)])} ?
                  (reg33 ?
                      ({$signed(wire21),
                          (^~reg29)} != $signed($signed(wire24))) : ((~(reg7 ?
                          reg19 : wire4)) >>> $unsigned((wire21 ?
                          reg16 : wire0)))) : ((+wire3[(3'h4):(2'h3)]) > reg33[(1'h0):(1'h0)]));
              reg98 <= (reg18[(4'he):(4'h8)] ?
                  reg16 : {(reg18 ?
                          (|$signed(reg14)) : ((-reg12) ?
                              {wire4, reg11} : $signed(wire0)))});
              reg99 <= $unsigned(((((8'hba) * (reg10 ? reg13 : reg27)) ?
                      $signed($signed(reg12)) : $unsigned((7'h40))) ?
                  $unsigned(reg32) : reg98));
            end
          else
            begin
              reg96 <= ((|wire4[(2'h2):(1'h0)]) ? wire91 : reg12);
            end
        end
      else
        begin
          reg96 <= wire2[(4'ha):(3'h7)];
          if ((((~^$signed($unsigned(reg11))) >= ((8'hbd) & (!$signed((8'ha7))))) - {$unsigned((-(+wire24))),
              ((-(reg16 ?
                  reg94 : reg12)) > ($unsigned(reg31) | $unsigned(wire2)))}))
            begin
              reg97 <= (!(reg12[(3'h4):(3'h4)] ?
                  (reg99[(2'h3):(2'h2)] > {(~&reg14),
                      $unsigned(wire91)}) : wire3[(4'h8):(1'h1)]));
              reg98 <= reg17[(5'h12):(4'hc)];
            end
          else
            begin
              reg97 <= (($unsigned({wire25, (reg10 ? wire22 : (8'hbc))}) ?
                  (reg27 ?
                      $unsigned((-(8'haf))) : {reg33}) : reg20) <= reg19[(4'hc):(1'h1)]);
              reg98 <= $unsigned((reg35[(1'h1):(1'h1)] ?
                  {(wire91 ? $unsigned(reg20) : reg17),
                      $unsigned($signed(reg12))} : reg9[(3'h4):(2'h3)]));
              reg99 <= reg13;
              reg100 <= (~|$signed($signed(wire3[(4'h8):(3'h6)])));
            end
          reg101 <= (-reg30);
          reg102 <= $signed($unsigned((~$unsigned($unsigned(reg95)))));
          reg103 <= $unsigned(wire26[(2'h3):(2'h2)]);
        end
      reg104 <= (+reg8[(1'h1):(1'h1)]);
      reg105 <= ($unsigned($signed(reg101[(1'h1):(1'h1)])) ?
          $unsigned(reg35[(2'h2):(1'h1)]) : $unsigned((reg32 ?
              ((reg13 ? reg7 : wire24) ?
                  wire25[(4'he):(4'he)] : (reg35 ~^ wire23)) : $signed((reg34 ?
                  wire91 : reg96)))));
    end
  assign wire106 = {reg93, wire2[(3'h4):(3'h4)]};
  assign wire107 = $signed({wire2[(3'h6):(3'h6)], $signed(reg100)});
  always
    @(posedge clk) begin
      reg108 <= reg20[(3'h6):(3'h5)];
      reg109 <= $signed(wire26[(1'h0):(1'h0)]);
    end
  assign wire110 = $signed((~^($signed((&wire4)) ?
                       ({reg108} ^~ {wire2, reg108}) : ((^reg102) ?
                           (reg18 ? reg94 : wire26) : (^~reg99)))));
  assign wire111 = wire2[(3'h6):(1'h0)];
  assign wire112 = ((reg17 ?
                       $unsigned((~|(wire111 * reg104))) : reg33) < reg93[(3'h5):(2'h3)]);
  always
    @(posedge clk) begin
      if ((^reg33[(3'h5):(3'h4)]))
        begin
          reg113 <= ({(wire91[(4'hb):(3'h4)] ?
                  reg12 : reg35[(1'h1):(1'h0)])} > reg12[(2'h2):(2'h2)]);
          reg114 <= ({$unsigned({(reg93 ? reg35 : (8'haa)), $signed(reg31)}),
                  $unsigned(((~|reg96) ?
                      (reg28 ? reg30 : (7'h41)) : (reg35 ~^ reg102)))} ?
              {((+$signed(reg102)) ?
                      (~&(^reg9)) : reg105)} : $unsigned((~^reg34[(2'h2):(1'h0)])));
          reg115 <= (!$signed($unsigned(wire91[(4'h8):(1'h1)])));
          reg116 <= reg31[(3'h5):(1'h0)];
        end
      else
        begin
          if (reg115[(4'h8):(3'h7)])
            begin
              reg113 <= (~|wire111);
              reg114 <= {(~&$signed(reg100))};
              reg115 <= reg11[(5'h12):(4'hd)];
              reg116 <= $unsigned($signed($signed(((reg95 - reg6) ?
                  $unsigned(reg7) : ((8'ha5) ? reg99 : (8'hac))))));
              reg117 <= reg99;
            end
          else
            begin
              reg113 <= reg28;
              reg114 <= ((8'hbe) ?
                  ((&({reg14} & (~reg6))) ?
                      (reg105 ?
                          reg103 : $unsigned((reg116 ?
                              reg14 : reg33))) : ($unsigned(wire23) > ({wire106,
                          (8'ha9)} != (wire110 && wire3)))) : $unsigned(reg94));
              reg115 <= reg33[(4'ha):(3'h4)];
              reg116 <= wire26;
            end
          reg118 <= $unsigned((^(+(reg18 && reg18[(5'h12):(3'h6)]))));
          reg119 <= (+($unsigned(wire112[(4'h9):(3'h4)]) ? reg28 : reg117));
          reg120 <= wire110[(1'h0):(1'h0)];
        end
      reg121 <= (({(|$signed(reg19)), (reg119 >>> (reg118 ~^ (8'hb8)))} ?
              reg28[(4'h9):(3'h6)] : $signed($signed(wire107[(1'h0):(1'h0)]))) ?
          (~&$unsigned((reg114 ?
              reg109 : $signed(wire0)))) : (~^$signed($unsigned(wire106))));
      reg122 <= {(~|$signed(reg103[(2'h3):(1'h1)])), $unsigned($signed(reg99))};
    end
endmodule

module module36  (y, clk, wire37, wire38, wire39, wire40);
  output wire [(32'h12f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire37;
  input wire signed [(4'hf):(1'h0)] wire38;
  input wire [(4'hb):(1'h0)] wire39;
  input wire signed [(4'hb):(1'h0)] wire40;
  wire signed [(2'h2):(1'h0)] wire90;
  wire signed [(4'h9):(1'h0)] wire89;
  wire [(4'hc):(1'h0)] wire88;
  wire [(3'h7):(1'h0)] wire71;
  wire signed [(5'h12):(1'h0)] wire41;
  wire [(5'h11):(1'h0)] wire42;
  wire [(4'he):(1'h0)] wire43;
  wire [(5'h15):(1'h0)] wire44;
  wire signed [(4'ha):(1'h0)] wire69;
  reg [(3'h5):(1'h0)] reg87 = (1'h0);
  reg [(2'h3):(1'h0)] reg86 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg85 = (1'h0);
  reg [(5'h15):(1'h0)] reg84 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg83 = (1'h0);
  reg [(2'h2):(1'h0)] reg82 = (1'h0);
  reg [(5'h11):(1'h0)] reg81 = (1'h0);
  reg [(4'ha):(1'h0)] reg80 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg79 = (1'h0);
  reg [(5'h14):(1'h0)] reg78 = (1'h0);
  reg [(5'h13):(1'h0)] reg77 = (1'h0);
  reg [(3'h5):(1'h0)] reg76 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg75 = (1'h0);
  reg [(2'h3):(1'h0)] reg74 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg73 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg72 = (1'h0);
  assign y = {wire90,
                 wire89,
                 wire88,
                 wire71,
                 wire41,
                 wire42,
                 wire43,
                 wire44,
                 wire69,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 (1'h0)};
  assign wire41 = (((^(8'ha7)) <<< $signed((8'hb3))) ?
                      wire38[(3'h4):(3'h4)] : (wire39[(3'h7):(1'h1)] + (wire40 - $unsigned(((8'hbc) <<< wire40)))));
  assign wire42 = (+{(wire38 && ($signed(wire41) - (wire38 > wire40))),
                      $unsigned(wire41)});
  assign wire43 = wire38[(2'h2):(1'h1)];
  assign wire44 = (wire41 ?
                      ($unsigned((+(~wire40))) ?
                          {$signed({wire37})} : (~wire41[(1'h1):(1'h0)])) : (wire43 ?
                          (|((wire39 ?
                              wire42 : wire37) + $unsigned(wire37))) : wire37));
  module45 #() modinst70 (wire69, clk, wire38, wire42, wire37, wire43, wire44);
  assign wire71 = wire69;
  always
    @(posedge clk) begin
      reg72 <= wire38;
      if (wire69)
        begin
          if ((wire39 ?
              (wire37 || (((wire40 ?
                  (8'hb7) : wire69) >= wire40) & (~wire39[(4'h9):(4'h8)]))) : (wire42[(4'hd):(3'h6)] ?
                  (wire40[(2'h3):(1'h1)] ?
                      reg72[(3'h4):(2'h2)] : wire43) : $signed({wire39[(2'h3):(2'h2)],
                      $unsigned(wire41)}))))
            begin
              reg73 <= (8'hb9);
              reg74 <= reg72[(2'h3):(1'h0)];
              reg75 <= (~^$unsigned($unsigned(wire42)));
              reg76 <= (^($unsigned((~^wire39)) | $unsigned($unsigned(wire37[(3'h4):(2'h3)]))));
              reg77 <= $signed({((+(&reg76)) ^ reg72),
                  $unsigned((reg76[(1'h0):(1'h0)] ?
                      wire71[(3'h6):(3'h4)] : reg74[(2'h2):(1'h0)]))});
            end
          else
            begin
              reg73 <= ((^~wire42[(4'h8):(3'h6)]) ?
                  $unsigned((reg76 ?
                      $signed((!(8'hb3))) : wire42)) : $unsigned($signed($signed($unsigned(wire38)))));
              reg74 <= (8'ha1);
            end
          reg78 <= (8'hb7);
          reg79 <= ($signed(wire69) << (!wire41));
          reg80 <= $signed(reg75[(2'h3):(2'h2)]);
        end
      else
        begin
          if ({(~|reg80[(3'h6):(3'h5)])})
            begin
              reg73 <= wire39[(3'h7):(3'h6)];
              reg74 <= $signed({$unsigned({(reg74 * wire42),
                      (wire41 ? wire69 : reg75)})});
            end
          else
            begin
              reg73 <= ((((reg76 ?
                          (wire69 | wire37) : ((8'hb7) ?
                              wire42 : wire69)) ~^ $unsigned((reg75 ?
                          wire38 : wire37))) ?
                      wire44[(5'h10):(4'h9)] : (8'hbb)) ?
                  $signed($unsigned((~&(^reg73)))) : {(((reg80 ?
                                  (8'hbf) : (8'hbf)) ?
                              reg77[(4'hb):(2'h2)] : (&wire44)) ?
                          (~&$unsigned(wire40)) : $signed(wire39[(2'h2):(1'h1)])),
                      (((8'hb6) ?
                          (reg80 <<< wire71) : wire44[(3'h4):(3'h4)]) == reg74[(2'h3):(2'h3)])});
              reg74 <= (^~(^wire69));
              reg75 <= ($signed($unsigned(reg73[(3'h4):(2'h3)])) ?
                  (^reg76[(1'h0):(1'h0)]) : $signed((+$signed({wire69}))));
              reg76 <= {(^~$unsigned($signed(wire41))),
                  ((|(~|(wire69 >>> wire44))) ^~ (((~&reg74) ?
                      reg73 : reg78[(3'h4):(3'h4)]) > wire71))};
            end
          reg77 <= (((^({(8'hbd), reg74} >> (^~reg72))) ?
                  reg78[(5'h14):(3'h5)] : (~|$unsigned($unsigned(wire41)))) ?
              reg74 : $signed(wire42));
        end
      if ((~(!(wire43 ?
          (^$unsigned((8'hbe))) : $unsigned(wire37[(4'hd):(3'h4)])))))
        begin
          reg81 <= (($signed($signed(wire69[(4'h9):(2'h2)])) == $unsigned(($signed(reg76) ?
              (8'hac) : (~^wire40)))) <<< ($unsigned(((&wire40) <= (reg74 >= reg79))) >> wire43[(3'h7):(1'h0)]));
          reg82 <= reg80;
        end
      else
        begin
          reg81 <= reg77[(5'h11):(4'hd)];
        end
      reg83 <= reg77[(1'h1):(1'h1)];
      if ((8'hbe))
        begin
          if ((8'hb7))
            begin
              reg84 <= $unsigned(((((reg81 < (8'hb0)) ?
                      {reg77, reg73} : $signed((8'hb1))) ?
                  {wire37[(5'h13):(3'h4)],
                      $unsigned(wire40)} : reg82[(1'h1):(1'h0)]) <= wire42));
              reg85 <= reg78[(1'h1):(1'h0)];
              reg86 <= wire44[(4'hd):(2'h3)];
              reg87 <= reg74[(2'h3):(2'h3)];
            end
          else
            begin
              reg84 <= ($unsigned(($signed(wire71[(1'h0):(1'h0)]) ?
                  reg82[(2'h2):(1'h1)] : (|{reg76,
                      wire39}))) ~^ (^~(reg87 * reg76[(3'h5):(3'h5)])));
              reg85 <= (reg78[(5'h14):(5'h12)] ?
                  (reg84 ? reg81 : wire37) : $unsigned((wire39[(4'ha):(2'h2)] ?
                      (~^wire69) : $unsigned((|reg82)))));
              reg86 <= $signed($signed(reg79));
            end
        end
      else
        begin
          reg84 <= (+((^~$unsigned(reg76[(2'h2):(1'h1)])) ?
              (7'h43) : wire69[(4'h9):(4'h8)]));
        end
    end
  assign wire88 = wire44;
  assign wire89 = (+reg77);
  assign wire90 = (8'hab);
endmodule

module module45
#(parameter param67 = (~^(((((8'hb9) == (8'had)) ? {(8'hb2)} : ((8'ha2) ? (8'h9d) : (8'hb1))) >>> (((8'hae) ? (7'h40) : (8'hb9)) >> ((8'ha0) ^~ (7'h42)))) + (8'ha1))), 
parameter param68 = param67)
(y, clk, wire50, wire49, wire48, wire47, wire46);
  output wire [(32'hc1):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire50;
  input wire [(5'h11):(1'h0)] wire49;
  input wire signed [(4'h8):(1'h0)] wire48;
  input wire [(3'h6):(1'h0)] wire47;
  input wire signed [(5'h13):(1'h0)] wire46;
  wire [(5'h13):(1'h0)] wire66;
  wire [(4'hd):(1'h0)] wire65;
  wire [(4'hb):(1'h0)] wire64;
  wire [(4'hc):(1'h0)] wire63;
  wire [(4'hf):(1'h0)] wire62;
  wire [(4'ha):(1'h0)] wire61;
  wire [(5'h10):(1'h0)] wire60;
  wire [(4'h9):(1'h0)] wire59;
  wire [(5'h12):(1'h0)] wire58;
  wire [(4'hd):(1'h0)] wire57;
  wire [(3'h7):(1'h0)] wire56;
  wire [(3'h4):(1'h0)] wire55;
  wire [(3'h6):(1'h0)] wire54;
  reg [(2'h2):(1'h0)] reg53 = (1'h0);
  reg [(5'h13):(1'h0)] reg52 = (1'h0);
  reg [(5'h12):(1'h0)] reg51 = (1'h0);
  assign y = {wire66,
                 wire65,
                 wire64,
                 wire63,
                 wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire56,
                 wire55,
                 wire54,
                 reg53,
                 reg52,
                 reg51,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg51 <= (|(((!wire50[(3'h7):(2'h3)]) ?
              (~|(^~wire50)) : (~&wire47[(2'h2):(2'h2)])) ?
          ($unsigned(wire50[(2'h3):(2'h3)]) >= ((~|wire48) ?
              (~|wire47) : (wire48 ?
                  wire49 : wire49))) : ({wire50} <= (wire49[(4'hb):(3'h4)] ?
              (wire49 ? wire46 : wire50) : (^wire49)))));
      reg52 <= wire50[(3'h5):(2'h3)];
      reg53 <= (((+wire50[(2'h3):(1'h0)]) ?
          wire50[(3'h7):(1'h0)] : (wire48 == $unsigned(((8'ha9) << reg51)))) * (({reg52[(4'he):(4'hc)],
          (wire50 || (8'h9d))} >>> (~&(^(8'hae)))) && (~{$signed(wire50)})));
    end
  assign wire54 = (^$signed({$signed($unsigned((8'hb4))),
                      ($unsigned(wire48) ?
                          (wire50 + (8'hbf)) : wire50[(4'h8):(3'h6)])}));
  assign wire55 = ((((^~(~|wire54)) ?
                          {(reg53 ? wire49 : reg53),
                              ((7'h41) ? wire48 : reg51)} : $signed((wire49 ?
                              (7'h41) : wire54))) ?
                      (^~wire54[(3'h4):(3'h4)]) : wire46) >>> ((8'haf) << wire47));
  assign wire56 = {$signed($signed($unsigned(wire48[(1'h0):(1'h0)])))};
  assign wire57 = wire54;
  assign wire58 = (|{{$unsigned((wire55 ? wire48 : wire56)),
                          (wire54 ? wire46 : $signed(wire48))},
                      {wire50[(3'h4):(1'h1)],
                          ($unsigned(wire56) ?
                              (wire49 ?
                                  wire48 : wire46) : $unsigned(wire50))}});
  assign wire59 = $unsigned(wire46);
  assign wire60 = wire55[(1'h0):(1'h0)];
  assign wire61 = wire48[(3'h7):(3'h5)];
  assign wire62 = $unsigned((reg53 ?
                      $unsigned(((-wire61) >= $unsigned(wire54))) : ($signed({(8'h9f)}) > $unsigned((^~wire49)))));
  assign wire63 = $signed($signed({$unsigned((~wire50))}));
  assign wire64 = (wire61 <<< wire47[(1'h1):(1'h1)]);
  assign wire65 = ($unsigned($signed($unsigned(wire48))) + $signed(wire60[(2'h2):(1'h1)]));
  assign wire66 = ((reg53 ?
                          (!$unsigned(((8'h9e) ?
                              wire65 : wire63))) : (|{$unsigned((8'h9d)),
                              (wire49 ? wire63 : wire57)})) ?
                      (($unsigned((wire48 >= (8'hbb))) ?
                              wire63 : (wire48 ?
                                  $signed((8'hbf)) : (reg52 < wire59))) ?
                          $signed((wire47[(3'h6):(1'h0)] == (wire56 ?
                              wire59 : (8'hb9)))) : wire47[(1'h1):(1'h1)]) : (+wire54[(3'h5):(1'h0)]));
endmodule
