// Seed: 2889984044
module module_0 (
    input logic id_0,
    output logic id_1,
    output logic id_2,
    output id_3,
    input id_4,
    output id_5
);
  assign id_3 = 1;
  type_13(
      id_2, 1, 1
  );
  logic id_6;
  logic id_7, id_8, id_9;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    output logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input logic id_10
);
  logic id_11 = id_1;
endmodule
