|board_top
ADC_CLK_10 => clkIn.IN1
KEY[0] => rst_p.IN1
KEY[1] => ~NO_FANOUT~
SW[0] => clkEnable.IN1
SW[1] => regAddr[0].IN1
SW[2] => regAddr[1].IN1
SW[3] => regAddr[2].IN1
SW[4] => regAddr[3].IN1
SW[5] => ~NO_FANOUT~
LEDR[0] << sm_top:sm_top.regData
LEDR[1] << sm_top:sm_top.regData
LEDR[2] << sm_top:sm_top.regData
LEDR[3] << sm_top:sm_top.regData
LEDR[4] << sm_top:sm_top.regData
LEDR[5] << sm_top:sm_top.regData
LEDR[6] << sm_top:sm_top.regData
LEDR[7] << sm_top:sm_top.regData
LEDR[8] << sm_top:sm_top.regData
LEDR[9] << sm_top:sm_top.regData


|board_top|sm_top:sm_top
clkIn => clkIn.IN1
rst_p => rst_p.IN2
clkDevide[0] => clkDevide[0].IN1
clkDevide[1] => clkDevide[1].IN1
clkDevide[2] => clkDevide[2].IN1
clkDevide[3] => clkDevide[3].IN1
clkEnable => clkEnable.IN1
clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
regAddr[0] => regAddr[0].IN1
regAddr[1] => regAddr[1].IN1
regAddr[2] => regAddr[2].IN1
regAddr[3] => regAddr[3].IN1
regData[0] <= sm_arm:sm_arm.regData
regData[1] <= sm_arm:sm_arm.regData
regData[2] <= sm_arm:sm_arm.regData
regData[3] <= sm_arm:sm_arm.regData
regData[4] <= sm_arm:sm_arm.regData
regData[5] <= sm_arm:sm_arm.regData
regData[6] <= sm_arm:sm_arm.regData
regData[7] <= sm_arm:sm_arm.regData
regData[8] <= sm_arm:sm_arm.regData
regData[9] <= sm_arm:sm_arm.regData
regData[10] <= sm_arm:sm_arm.regData
regData[11] <= sm_arm:sm_arm.regData
regData[12] <= sm_arm:sm_arm.regData
regData[13] <= sm_arm:sm_arm.regData
regData[14] <= sm_arm:sm_arm.regData
regData[15] <= sm_arm:sm_arm.regData
regData[16] <= sm_arm:sm_arm.regData
regData[17] <= sm_arm:sm_arm.regData
regData[18] <= sm_arm:sm_arm.regData
regData[19] <= sm_arm:sm_arm.regData
regData[20] <= sm_arm:sm_arm.regData
regData[21] <= sm_arm:sm_arm.regData
regData[22] <= sm_arm:sm_arm.regData
regData[23] <= sm_arm:sm_arm.regData
regData[24] <= sm_arm:sm_arm.regData
regData[25] <= sm_arm:sm_arm.regData
regData[26] <= sm_arm:sm_arm.regData
regData[27] <= sm_arm:sm_arm.regData
regData[28] <= sm_arm:sm_arm.regData
regData[29] <= sm_arm:sm_arm.regData
regData[30] <= sm_arm:sm_arm.regData
regData[31] <= sm_arm:sm_arm.regData


|board_top|sm_top:sm_top|sm_clk_divider:sm_clk_divider
clkIn => clkIn.IN1
rst_p => rst_p.IN1
clkDevide[0] => Mux0.IN4
clkDevide[1] => Mux0.IN3
clkDevide[2] => Mux0.IN2
clkDevide[3] => Mux0.IN1
clkEnable => clkEnable.IN1
clkOut <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr
clk => dividerReg[0].CLK
clk => dividerReg[1].CLK
clk => dividerReg[2].CLK
clk => dividerReg[3].CLK
clk => dividerReg[4].CLK
clk => dividerReg[5].CLK
clk => dividerReg[6].CLK
clk => dividerReg[7].CLK
clk => dividerReg[8].CLK
clk => dividerReg[9].CLK
clk => dividerReg[10].CLK
clk => dividerReg[11].CLK
clk => dividerReg[12].CLK
clk => dividerReg[13].CLK
clk => dividerReg[14].CLK
clk => dividerReg[15].CLK
clk => dividerReg[16].CLK
clk => dividerReg[17].CLK
clk => dividerReg[18].CLK
clk => dividerReg[19].CLK
clk => dividerReg[20].CLK
clk => dividerReg[21].CLK
clk => dividerReg[22].CLK
clk => dividerReg[23].CLK
clk => dividerReg[24].CLK
clk => dividerReg[25].CLK
clk => dividerReg[26].CLK
clk => dividerReg[27].CLK
clk => dividerReg[28].CLK
clk => dividerReg[29].CLK
clk => dividerReg[30].CLK
clk => dividerReg[31].CLK
rst_p => dividerReg[0].ACLR
rst_p => dividerReg[1].ACLR
rst_p => dividerReg[2].ACLR
rst_p => dividerReg[3].ACLR
rst_p => dividerReg[4].ACLR
rst_p => dividerReg[5].ACLR
rst_p => dividerReg[6].ACLR
rst_p => dividerReg[7].ACLR
rst_p => dividerReg[8].ACLR
rst_p => dividerReg[9].ACLR
rst_p => dividerReg[10].ACLR
rst_p => dividerReg[11].ACLR
rst_p => dividerReg[12].ACLR
rst_p => dividerReg[13].ACLR
rst_p => dividerReg[14].ACLR
rst_p => dividerReg[15].ACLR
rst_p => dividerReg[16].ACLR
rst_p => dividerReg[17].ACLR
rst_p => dividerReg[18].ACLR
rst_p => dividerReg[19].ACLR
rst_p => dividerReg[20].ACLR
rst_p => dividerReg[21].ACLR
rst_p => dividerReg[22].ACLR
rst_p => dividerReg[23].ACLR
rst_p => dividerReg[24].ACLR
rst_p => dividerReg[25].ACLR
rst_p => dividerReg[26].ACLR
rst_p => dividerReg[27].ACLR
rst_p => dividerReg[28].ACLR
rst_p => dividerReg[29].ACLR
rst_p => dividerReg[30].ACLR
rst_p => dividerReg[31].ACLR
write_enable => dividerReg[31].ENA
write_enable => dividerReg[30].ENA
write_enable => dividerReg[29].ENA
write_enable => dividerReg[28].ENA
write_enable => dividerReg[27].ENA
write_enable => dividerReg[26].ENA
write_enable => dividerReg[25].ENA
write_enable => dividerReg[24].ENA
write_enable => dividerReg[23].ENA
write_enable => dividerReg[22].ENA
write_enable => dividerReg[21].ENA
write_enable => dividerReg[20].ENA
write_enable => dividerReg[19].ENA
write_enable => dividerReg[18].ENA
write_enable => dividerReg[17].ENA
write_enable => dividerReg[16].ENA
write_enable => dividerReg[15].ENA
write_enable => dividerReg[14].ENA
write_enable => dividerReg[13].ENA
write_enable => dividerReg[12].ENA
write_enable => dividerReg[11].ENA
write_enable => dividerReg[10].ENA
write_enable => dividerReg[9].ENA
write_enable => dividerReg[8].ENA
write_enable => dividerReg[7].ENA
write_enable => dividerReg[6].ENA
write_enable => dividerReg[5].ENA
write_enable => dividerReg[4].ENA
write_enable => dividerReg[3].ENA
write_enable => dividerReg[2].ENA
write_enable => dividerReg[1].ENA
write_enable => dividerReg[0].ENA
dataIn[0] => dividerReg[0].DATAIN
dataIn[1] => dividerReg[1].DATAIN
dataIn[2] => dividerReg[2].DATAIN
dataIn[3] => dividerReg[3].DATAIN
dataIn[4] => dividerReg[4].DATAIN
dataIn[5] => dividerReg[5].DATAIN
dataIn[6] => dividerReg[6].DATAIN
dataIn[7] => dividerReg[7].DATAIN
dataIn[8] => dividerReg[8].DATAIN
dataIn[9] => dividerReg[9].DATAIN
dataIn[10] => dividerReg[10].DATAIN
dataIn[11] => dividerReg[11].DATAIN
dataIn[12] => dividerReg[12].DATAIN
dataIn[13] => dividerReg[13].DATAIN
dataIn[14] => dividerReg[14].DATAIN
dataIn[15] => dividerReg[15].DATAIN
dataIn[16] => dividerReg[16].DATAIN
dataIn[17] => dividerReg[17].DATAIN
dataIn[18] => dividerReg[18].DATAIN
dataIn[19] => dividerReg[19].DATAIN
dataIn[20] => dividerReg[20].DATAIN
dataIn[21] => dividerReg[21].DATAIN
dataIn[22] => dividerReg[22].DATAIN
dataIn[23] => dividerReg[23].DATAIN
dataIn[24] => dividerReg[24].DATAIN
dataIn[25] => dividerReg[25].DATAIN
dataIn[26] => dividerReg[26].DATAIN
dataIn[27] => dividerReg[27].DATAIN
dataIn[28] => dividerReg[28].DATAIN
dataIn[29] => dividerReg[29].DATAIN
dataIn[30] => dividerReg[30].DATAIN
dataIn[31] => dividerReg[31].DATAIN
dataOut[0] <= dividerReg[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dividerReg[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dividerReg[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dividerReg[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dividerReg[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dividerReg[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dividerReg[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dividerReg[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dividerReg[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dividerReg[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dividerReg[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dividerReg[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dividerReg[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dividerReg[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dividerReg[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dividerReg[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dividerReg[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dividerReg[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dividerReg[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dividerReg[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dividerReg[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dividerReg[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dividerReg[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dividerReg[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dividerReg[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dividerReg[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dividerReg[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dividerReg[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dividerReg[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dividerReg[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dividerReg[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dividerReg[31].DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|instruction_memory:instruction_memory
adress[0] => ~NO_FANOUT~
adress[1] => ~NO_FANOUT~
adress[2] => RAM.RADDR
adress[3] => RAM.RADDR1
adress[4] => RAM.RADDR2
adress[5] => RAM.RADDR3
adress[6] => RAM.RADDR4
adress[7] => RAM.RADDR5
adress[8] => ~NO_FANOUT~
adress[9] => ~NO_FANOUT~
adress[10] => ~NO_FANOUT~
adress[11] => ~NO_FANOUT~
adress[12] => ~NO_FANOUT~
adress[13] => ~NO_FANOUT~
adress[14] => ~NO_FANOUT~
adress[15] => ~NO_FANOUT~
adress[16] => ~NO_FANOUT~
adress[17] => ~NO_FANOUT~
adress[18] => ~NO_FANOUT~
adress[19] => ~NO_FANOUT~
adress[20] => ~NO_FANOUT~
adress[21] => ~NO_FANOUT~
adress[22] => ~NO_FANOUT~
adress[23] => ~NO_FANOUT~
adress[24] => ~NO_FANOUT~
adress[25] => ~NO_FANOUT~
adress[26] => ~NO_FANOUT~
adress[27] => ~NO_FANOUT~
adress[28] => ~NO_FANOUT~
adress[29] => ~NO_FANOUT~
adress[30] => ~NO_FANOUT~
adress[31] => ~NO_FANOUT~
read_data[0] <= RAM.DATAOUT
read_data[1] <= RAM.DATAOUT1
read_data[2] <= RAM.DATAOUT2
read_data[3] <= RAM.DATAOUT3
read_data[4] <= RAM.DATAOUT4
read_data[5] <= RAM.DATAOUT5
read_data[6] <= RAM.DATAOUT6
read_data[7] <= RAM.DATAOUT7
read_data[8] <= RAM.DATAOUT8
read_data[9] <= RAM.DATAOUT9
read_data[10] <= RAM.DATAOUT10
read_data[11] <= RAM.DATAOUT11
read_data[12] <= RAM.DATAOUT12
read_data[13] <= RAM.DATAOUT13
read_data[14] <= RAM.DATAOUT14
read_data[15] <= RAM.DATAOUT15
read_data[16] <= RAM.DATAOUT16
read_data[17] <= RAM.DATAOUT17
read_data[18] <= RAM.DATAOUT18
read_data[19] <= RAM.DATAOUT19
read_data[20] <= RAM.DATAOUT20
read_data[21] <= RAM.DATAOUT21
read_data[22] <= RAM.DATAOUT22
read_data[23] <= RAM.DATAOUT23
read_data[24] <= RAM.DATAOUT24
read_data[25] <= RAM.DATAOUT25
read_data[26] <= RAM.DATAOUT26
read_data[27] <= RAM.DATAOUT27
read_data[28] <= RAM.DATAOUT28
read_data[29] <= RAM.DATAOUT29
read_data[30] <= RAM.DATAOUT30
read_data[31] <= RAM.DATAOUT31


|board_top|sm_top:sm_top|data_memory:data_memory
clk => RAM.we_a.CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[31].CLK
clk => RAM.data_a[30].CLK
clk => RAM.data_a[29].CLK
clk => RAM.data_a[28].CLK
clk => RAM.data_a[27].CLK
clk => RAM.data_a[26].CLK
clk => RAM.data_a[25].CLK
clk => RAM.data_a[24].CLK
clk => RAM.data_a[23].CLK
clk => RAM.data_a[22].CLK
clk => RAM.data_a[21].CLK
clk => RAM.data_a[20].CLK
clk => RAM.data_a[19].CLK
clk => RAM.data_a[18].CLK
clk => RAM.data_a[17].CLK
clk => RAM.data_a[16].CLK
clk => RAM.data_a[15].CLK
clk => RAM.data_a[14].CLK
clk => RAM.data_a[13].CLK
clk => RAM.data_a[12].CLK
clk => RAM.data_a[11].CLK
clk => RAM.data_a[10].CLK
clk => RAM.data_a[9].CLK
clk => RAM.data_a[8].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => RAM.CLK0
write_enable => RAM.we_a.DATAIN
write_enable => RAM.WE
adress[0] => ~NO_FANOUT~
adress[1] => ~NO_FANOUT~
adress[2] => RAM.waddr_a[0].DATAIN
adress[2] => RAM.WADDR
adress[2] => RAM.RADDR
adress[3] => RAM.waddr_a[1].DATAIN
adress[3] => RAM.WADDR1
adress[3] => RAM.RADDR1
adress[4] => RAM.waddr_a[2].DATAIN
adress[4] => RAM.WADDR2
adress[4] => RAM.RADDR2
adress[5] => RAM.waddr_a[3].DATAIN
adress[5] => RAM.WADDR3
adress[5] => RAM.RADDR3
adress[6] => RAM.waddr_a[4].DATAIN
adress[6] => RAM.WADDR4
adress[6] => RAM.RADDR4
adress[7] => RAM.waddr_a[5].DATAIN
adress[7] => RAM.WADDR5
adress[7] => RAM.RADDR5
adress[8] => ~NO_FANOUT~
adress[9] => ~NO_FANOUT~
adress[10] => ~NO_FANOUT~
adress[11] => ~NO_FANOUT~
adress[12] => ~NO_FANOUT~
adress[13] => ~NO_FANOUT~
adress[14] => ~NO_FANOUT~
adress[15] => ~NO_FANOUT~
adress[16] => ~NO_FANOUT~
adress[17] => ~NO_FANOUT~
adress[18] => ~NO_FANOUT~
adress[19] => ~NO_FANOUT~
adress[20] => ~NO_FANOUT~
adress[21] => ~NO_FANOUT~
adress[22] => ~NO_FANOUT~
adress[23] => ~NO_FANOUT~
adress[24] => ~NO_FANOUT~
adress[25] => ~NO_FANOUT~
adress[26] => ~NO_FANOUT~
adress[27] => ~NO_FANOUT~
adress[28] => ~NO_FANOUT~
adress[29] => ~NO_FANOUT~
adress[30] => ~NO_FANOUT~
adress[31] => ~NO_FANOUT~
write_data[0] => RAM.data_a[0].DATAIN
write_data[0] => RAM.DATAIN
write_data[1] => RAM.data_a[1].DATAIN
write_data[1] => RAM.DATAIN1
write_data[2] => RAM.data_a[2].DATAIN
write_data[2] => RAM.DATAIN2
write_data[3] => RAM.data_a[3].DATAIN
write_data[3] => RAM.DATAIN3
write_data[4] => RAM.data_a[4].DATAIN
write_data[4] => RAM.DATAIN4
write_data[5] => RAM.data_a[5].DATAIN
write_data[5] => RAM.DATAIN5
write_data[6] => RAM.data_a[6].DATAIN
write_data[6] => RAM.DATAIN6
write_data[7] => RAM.data_a[7].DATAIN
write_data[7] => RAM.DATAIN7
write_data[8] => RAM.data_a[8].DATAIN
write_data[8] => RAM.DATAIN8
write_data[9] => RAM.data_a[9].DATAIN
write_data[9] => RAM.DATAIN9
write_data[10] => RAM.data_a[10].DATAIN
write_data[10] => RAM.DATAIN10
write_data[11] => RAM.data_a[11].DATAIN
write_data[11] => RAM.DATAIN11
write_data[12] => RAM.data_a[12].DATAIN
write_data[12] => RAM.DATAIN12
write_data[13] => RAM.data_a[13].DATAIN
write_data[13] => RAM.DATAIN13
write_data[14] => RAM.data_a[14].DATAIN
write_data[14] => RAM.DATAIN14
write_data[15] => RAM.data_a[15].DATAIN
write_data[15] => RAM.DATAIN15
write_data[16] => RAM.data_a[16].DATAIN
write_data[16] => RAM.DATAIN16
write_data[17] => RAM.data_a[17].DATAIN
write_data[17] => RAM.DATAIN17
write_data[18] => RAM.data_a[18].DATAIN
write_data[18] => RAM.DATAIN18
write_data[19] => RAM.data_a[19].DATAIN
write_data[19] => RAM.DATAIN19
write_data[20] => RAM.data_a[20].DATAIN
write_data[20] => RAM.DATAIN20
write_data[21] => RAM.data_a[21].DATAIN
write_data[21] => RAM.DATAIN21
write_data[22] => RAM.data_a[22].DATAIN
write_data[22] => RAM.DATAIN22
write_data[23] => RAM.data_a[23].DATAIN
write_data[23] => RAM.DATAIN23
write_data[24] => RAM.data_a[24].DATAIN
write_data[24] => RAM.DATAIN24
write_data[25] => RAM.data_a[25].DATAIN
write_data[25] => RAM.DATAIN25
write_data[26] => RAM.data_a[26].DATAIN
write_data[26] => RAM.DATAIN26
write_data[27] => RAM.data_a[27].DATAIN
write_data[27] => RAM.DATAIN27
write_data[28] => RAM.data_a[28].DATAIN
write_data[28] => RAM.DATAIN28
write_data[29] => RAM.data_a[29].DATAIN
write_data[29] => RAM.DATAIN29
write_data[30] => RAM.data_a[30].DATAIN
write_data[30] => RAM.DATAIN30
write_data[31] => RAM.data_a[31].DATAIN
write_data[31] => RAM.DATAIN31
read_data[0] <= RAM.DATAOUT
read_data[1] <= RAM.DATAOUT1
read_data[2] <= RAM.DATAOUT2
read_data[3] <= RAM.DATAOUT3
read_data[4] <= RAM.DATAOUT4
read_data[5] <= RAM.DATAOUT5
read_data[6] <= RAM.DATAOUT6
read_data[7] <= RAM.DATAOUT7
read_data[8] <= RAM.DATAOUT8
read_data[9] <= RAM.DATAOUT9
read_data[10] <= RAM.DATAOUT10
read_data[11] <= RAM.DATAOUT11
read_data[12] <= RAM.DATAOUT12
read_data[13] <= RAM.DATAOUT13
read_data[14] <= RAM.DATAOUT14
read_data[15] <= RAM.DATAOUT15
read_data[16] <= RAM.DATAOUT16
read_data[17] <= RAM.DATAOUT17
read_data[18] <= RAM.DATAOUT18
read_data[19] <= RAM.DATAOUT19
read_data[20] <= RAM.DATAOUT20
read_data[21] <= RAM.DATAOUT21
read_data[22] <= RAM.DATAOUT22
read_data[23] <= RAM.DATAOUT23
read_data[24] <= RAM.DATAOUT24
read_data[25] <= RAM.DATAOUT25
read_data[26] <= RAM.DATAOUT26
read_data[27] <= RAM.DATAOUT27
read_data[28] <= RAM.DATAOUT28
read_data[29] <= RAM.DATAOUT29
read_data[30] <= RAM.DATAOUT30
read_data[31] <= RAM.DATAOUT31


|board_top|sm_top:sm_top|sm_arm:sm_arm
clk => clk.IN2
rst_p => rst_p.IN2
regAddr[0] => regAddr[0].IN1
regAddr[1] => regAddr[1].IN1
regAddr[2] => regAddr[2].IN1
regAddr[3] => regAddr[3].IN1
regData[0] <= sm_datapath:sm_datapath.regData
regData[1] <= sm_datapath:sm_datapath.regData
regData[2] <= sm_datapath:sm_datapath.regData
regData[3] <= sm_datapath:sm_datapath.regData
regData[4] <= sm_datapath:sm_datapath.regData
regData[5] <= sm_datapath:sm_datapath.regData
regData[6] <= sm_datapath:sm_datapath.regData
regData[7] <= sm_datapath:sm_datapath.regData
regData[8] <= sm_datapath:sm_datapath.regData
regData[9] <= sm_datapath:sm_datapath.regData
regData[10] <= sm_datapath:sm_datapath.regData
regData[11] <= sm_datapath:sm_datapath.regData
regData[12] <= sm_datapath:sm_datapath.regData
regData[13] <= sm_datapath:sm_datapath.regData
regData[14] <= sm_datapath:sm_datapath.regData
regData[15] <= sm_datapath:sm_datapath.regData
regData[16] <= sm_datapath:sm_datapath.regData
regData[17] <= sm_datapath:sm_datapath.regData
regData[18] <= sm_datapath:sm_datapath.regData
regData[19] <= sm_datapath:sm_datapath.regData
regData[20] <= sm_datapath:sm_datapath.regData
regData[21] <= sm_datapath:sm_datapath.regData
regData[22] <= sm_datapath:sm_datapath.regData
regData[23] <= sm_datapath:sm_datapath.regData
regData[24] <= sm_datapath:sm_datapath.regData
regData[25] <= sm_datapath:sm_datapath.regData
regData[26] <= sm_datapath:sm_datapath.regData
regData[27] <= sm_datapath:sm_datapath.regData
regData[28] <= sm_datapath:sm_datapath.regData
regData[29] <= sm_datapath:sm_datapath.regData
regData[30] <= sm_datapath:sm_datapath.regData
regData[31] <= sm_datapath:sm_datapath.regData
instructionMemory_address[0] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[1] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[2] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[3] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[4] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[5] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[6] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[7] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[8] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[9] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[10] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[11] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[12] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[13] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[14] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[15] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[16] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[17] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[18] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[19] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[20] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[21] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[22] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[23] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[24] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[25] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[26] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[27] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[28] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[29] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[30] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_address[31] <= sm_datapath:sm_datapath.instructionMemory_address
instructionMemory_data[0] => instructionMemory_data[0].IN1
instructionMemory_data[1] => instructionMemory_data[1].IN1
instructionMemory_data[2] => instructionMemory_data[2].IN1
instructionMemory_data[3] => instructionMemory_data[3].IN1
instructionMemory_data[4] => instructionMemory_data[4].IN1
instructionMemory_data[5] => instructionMemory_data[5].IN1
instructionMemory_data[6] => instructionMemory_data[6].IN1
instructionMemory_data[7] => instructionMemory_data[7].IN1
instructionMemory_data[8] => instructionMemory_data[8].IN1
instructionMemory_data[9] => instructionMemory_data[9].IN1
instructionMemory_data[10] => instructionMemory_data[10].IN1
instructionMemory_data[11] => instructionMemory_data[11].IN1
instructionMemory_data[12] => instructionMemory_data[12].IN2
instructionMemory_data[13] => instructionMemory_data[13].IN2
instructionMemory_data[14] => instructionMemory_data[14].IN2
instructionMemory_data[15] => instructionMemory_data[15].IN2
instructionMemory_data[16] => instructionMemory_data[16].IN2
instructionMemory_data[17] => instructionMemory_data[17].IN2
instructionMemory_data[18] => instructionMemory_data[18].IN2
instructionMemory_data[19] => instructionMemory_data[19].IN2
instructionMemory_data[20] => instructionMemory_data[20].IN2
instructionMemory_data[21] => instructionMemory_data[21].IN2
instructionMemory_data[22] => instructionMemory_data[22].IN2
instructionMemory_data[23] => instructionMemory_data[23].IN2
instructionMemory_data[24] => instructionMemory_data[24].IN2
instructionMemory_data[25] => instructionMemory_data[25].IN2
instructionMemory_data[26] => instructionMemory_data[26].IN2
instructionMemory_data[27] => instructionMemory_data[27].IN2
instructionMemory_data[28] => instructionMemory_data[28].IN2
instructionMemory_data[29] => instructionMemory_data[29].IN2
instructionMemory_data[30] => instructionMemory_data[30].IN2
instructionMemory_data[31] => instructionMemory_data[31].IN2
dataMemory_address[0] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[1] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[2] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[3] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[4] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[5] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[6] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[7] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[8] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[9] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[10] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[11] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[12] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[13] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[14] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[15] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[16] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[17] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[18] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[19] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[20] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[21] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[22] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[23] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[24] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[25] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[26] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[27] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[28] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[29] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[30] <= sm_datapath:sm_datapath.ALUResult
dataMemory_address[31] <= sm_datapath:sm_datapath.ALUResult
dataMemory_writeEnable <= sm_controller:sm_controller.port9
dataMemory_writeData[0] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[1] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[2] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[3] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[4] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[5] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[6] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[7] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[8] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[9] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[10] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[11] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[12] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[13] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[14] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[15] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[16] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[17] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[18] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[19] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[20] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[21] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[22] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[23] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[24] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[25] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[26] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[27] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[28] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[29] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[30] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_writeData[31] <= sm_datapath:sm_datapath.dataMemory_writeData
dataMemory_readData[0] => dataMemory_readData[0].IN1
dataMemory_readData[1] => dataMemory_readData[1].IN1
dataMemory_readData[2] => dataMemory_readData[2].IN1
dataMemory_readData[3] => dataMemory_readData[3].IN1
dataMemory_readData[4] => dataMemory_readData[4].IN1
dataMemory_readData[5] => dataMemory_readData[5].IN1
dataMemory_readData[6] => dataMemory_readData[6].IN1
dataMemory_readData[7] => dataMemory_readData[7].IN1
dataMemory_readData[8] => dataMemory_readData[8].IN1
dataMemory_readData[9] => dataMemory_readData[9].IN1
dataMemory_readData[10] => dataMemory_readData[10].IN1
dataMemory_readData[11] => dataMemory_readData[11].IN1
dataMemory_readData[12] => dataMemory_readData[12].IN1
dataMemory_readData[13] => dataMemory_readData[13].IN1
dataMemory_readData[14] => dataMemory_readData[14].IN1
dataMemory_readData[15] => dataMemory_readData[15].IN1
dataMemory_readData[16] => dataMemory_readData[16].IN1
dataMemory_readData[17] => dataMemory_readData[17].IN1
dataMemory_readData[18] => dataMemory_readData[18].IN1
dataMemory_readData[19] => dataMemory_readData[19].IN1
dataMemory_readData[20] => dataMemory_readData[20].IN1
dataMemory_readData[21] => dataMemory_readData[21].IN1
dataMemory_readData[22] => dataMemory_readData[22].IN1
dataMemory_readData[23] => dataMemory_readData[23].IN1
dataMemory_readData[24] => dataMemory_readData[24].IN1
dataMemory_readData[25] => dataMemory_readData[25].IN1
dataMemory_readData[26] => dataMemory_readData[26].IN1
dataMemory_readData[27] => dataMemory_readData[27].IN1
dataMemory_readData[28] => dataMemory_readData[28].IN1
dataMemory_readData[29] => dataMemory_readData[29].IN1
dataMemory_readData[30] => dataMemory_readData[30].IN1
dataMemory_readData[31] => dataMemory_readData[31].IN1


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller
clk => clk.IN1
reset => reset.IN1
Instr[12] => Instr[12].IN1
Instr[13] => Instr[13].IN1
Instr[14] => Instr[14].IN1
Instr[15] => Instr[15].IN1
Instr[16] => ~NO_FANOUT~
Instr[17] => ~NO_FANOUT~
Instr[18] => ~NO_FANOUT~
Instr[19] => ~NO_FANOUT~
Instr[20] => Instr[20].IN1
Instr[21] => Instr[21].IN1
Instr[22] => Instr[22].IN1
Instr[23] => Instr[23].IN1
Instr[24] => Instr[24].IN1
Instr[25] => Instr[25].IN1
Instr[26] => Instr[26].IN1
Instr[27] => Instr[27].IN1
Instr[28] => Instr[28].IN1
Instr[29] => Instr[29].IN1
Instr[30] => Instr[30].IN1
Instr[31] => Instr[31].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
RegSrc[0] <= decoder:decoder.port10
RegSrc[1] <= decoder:decoder.port10
RegWrite <= condlogic:cl.port9
ImmSrc[0] <= decoder:decoder.port9
ImmSrc[1] <= decoder:decoder.port9
ALUSrc <= decoder:decoder.port8
ALUControl[0] <= decoder:decoder.port11
ALUControl[1] <= decoder:decoder.port11
MemWrite <= condlogic:cl.port10
MemtoReg <= decoder:decoder.port7
PCSrc <= condlogic:cl.port8
WD3Src <= decoder:decoder.port12
SrcASrc <= decoder:decoder.port13


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|decoder:decoder
Op[0] => controls.OUTPUTSELECT
Op[0] => Mux0.IN5
Op[0] => Mux1.IN3
Op[0] => controls.OUTPUTSELECT
Op[0] => Mux2.IN5
Op[0] => Mux3.IN5
Op[0] => ImmSrc[0].DATAIN
Op[0] => MemtoReg.DATAIN
Op[1] => Mux0.IN4
Op[1] => Mux1.IN2
Op[1] => Mux2.IN4
Op[1] => controls.OUTPUTSELECT
Op[1] => Mux3.IN4
Op[1] => RegSrc[0].DATAIN
Op[1] => ImmSrc[1].DATAIN
Op[1] => PCS.IN1
Funct[0] => FlagW.IN1
Funct[0] => FlagW.DATAA
Funct[0] => Mux1.IN5
Funct[0] => controls.DATAB
Funct[0] => controls.DATAB
Funct[1] => Mux4.IN19
Funct[1] => Mux5.IN10
Funct[1] => Equal0.IN2
Funct[2] => Mux4.IN18
Funct[2] => Mux5.IN9
Funct[2] => Equal0.IN3
Funct[3] => Mux4.IN17
Funct[3] => Equal0.IN1
Funct[4] => Mux4.IN16
Funct[4] => Mux5.IN8
Funct[4] => Mux1.IN4
Funct[4] => controls.DATAB
Funct[4] => Equal0.IN0
Funct[5] => controls.DATAA
Rd[0] => Equal3.IN3
Rd[1] => Equal3.IN2
Rd[2] => Equal3.IN1
Rd[3] => Equal3.IN0
FlagW[0] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
FlagW[1] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
PCS <= PCS.DB_MAX_OUTPUT_PORT_TYPE
RegW <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MemW <= controls.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[0] <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrc[0] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrc[1] <= controls.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
WD3Src <= controls.DB_MAX_OUTPUT_PORT_TYPE
SrcASrc <= Mux3.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|condlogic:cl
clk => clk.IN2
reset => reset.IN2
Cond[0] => Cond[0].IN1
Cond[1] => Cond[1].IN1
Cond[2] => Cond[2].IN1
Cond[3] => Cond[3].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
FlagW[0] => FlagWrite.IN1
FlagW[1] => FlagWrite.IN1
PCS => PCSrc.IN1
RegW => RegWrite.IN1
MemW => MemWrite.IN1
PCSrc <= PCSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|condlogic:cl|flopenr:flagreg1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|condlogic:cl|flopenr:flagreg0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|condlogic:cl|condcheck:cc
Cond[0] => Mux0.IN14
Cond[1] => Mux0.IN13
Cond[2] => Mux0.IN12
Cond[3] => Mux0.IN11
Flags[0] => ge.IN0
Flags[0] => Mux0.IN18
Flags[0] => Mux0.IN5
Flags[1] => CondEx.IN0
Flags[1] => Mux0.IN17
Flags[1] => Mux0.IN3
Flags[2] => Mux0.IN16
Flags[2] => CondEx.IN1
Flags[2] => CondEx.IN1
Flags[2] => Mux0.IN8
Flags[3] => ge.IN1
Flags[3] => Mux0.IN15
Flags[3] => Mux0.IN4
CondEx <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath
clk => clk.IN2
rst_p => rst_p.IN2
RegSrc[0] => RegSrc[0].IN1
RegSrc[1] => RegSrc[1].IN1
RegWrite => RegWrite.IN1
ImmSrc[0] => ImmSrc[0].IN1
ImmSrc[1] => ImmSrc[1].IN1
ALUSrc => ALUSrc.IN1
ALUControl[0] => ALUControl[0].IN1
ALUControl[1] => ALUControl[1].IN1
MemtoReg => MemtoReg.IN1
PCSrc => PCSrc.IN1
ALUFlags[0] <= alu:alu.port4
ALUFlags[1] <= alu:alu.port4
ALUFlags[2] <= alu:alu.port4
ALUFlags[3] <= alu:alu.port4
regAddr[0] => RA0[0].IN1
regAddr[1] => RA0[1].IN1
regAddr[2] => RA0[2].IN1
regAddr[3] => RA0[3].IN1
regData[0] <= sm_register_file:sm_register_file.read_data0
regData[1] <= sm_register_file:sm_register_file.read_data0
regData[2] <= sm_register_file:sm_register_file.read_data0
regData[3] <= sm_register_file:sm_register_file.read_data0
regData[4] <= sm_register_file:sm_register_file.read_data0
regData[5] <= sm_register_file:sm_register_file.read_data0
regData[6] <= sm_register_file:sm_register_file.read_data0
regData[7] <= sm_register_file:sm_register_file.read_data0
regData[8] <= sm_register_file:sm_register_file.read_data0
regData[9] <= sm_register_file:sm_register_file.read_data0
regData[10] <= sm_register_file:sm_register_file.read_data0
regData[11] <= sm_register_file:sm_register_file.read_data0
regData[12] <= sm_register_file:sm_register_file.read_data0
regData[13] <= sm_register_file:sm_register_file.read_data0
regData[14] <= sm_register_file:sm_register_file.read_data0
regData[15] <= sm_register_file:sm_register_file.read_data0
regData[16] <= sm_register_file:sm_register_file.read_data0
regData[17] <= sm_register_file:sm_register_file.read_data0
regData[18] <= sm_register_file:sm_register_file.read_data0
regData[19] <= sm_register_file:sm_register_file.read_data0
regData[20] <= sm_register_file:sm_register_file.read_data0
regData[21] <= sm_register_file:sm_register_file.read_data0
regData[22] <= sm_register_file:sm_register_file.read_data0
regData[23] <= sm_register_file:sm_register_file.read_data0
regData[24] <= sm_register_file:sm_register_file.read_data0
regData[25] <= sm_register_file:sm_register_file.read_data0
regData[26] <= sm_register_file:sm_register_file.read_data0
regData[27] <= sm_register_file:sm_register_file.read_data0
regData[28] <= sm_register_file:sm_register_file.read_data0
regData[29] <= sm_register_file:sm_register_file.read_data0
regData[30] <= sm_register_file:sm_register_file.read_data0
regData[31] <= sm_register_file:sm_register_file.read_data0
instructionMemory_address[0] <= instructionMemory_address[0].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[1] <= instructionMemory_address[1].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[2] <= instructionMemory_address[2].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[3] <= instructionMemory_address[3].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[4] <= instructionMemory_address[4].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[5] <= instructionMemory_address[5].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[6] <= instructionMemory_address[6].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[7] <= instructionMemory_address[7].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[8] <= instructionMemory_address[8].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[9] <= instructionMemory_address[9].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[10] <= instructionMemory_address[10].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[11] <= instructionMemory_address[11].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[12] <= instructionMemory_address[12].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[13] <= instructionMemory_address[13].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[14] <= instructionMemory_address[14].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[15] <= instructionMemory_address[15].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[16] <= instructionMemory_address[16].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[17] <= instructionMemory_address[17].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[18] <= instructionMemory_address[18].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[19] <= instructionMemory_address[19].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[20] <= instructionMemory_address[20].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[21] <= instructionMemory_address[21].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[22] <= instructionMemory_address[22].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[23] <= instructionMemory_address[23].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[24] <= instructionMemory_address[24].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[25] <= instructionMemory_address[25].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[26] <= instructionMemory_address[26].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[27] <= instructionMemory_address[27].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[28] <= instructionMemory_address[28].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[29] <= instructionMemory_address[29].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[30] <= instructionMemory_address[30].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_address[31] <= instructionMemory_address[31].DB_MAX_OUTPUT_PORT_TYPE
instructionMemory_data[0] => instructionMemory_data[0].IN2
instructionMemory_data[1] => instructionMemory_data[1].IN2
instructionMemory_data[2] => instructionMemory_data[2].IN2
instructionMemory_data[3] => instructionMemory_data[3].IN2
instructionMemory_data[4] => instructionMemory_data[4].IN1
instructionMemory_data[5] => instructionMemory_data[5].IN1
instructionMemory_data[6] => instructionMemory_data[6].IN1
instructionMemory_data[7] => instructionMemory_data[7].IN1
instructionMemory_data[8] => instructionMemory_data[8].IN1
instructionMemory_data[9] => instructionMemory_data[9].IN1
instructionMemory_data[10] => instructionMemory_data[10].IN1
instructionMemory_data[11] => instructionMemory_data[11].IN1
instructionMemory_data[12] => instructionMemory_data[12].IN2
instructionMemory_data[13] => instructionMemory_data[13].IN2
instructionMemory_data[14] => instructionMemory_data[14].IN2
instructionMemory_data[15] => instructionMemory_data[15].IN2
instructionMemory_data[16] => instructionMemory_data[16].IN2
instructionMemory_data[17] => instructionMemory_data[17].IN2
instructionMemory_data[18] => instructionMemory_data[18].IN2
instructionMemory_data[19] => instructionMemory_data[19].IN2
instructionMemory_data[20] => instructionMemory_data[20].IN1
instructionMemory_data[21] => instructionMemory_data[21].IN1
instructionMemory_data[22] => instructionMemory_data[22].IN1
instructionMemory_data[23] => instructionMemory_data[23].IN1
instructionMemory_data[24] => ~NO_FANOUT~
instructionMemory_data[25] => ~NO_FANOUT~
instructionMemory_data[26] => ~NO_FANOUT~
instructionMemory_data[27] => ~NO_FANOUT~
instructionMemory_data[28] => ~NO_FANOUT~
instructionMemory_data[29] => ~NO_FANOUT~
instructionMemory_data[30] => ~NO_FANOUT~
instructionMemory_data[31] => ~NO_FANOUT~
ALUResult[0] <= ALUResult[0].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= ALUResult[1].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= ALUResult[2].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= ALUResult[3].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= ALUResult[4].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= ALUResult[5].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= ALUResult[6].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= ALUResult[7].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= ALUResult[8].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= ALUResult[9].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= ALUResult[10].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= ALUResult[11].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= ALUResult[12].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= ALUResult[13].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= ALUResult[14].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= ALUResult[15].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= ALUResult[16].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= ALUResult[17].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= ALUResult[18].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= ALUResult[19].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= ALUResult[20].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= ALUResult[21].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= ALUResult[22].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= ALUResult[23].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= ALUResult[24].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= ALUResult[25].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= ALUResult[26].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= ALUResult[27].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= ALUResult[28].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= ALUResult[29].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= ALUResult[30].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= ALUResult[31].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[0] <= dataMemory_writeData[0].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[1] <= dataMemory_writeData[1].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[2] <= dataMemory_writeData[2].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[3] <= dataMemory_writeData[3].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[4] <= dataMemory_writeData[4].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[5] <= dataMemory_writeData[5].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[6] <= dataMemory_writeData[6].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[7] <= dataMemory_writeData[7].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[8] <= dataMemory_writeData[8].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[9] <= dataMemory_writeData[9].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[10] <= dataMemory_writeData[10].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[11] <= dataMemory_writeData[11].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[12] <= dataMemory_writeData[12].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[13] <= dataMemory_writeData[13].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[14] <= dataMemory_writeData[14].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[15] <= dataMemory_writeData[15].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[16] <= dataMemory_writeData[16].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[17] <= dataMemory_writeData[17].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[18] <= dataMemory_writeData[18].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[19] <= dataMemory_writeData[19].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[20] <= dataMemory_writeData[20].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[21] <= dataMemory_writeData[21].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[22] <= dataMemory_writeData[22].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[23] <= dataMemory_writeData[23].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[24] <= dataMemory_writeData[24].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[25] <= dataMemory_writeData[25].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[26] <= dataMemory_writeData[26].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[27] <= dataMemory_writeData[27].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[28] <= dataMemory_writeData[28].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[29] <= dataMemory_writeData[29].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[30] <= dataMemory_writeData[30].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_writeData[31] <= dataMemory_writeData[31].DB_MAX_OUTPUT_PORT_TYPE
dataMemory_readData[0] => dataMemory_readData[0].IN1
dataMemory_readData[1] => dataMemory_readData[1].IN1
dataMemory_readData[2] => dataMemory_readData[2].IN1
dataMemory_readData[3] => dataMemory_readData[3].IN1
dataMemory_readData[4] => dataMemory_readData[4].IN1
dataMemory_readData[5] => dataMemory_readData[5].IN1
dataMemory_readData[6] => dataMemory_readData[6].IN1
dataMemory_readData[7] => dataMemory_readData[7].IN1
dataMemory_readData[8] => dataMemory_readData[8].IN1
dataMemory_readData[9] => dataMemory_readData[9].IN1
dataMemory_readData[10] => dataMemory_readData[10].IN1
dataMemory_readData[11] => dataMemory_readData[11].IN1
dataMemory_readData[12] => dataMemory_readData[12].IN1
dataMemory_readData[13] => dataMemory_readData[13].IN1
dataMemory_readData[14] => dataMemory_readData[14].IN1
dataMemory_readData[15] => dataMemory_readData[15].IN1
dataMemory_readData[16] => dataMemory_readData[16].IN1
dataMemory_readData[17] => dataMemory_readData[17].IN1
dataMemory_readData[18] => dataMemory_readData[18].IN1
dataMemory_readData[19] => dataMemory_readData[19].IN1
dataMemory_readData[20] => dataMemory_readData[20].IN1
dataMemory_readData[21] => dataMemory_readData[21].IN1
dataMemory_readData[22] => dataMemory_readData[22].IN1
dataMemory_readData[23] => dataMemory_readData[23].IN1
dataMemory_readData[24] => dataMemory_readData[24].IN1
dataMemory_readData[25] => dataMemory_readData[25].IN1
dataMemory_readData[26] => dataMemory_readData[26].IN1
dataMemory_readData[27] => dataMemory_readData[27].IN1
dataMemory_readData[28] => dataMemory_readData[28].IN1
dataMemory_readData[29] => dataMemory_readData[29].IN1
dataMemory_readData[30] => dataMemory_readData[30].IN1
dataMemory_readData[31] => dataMemory_readData[31].IN1
writeData3Src => writeData3Src.IN2
srcASrc => srcASrc.IN1


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:pcmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|adder:pcadd1
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|adder:pcadd2
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:ra1mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:ra2mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:a3mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file
clk => rf[0][0].CLK
clk => rf[0][1].CLK
clk => rf[0][2].CLK
clk => rf[0][3].CLK
clk => rf[0][4].CLK
clk => rf[0][5].CLK
clk => rf[0][6].CLK
clk => rf[0][7].CLK
clk => rf[0][8].CLK
clk => rf[0][9].CLK
clk => rf[0][10].CLK
clk => rf[0][11].CLK
clk => rf[0][12].CLK
clk => rf[0][13].CLK
clk => rf[0][14].CLK
clk => rf[0][15].CLK
clk => rf[0][16].CLK
clk => rf[0][17].CLK
clk => rf[0][18].CLK
clk => rf[0][19].CLK
clk => rf[0][20].CLK
clk => rf[0][21].CLK
clk => rf[0][22].CLK
clk => rf[0][23].CLK
clk => rf[0][24].CLK
clk => rf[0][25].CLK
clk => rf[0][26].CLK
clk => rf[0][27].CLK
clk => rf[0][28].CLK
clk => rf[0][29].CLK
clk => rf[0][30].CLK
clk => rf[0][31].CLK
clk => rf[1][0].CLK
clk => rf[1][1].CLK
clk => rf[1][2].CLK
clk => rf[1][3].CLK
clk => rf[1][4].CLK
clk => rf[1][5].CLK
clk => rf[1][6].CLK
clk => rf[1][7].CLK
clk => rf[1][8].CLK
clk => rf[1][9].CLK
clk => rf[1][10].CLK
clk => rf[1][11].CLK
clk => rf[1][12].CLK
clk => rf[1][13].CLK
clk => rf[1][14].CLK
clk => rf[1][15].CLK
clk => rf[1][16].CLK
clk => rf[1][17].CLK
clk => rf[1][18].CLK
clk => rf[1][19].CLK
clk => rf[1][20].CLK
clk => rf[1][21].CLK
clk => rf[1][22].CLK
clk => rf[1][23].CLK
clk => rf[1][24].CLK
clk => rf[1][25].CLK
clk => rf[1][26].CLK
clk => rf[1][27].CLK
clk => rf[1][28].CLK
clk => rf[1][29].CLK
clk => rf[1][30].CLK
clk => rf[1][31].CLK
clk => rf[2][0].CLK
clk => rf[2][1].CLK
clk => rf[2][2].CLK
clk => rf[2][3].CLK
clk => rf[2][4].CLK
clk => rf[2][5].CLK
clk => rf[2][6].CLK
clk => rf[2][7].CLK
clk => rf[2][8].CLK
clk => rf[2][9].CLK
clk => rf[2][10].CLK
clk => rf[2][11].CLK
clk => rf[2][12].CLK
clk => rf[2][13].CLK
clk => rf[2][14].CLK
clk => rf[2][15].CLK
clk => rf[2][16].CLK
clk => rf[2][17].CLK
clk => rf[2][18].CLK
clk => rf[2][19].CLK
clk => rf[2][20].CLK
clk => rf[2][21].CLK
clk => rf[2][22].CLK
clk => rf[2][23].CLK
clk => rf[2][24].CLK
clk => rf[2][25].CLK
clk => rf[2][26].CLK
clk => rf[2][27].CLK
clk => rf[2][28].CLK
clk => rf[2][29].CLK
clk => rf[2][30].CLK
clk => rf[2][31].CLK
clk => rf[3][0].CLK
clk => rf[3][1].CLK
clk => rf[3][2].CLK
clk => rf[3][3].CLK
clk => rf[3][4].CLK
clk => rf[3][5].CLK
clk => rf[3][6].CLK
clk => rf[3][7].CLK
clk => rf[3][8].CLK
clk => rf[3][9].CLK
clk => rf[3][10].CLK
clk => rf[3][11].CLK
clk => rf[3][12].CLK
clk => rf[3][13].CLK
clk => rf[3][14].CLK
clk => rf[3][15].CLK
clk => rf[3][16].CLK
clk => rf[3][17].CLK
clk => rf[3][18].CLK
clk => rf[3][19].CLK
clk => rf[3][20].CLK
clk => rf[3][21].CLK
clk => rf[3][22].CLK
clk => rf[3][23].CLK
clk => rf[3][24].CLK
clk => rf[3][25].CLK
clk => rf[3][26].CLK
clk => rf[3][27].CLK
clk => rf[3][28].CLK
clk => rf[3][29].CLK
clk => rf[3][30].CLK
clk => rf[3][31].CLK
clk => rf[4][0].CLK
clk => rf[4][1].CLK
clk => rf[4][2].CLK
clk => rf[4][3].CLK
clk => rf[4][4].CLK
clk => rf[4][5].CLK
clk => rf[4][6].CLK
clk => rf[4][7].CLK
clk => rf[4][8].CLK
clk => rf[4][9].CLK
clk => rf[4][10].CLK
clk => rf[4][11].CLK
clk => rf[4][12].CLK
clk => rf[4][13].CLK
clk => rf[4][14].CLK
clk => rf[4][15].CLK
clk => rf[4][16].CLK
clk => rf[4][17].CLK
clk => rf[4][18].CLK
clk => rf[4][19].CLK
clk => rf[4][20].CLK
clk => rf[4][21].CLK
clk => rf[4][22].CLK
clk => rf[4][23].CLK
clk => rf[4][24].CLK
clk => rf[4][25].CLK
clk => rf[4][26].CLK
clk => rf[4][27].CLK
clk => rf[4][28].CLK
clk => rf[4][29].CLK
clk => rf[4][30].CLK
clk => rf[4][31].CLK
clk => rf[5][0].CLK
clk => rf[5][1].CLK
clk => rf[5][2].CLK
clk => rf[5][3].CLK
clk => rf[5][4].CLK
clk => rf[5][5].CLK
clk => rf[5][6].CLK
clk => rf[5][7].CLK
clk => rf[5][8].CLK
clk => rf[5][9].CLK
clk => rf[5][10].CLK
clk => rf[5][11].CLK
clk => rf[5][12].CLK
clk => rf[5][13].CLK
clk => rf[5][14].CLK
clk => rf[5][15].CLK
clk => rf[5][16].CLK
clk => rf[5][17].CLK
clk => rf[5][18].CLK
clk => rf[5][19].CLK
clk => rf[5][20].CLK
clk => rf[5][21].CLK
clk => rf[5][22].CLK
clk => rf[5][23].CLK
clk => rf[5][24].CLK
clk => rf[5][25].CLK
clk => rf[5][26].CLK
clk => rf[5][27].CLK
clk => rf[5][28].CLK
clk => rf[5][29].CLK
clk => rf[5][30].CLK
clk => rf[5][31].CLK
clk => rf[6][0].CLK
clk => rf[6][1].CLK
clk => rf[6][2].CLK
clk => rf[6][3].CLK
clk => rf[6][4].CLK
clk => rf[6][5].CLK
clk => rf[6][6].CLK
clk => rf[6][7].CLK
clk => rf[6][8].CLK
clk => rf[6][9].CLK
clk => rf[6][10].CLK
clk => rf[6][11].CLK
clk => rf[6][12].CLK
clk => rf[6][13].CLK
clk => rf[6][14].CLK
clk => rf[6][15].CLK
clk => rf[6][16].CLK
clk => rf[6][17].CLK
clk => rf[6][18].CLK
clk => rf[6][19].CLK
clk => rf[6][20].CLK
clk => rf[6][21].CLK
clk => rf[6][22].CLK
clk => rf[6][23].CLK
clk => rf[6][24].CLK
clk => rf[6][25].CLK
clk => rf[6][26].CLK
clk => rf[6][27].CLK
clk => rf[6][28].CLK
clk => rf[6][29].CLK
clk => rf[6][30].CLK
clk => rf[6][31].CLK
clk => rf[7][0].CLK
clk => rf[7][1].CLK
clk => rf[7][2].CLK
clk => rf[7][3].CLK
clk => rf[7][4].CLK
clk => rf[7][5].CLK
clk => rf[7][6].CLK
clk => rf[7][7].CLK
clk => rf[7][8].CLK
clk => rf[7][9].CLK
clk => rf[7][10].CLK
clk => rf[7][11].CLK
clk => rf[7][12].CLK
clk => rf[7][13].CLK
clk => rf[7][14].CLK
clk => rf[7][15].CLK
clk => rf[7][16].CLK
clk => rf[7][17].CLK
clk => rf[7][18].CLK
clk => rf[7][19].CLK
clk => rf[7][20].CLK
clk => rf[7][21].CLK
clk => rf[7][22].CLK
clk => rf[7][23].CLK
clk => rf[7][24].CLK
clk => rf[7][25].CLK
clk => rf[7][26].CLK
clk => rf[7][27].CLK
clk => rf[7][28].CLK
clk => rf[7][29].CLK
clk => rf[7][30].CLK
clk => rf[7][31].CLK
clk => rf[8][0].CLK
clk => rf[8][1].CLK
clk => rf[8][2].CLK
clk => rf[8][3].CLK
clk => rf[8][4].CLK
clk => rf[8][5].CLK
clk => rf[8][6].CLK
clk => rf[8][7].CLK
clk => rf[8][8].CLK
clk => rf[8][9].CLK
clk => rf[8][10].CLK
clk => rf[8][11].CLK
clk => rf[8][12].CLK
clk => rf[8][13].CLK
clk => rf[8][14].CLK
clk => rf[8][15].CLK
clk => rf[8][16].CLK
clk => rf[8][17].CLK
clk => rf[8][18].CLK
clk => rf[8][19].CLK
clk => rf[8][20].CLK
clk => rf[8][21].CLK
clk => rf[8][22].CLK
clk => rf[8][23].CLK
clk => rf[8][24].CLK
clk => rf[8][25].CLK
clk => rf[8][26].CLK
clk => rf[8][27].CLK
clk => rf[8][28].CLK
clk => rf[8][29].CLK
clk => rf[8][30].CLK
clk => rf[8][31].CLK
clk => rf[9][0].CLK
clk => rf[9][1].CLK
clk => rf[9][2].CLK
clk => rf[9][3].CLK
clk => rf[9][4].CLK
clk => rf[9][5].CLK
clk => rf[9][6].CLK
clk => rf[9][7].CLK
clk => rf[9][8].CLK
clk => rf[9][9].CLK
clk => rf[9][10].CLK
clk => rf[9][11].CLK
clk => rf[9][12].CLK
clk => rf[9][13].CLK
clk => rf[9][14].CLK
clk => rf[9][15].CLK
clk => rf[9][16].CLK
clk => rf[9][17].CLK
clk => rf[9][18].CLK
clk => rf[9][19].CLK
clk => rf[9][20].CLK
clk => rf[9][21].CLK
clk => rf[9][22].CLK
clk => rf[9][23].CLK
clk => rf[9][24].CLK
clk => rf[9][25].CLK
clk => rf[9][26].CLK
clk => rf[9][27].CLK
clk => rf[9][28].CLK
clk => rf[9][29].CLK
clk => rf[9][30].CLK
clk => rf[9][31].CLK
clk => rf[10][0].CLK
clk => rf[10][1].CLK
clk => rf[10][2].CLK
clk => rf[10][3].CLK
clk => rf[10][4].CLK
clk => rf[10][5].CLK
clk => rf[10][6].CLK
clk => rf[10][7].CLK
clk => rf[10][8].CLK
clk => rf[10][9].CLK
clk => rf[10][10].CLK
clk => rf[10][11].CLK
clk => rf[10][12].CLK
clk => rf[10][13].CLK
clk => rf[10][14].CLK
clk => rf[10][15].CLK
clk => rf[10][16].CLK
clk => rf[10][17].CLK
clk => rf[10][18].CLK
clk => rf[10][19].CLK
clk => rf[10][20].CLK
clk => rf[10][21].CLK
clk => rf[10][22].CLK
clk => rf[10][23].CLK
clk => rf[10][24].CLK
clk => rf[10][25].CLK
clk => rf[10][26].CLK
clk => rf[10][27].CLK
clk => rf[10][28].CLK
clk => rf[10][29].CLK
clk => rf[10][30].CLK
clk => rf[10][31].CLK
clk => rf[11][0].CLK
clk => rf[11][1].CLK
clk => rf[11][2].CLK
clk => rf[11][3].CLK
clk => rf[11][4].CLK
clk => rf[11][5].CLK
clk => rf[11][6].CLK
clk => rf[11][7].CLK
clk => rf[11][8].CLK
clk => rf[11][9].CLK
clk => rf[11][10].CLK
clk => rf[11][11].CLK
clk => rf[11][12].CLK
clk => rf[11][13].CLK
clk => rf[11][14].CLK
clk => rf[11][15].CLK
clk => rf[11][16].CLK
clk => rf[11][17].CLK
clk => rf[11][18].CLK
clk => rf[11][19].CLK
clk => rf[11][20].CLK
clk => rf[11][21].CLK
clk => rf[11][22].CLK
clk => rf[11][23].CLK
clk => rf[11][24].CLK
clk => rf[11][25].CLK
clk => rf[11][26].CLK
clk => rf[11][27].CLK
clk => rf[11][28].CLK
clk => rf[11][29].CLK
clk => rf[11][30].CLK
clk => rf[11][31].CLK
clk => rf[12][0].CLK
clk => rf[12][1].CLK
clk => rf[12][2].CLK
clk => rf[12][3].CLK
clk => rf[12][4].CLK
clk => rf[12][5].CLK
clk => rf[12][6].CLK
clk => rf[12][7].CLK
clk => rf[12][8].CLK
clk => rf[12][9].CLK
clk => rf[12][10].CLK
clk => rf[12][11].CLK
clk => rf[12][12].CLK
clk => rf[12][13].CLK
clk => rf[12][14].CLK
clk => rf[12][15].CLK
clk => rf[12][16].CLK
clk => rf[12][17].CLK
clk => rf[12][18].CLK
clk => rf[12][19].CLK
clk => rf[12][20].CLK
clk => rf[12][21].CLK
clk => rf[12][22].CLK
clk => rf[12][23].CLK
clk => rf[12][24].CLK
clk => rf[12][25].CLK
clk => rf[12][26].CLK
clk => rf[12][27].CLK
clk => rf[12][28].CLK
clk => rf[12][29].CLK
clk => rf[12][30].CLK
clk => rf[12][31].CLK
clk => rf[13][0].CLK
clk => rf[13][1].CLK
clk => rf[13][2].CLK
clk => rf[13][3].CLK
clk => rf[13][4].CLK
clk => rf[13][5].CLK
clk => rf[13][6].CLK
clk => rf[13][7].CLK
clk => rf[13][8].CLK
clk => rf[13][9].CLK
clk => rf[13][10].CLK
clk => rf[13][11].CLK
clk => rf[13][12].CLK
clk => rf[13][13].CLK
clk => rf[13][14].CLK
clk => rf[13][15].CLK
clk => rf[13][16].CLK
clk => rf[13][17].CLK
clk => rf[13][18].CLK
clk => rf[13][19].CLK
clk => rf[13][20].CLK
clk => rf[13][21].CLK
clk => rf[13][22].CLK
clk => rf[13][23].CLK
clk => rf[13][24].CLK
clk => rf[13][25].CLK
clk => rf[13][26].CLK
clk => rf[13][27].CLK
clk => rf[13][28].CLK
clk => rf[13][29].CLK
clk => rf[13][30].CLK
clk => rf[13][31].CLK
clk => rf[14][0].CLK
clk => rf[14][1].CLK
clk => rf[14][2].CLK
clk => rf[14][3].CLK
clk => rf[14][4].CLK
clk => rf[14][5].CLK
clk => rf[14][6].CLK
clk => rf[14][7].CLK
clk => rf[14][8].CLK
clk => rf[14][9].CLK
clk => rf[14][10].CLK
clk => rf[14][11].CLK
clk => rf[14][12].CLK
clk => rf[14][13].CLK
clk => rf[14][14].CLK
clk => rf[14][15].CLK
clk => rf[14][16].CLK
clk => rf[14][17].CLK
clk => rf[14][18].CLK
clk => rf[14][19].CLK
clk => rf[14][20].CLK
clk => rf[14][21].CLK
clk => rf[14][22].CLK
clk => rf[14][23].CLK
clk => rf[14][24].CLK
clk => rf[14][25].CLK
clk => rf[14][26].CLK
clk => rf[14][27].CLK
clk => rf[14][28].CLK
clk => rf[14][29].CLK
clk => rf[14][30].CLK
clk => rf[14][31].CLK
rst_p => rf[0][0].ACLR
rst_p => rf[0][1].ACLR
rst_p => rf[0][2].ACLR
rst_p => rf[0][3].ACLR
rst_p => rf[0][4].ACLR
rst_p => rf[0][5].ACLR
rst_p => rf[0][6].ACLR
rst_p => rf[0][7].ACLR
rst_p => rf[0][8].ACLR
rst_p => rf[0][9].ACLR
rst_p => rf[0][10].ACLR
rst_p => rf[0][11].ACLR
rst_p => rf[0][12].ACLR
rst_p => rf[0][13].ACLR
rst_p => rf[0][14].ACLR
rst_p => rf[0][15].ACLR
rst_p => rf[0][16].ACLR
rst_p => rf[0][17].ACLR
rst_p => rf[0][18].ACLR
rst_p => rf[0][19].ACLR
rst_p => rf[0][20].ACLR
rst_p => rf[0][21].ACLR
rst_p => rf[0][22].ACLR
rst_p => rf[0][23].ACLR
rst_p => rf[0][24].ACLR
rst_p => rf[0][25].ACLR
rst_p => rf[0][26].ACLR
rst_p => rf[0][27].ACLR
rst_p => rf[0][28].ACLR
rst_p => rf[0][29].ACLR
rst_p => rf[0][30].ACLR
rst_p => rf[0][31].ACLR
rst_p => rf[1][0].ACLR
rst_p => rf[1][1].ACLR
rst_p => rf[1][2].ACLR
rst_p => rf[1][3].ACLR
rst_p => rf[1][4].ACLR
rst_p => rf[1][5].ACLR
rst_p => rf[1][6].ACLR
rst_p => rf[1][7].ACLR
rst_p => rf[1][8].ACLR
rst_p => rf[1][9].ACLR
rst_p => rf[1][10].ACLR
rst_p => rf[1][11].ACLR
rst_p => rf[1][12].ACLR
rst_p => rf[1][13].ACLR
rst_p => rf[1][14].ACLR
rst_p => rf[1][15].ACLR
rst_p => rf[1][16].ACLR
rst_p => rf[1][17].ACLR
rst_p => rf[1][18].ACLR
rst_p => rf[1][19].ACLR
rst_p => rf[1][20].ACLR
rst_p => rf[1][21].ACLR
rst_p => rf[1][22].ACLR
rst_p => rf[1][23].ACLR
rst_p => rf[1][24].ACLR
rst_p => rf[1][25].ACLR
rst_p => rf[1][26].ACLR
rst_p => rf[1][27].ACLR
rst_p => rf[1][28].ACLR
rst_p => rf[1][29].ACLR
rst_p => rf[1][30].ACLR
rst_p => rf[1][31].ACLR
rst_p => rf[2][0].ACLR
rst_p => rf[2][1].ACLR
rst_p => rf[2][2].ACLR
rst_p => rf[2][3].ACLR
rst_p => rf[2][4].ACLR
rst_p => rf[2][5].ACLR
rst_p => rf[2][6].ACLR
rst_p => rf[2][7].ACLR
rst_p => rf[2][8].ACLR
rst_p => rf[2][9].ACLR
rst_p => rf[2][10].ACLR
rst_p => rf[2][11].ACLR
rst_p => rf[2][12].ACLR
rst_p => rf[2][13].ACLR
rst_p => rf[2][14].ACLR
rst_p => rf[2][15].ACLR
rst_p => rf[2][16].ACLR
rst_p => rf[2][17].ACLR
rst_p => rf[2][18].ACLR
rst_p => rf[2][19].ACLR
rst_p => rf[2][20].ACLR
rst_p => rf[2][21].ACLR
rst_p => rf[2][22].ACLR
rst_p => rf[2][23].ACLR
rst_p => rf[2][24].ACLR
rst_p => rf[2][25].ACLR
rst_p => rf[2][26].ACLR
rst_p => rf[2][27].ACLR
rst_p => rf[2][28].ACLR
rst_p => rf[2][29].ACLR
rst_p => rf[2][30].ACLR
rst_p => rf[2][31].ACLR
rst_p => rf[3][0].ACLR
rst_p => rf[3][1].ACLR
rst_p => rf[3][2].ACLR
rst_p => rf[3][3].ACLR
rst_p => rf[3][4].ACLR
rst_p => rf[3][5].ACLR
rst_p => rf[3][6].ACLR
rst_p => rf[3][7].ACLR
rst_p => rf[3][8].ACLR
rst_p => rf[3][9].ACLR
rst_p => rf[3][10].ACLR
rst_p => rf[3][11].ACLR
rst_p => rf[3][12].ACLR
rst_p => rf[3][13].ACLR
rst_p => rf[3][14].ACLR
rst_p => rf[3][15].ACLR
rst_p => rf[3][16].ACLR
rst_p => rf[3][17].ACLR
rst_p => rf[3][18].ACLR
rst_p => rf[3][19].ACLR
rst_p => rf[3][20].ACLR
rst_p => rf[3][21].ACLR
rst_p => rf[3][22].ACLR
rst_p => rf[3][23].ACLR
rst_p => rf[3][24].ACLR
rst_p => rf[3][25].ACLR
rst_p => rf[3][26].ACLR
rst_p => rf[3][27].ACLR
rst_p => rf[3][28].ACLR
rst_p => rf[3][29].ACLR
rst_p => rf[3][30].ACLR
rst_p => rf[3][31].ACLR
rst_p => rf[4][0].ACLR
rst_p => rf[4][1].ACLR
rst_p => rf[4][2].ACLR
rst_p => rf[4][3].ACLR
rst_p => rf[4][4].ACLR
rst_p => rf[4][5].ACLR
rst_p => rf[4][6].ACLR
rst_p => rf[4][7].ACLR
rst_p => rf[4][8].ACLR
rst_p => rf[4][9].ACLR
rst_p => rf[4][10].ACLR
rst_p => rf[4][11].ACLR
rst_p => rf[4][12].ACLR
rst_p => rf[4][13].ACLR
rst_p => rf[4][14].ACLR
rst_p => rf[4][15].ACLR
rst_p => rf[4][16].ACLR
rst_p => rf[4][17].ACLR
rst_p => rf[4][18].ACLR
rst_p => rf[4][19].ACLR
rst_p => rf[4][20].ACLR
rst_p => rf[4][21].ACLR
rst_p => rf[4][22].ACLR
rst_p => rf[4][23].ACLR
rst_p => rf[4][24].ACLR
rst_p => rf[4][25].ACLR
rst_p => rf[4][26].ACLR
rst_p => rf[4][27].ACLR
rst_p => rf[4][28].ACLR
rst_p => rf[4][29].ACLR
rst_p => rf[4][30].ACLR
rst_p => rf[4][31].ACLR
rst_p => rf[5][0].ACLR
rst_p => rf[5][1].ACLR
rst_p => rf[5][2].ACLR
rst_p => rf[5][3].ACLR
rst_p => rf[5][4].ACLR
rst_p => rf[5][5].ACLR
rst_p => rf[5][6].ACLR
rst_p => rf[5][7].ACLR
rst_p => rf[5][8].ACLR
rst_p => rf[5][9].ACLR
rst_p => rf[5][10].ACLR
rst_p => rf[5][11].ACLR
rst_p => rf[5][12].ACLR
rst_p => rf[5][13].ACLR
rst_p => rf[5][14].ACLR
rst_p => rf[5][15].ACLR
rst_p => rf[5][16].ACLR
rst_p => rf[5][17].ACLR
rst_p => rf[5][18].ACLR
rst_p => rf[5][19].ACLR
rst_p => rf[5][20].ACLR
rst_p => rf[5][21].ACLR
rst_p => rf[5][22].ACLR
rst_p => rf[5][23].ACLR
rst_p => rf[5][24].ACLR
rst_p => rf[5][25].ACLR
rst_p => rf[5][26].ACLR
rst_p => rf[5][27].ACLR
rst_p => rf[5][28].ACLR
rst_p => rf[5][29].ACLR
rst_p => rf[5][30].ACLR
rst_p => rf[5][31].ACLR
rst_p => rf[6][0].ACLR
rst_p => rf[6][1].ACLR
rst_p => rf[6][2].ACLR
rst_p => rf[6][3].ACLR
rst_p => rf[6][4].ACLR
rst_p => rf[6][5].ACLR
rst_p => rf[6][6].ACLR
rst_p => rf[6][7].ACLR
rst_p => rf[6][8].ACLR
rst_p => rf[6][9].ACLR
rst_p => rf[6][10].ACLR
rst_p => rf[6][11].ACLR
rst_p => rf[6][12].ACLR
rst_p => rf[6][13].ACLR
rst_p => rf[6][14].ACLR
rst_p => rf[6][15].ACLR
rst_p => rf[6][16].ACLR
rst_p => rf[6][17].ACLR
rst_p => rf[6][18].ACLR
rst_p => rf[6][19].ACLR
rst_p => rf[6][20].ACLR
rst_p => rf[6][21].ACLR
rst_p => rf[6][22].ACLR
rst_p => rf[6][23].ACLR
rst_p => rf[6][24].ACLR
rst_p => rf[6][25].ACLR
rst_p => rf[6][26].ACLR
rst_p => rf[6][27].ACLR
rst_p => rf[6][28].ACLR
rst_p => rf[6][29].ACLR
rst_p => rf[6][30].ACLR
rst_p => rf[6][31].ACLR
rst_p => rf[7][0].ACLR
rst_p => rf[7][1].ACLR
rst_p => rf[7][2].ACLR
rst_p => rf[7][3].ACLR
rst_p => rf[7][4].ACLR
rst_p => rf[7][5].ACLR
rst_p => rf[7][6].ACLR
rst_p => rf[7][7].ACLR
rst_p => rf[7][8].ACLR
rst_p => rf[7][9].ACLR
rst_p => rf[7][10].ACLR
rst_p => rf[7][11].ACLR
rst_p => rf[7][12].ACLR
rst_p => rf[7][13].ACLR
rst_p => rf[7][14].ACLR
rst_p => rf[7][15].ACLR
rst_p => rf[7][16].ACLR
rst_p => rf[7][17].ACLR
rst_p => rf[7][18].ACLR
rst_p => rf[7][19].ACLR
rst_p => rf[7][20].ACLR
rst_p => rf[7][21].ACLR
rst_p => rf[7][22].ACLR
rst_p => rf[7][23].ACLR
rst_p => rf[7][24].ACLR
rst_p => rf[7][25].ACLR
rst_p => rf[7][26].ACLR
rst_p => rf[7][27].ACLR
rst_p => rf[7][28].ACLR
rst_p => rf[7][29].ACLR
rst_p => rf[7][30].ACLR
rst_p => rf[7][31].ACLR
rst_p => rf[8][0].ACLR
rst_p => rf[8][1].ACLR
rst_p => rf[8][2].ACLR
rst_p => rf[8][3].ACLR
rst_p => rf[8][4].ACLR
rst_p => rf[8][5].ACLR
rst_p => rf[8][6].ACLR
rst_p => rf[8][7].ACLR
rst_p => rf[8][8].ACLR
rst_p => rf[8][9].ACLR
rst_p => rf[8][10].ACLR
rst_p => rf[8][11].ACLR
rst_p => rf[8][12].ACLR
rst_p => rf[8][13].ACLR
rst_p => rf[8][14].ACLR
rst_p => rf[8][15].ACLR
rst_p => rf[8][16].ACLR
rst_p => rf[8][17].ACLR
rst_p => rf[8][18].ACLR
rst_p => rf[8][19].ACLR
rst_p => rf[8][20].ACLR
rst_p => rf[8][21].ACLR
rst_p => rf[8][22].ACLR
rst_p => rf[8][23].ACLR
rst_p => rf[8][24].ACLR
rst_p => rf[8][25].ACLR
rst_p => rf[8][26].ACLR
rst_p => rf[8][27].ACLR
rst_p => rf[8][28].ACLR
rst_p => rf[8][29].ACLR
rst_p => rf[8][30].ACLR
rst_p => rf[8][31].ACLR
rst_p => rf[9][0].ACLR
rst_p => rf[9][1].ACLR
rst_p => rf[9][2].ACLR
rst_p => rf[9][3].ACLR
rst_p => rf[9][4].ACLR
rst_p => rf[9][5].ACLR
rst_p => rf[9][6].ACLR
rst_p => rf[9][7].ACLR
rst_p => rf[9][8].ACLR
rst_p => rf[9][9].ACLR
rst_p => rf[9][10].ACLR
rst_p => rf[9][11].ACLR
rst_p => rf[9][12].ACLR
rst_p => rf[9][13].ACLR
rst_p => rf[9][14].ACLR
rst_p => rf[9][15].ACLR
rst_p => rf[9][16].ACLR
rst_p => rf[9][17].ACLR
rst_p => rf[9][18].ACLR
rst_p => rf[9][19].ACLR
rst_p => rf[9][20].ACLR
rst_p => rf[9][21].ACLR
rst_p => rf[9][22].ACLR
rst_p => rf[9][23].ACLR
rst_p => rf[9][24].ACLR
rst_p => rf[9][25].ACLR
rst_p => rf[9][26].ACLR
rst_p => rf[9][27].ACLR
rst_p => rf[9][28].ACLR
rst_p => rf[9][29].ACLR
rst_p => rf[9][30].ACLR
rst_p => rf[9][31].ACLR
rst_p => rf[10][0].ACLR
rst_p => rf[10][1].ACLR
rst_p => rf[10][2].ACLR
rst_p => rf[10][3].ACLR
rst_p => rf[10][4].ACLR
rst_p => rf[10][5].ACLR
rst_p => rf[10][6].ACLR
rst_p => rf[10][7].ACLR
rst_p => rf[10][8].ACLR
rst_p => rf[10][9].ACLR
rst_p => rf[10][10].ACLR
rst_p => rf[10][11].ACLR
rst_p => rf[10][12].ACLR
rst_p => rf[10][13].ACLR
rst_p => rf[10][14].ACLR
rst_p => rf[10][15].ACLR
rst_p => rf[10][16].ACLR
rst_p => rf[10][17].ACLR
rst_p => rf[10][18].ACLR
rst_p => rf[10][19].ACLR
rst_p => rf[10][20].ACLR
rst_p => rf[10][21].ACLR
rst_p => rf[10][22].ACLR
rst_p => rf[10][23].ACLR
rst_p => rf[10][24].ACLR
rst_p => rf[10][25].ACLR
rst_p => rf[10][26].ACLR
rst_p => rf[10][27].ACLR
rst_p => rf[10][28].ACLR
rst_p => rf[10][29].ACLR
rst_p => rf[10][30].ACLR
rst_p => rf[10][31].ACLR
rst_p => rf[11][0].ACLR
rst_p => rf[11][1].ACLR
rst_p => rf[11][2].ACLR
rst_p => rf[11][3].ACLR
rst_p => rf[11][4].ACLR
rst_p => rf[11][5].ACLR
rst_p => rf[11][6].ACLR
rst_p => rf[11][7].ACLR
rst_p => rf[11][8].ACLR
rst_p => rf[11][9].ACLR
rst_p => rf[11][10].ACLR
rst_p => rf[11][11].ACLR
rst_p => rf[11][12].ACLR
rst_p => rf[11][13].ACLR
rst_p => rf[11][14].ACLR
rst_p => rf[11][15].ACLR
rst_p => rf[11][16].ACLR
rst_p => rf[11][17].ACLR
rst_p => rf[11][18].ACLR
rst_p => rf[11][19].ACLR
rst_p => rf[11][20].ACLR
rst_p => rf[11][21].ACLR
rst_p => rf[11][22].ACLR
rst_p => rf[11][23].ACLR
rst_p => rf[11][24].ACLR
rst_p => rf[11][25].ACLR
rst_p => rf[11][26].ACLR
rst_p => rf[11][27].ACLR
rst_p => rf[11][28].ACLR
rst_p => rf[11][29].ACLR
rst_p => rf[11][30].ACLR
rst_p => rf[11][31].ACLR
rst_p => rf[12][0].ACLR
rst_p => rf[12][1].ACLR
rst_p => rf[12][2].ACLR
rst_p => rf[12][3].ACLR
rst_p => rf[12][4].ACLR
rst_p => rf[12][5].ACLR
rst_p => rf[12][6].ACLR
rst_p => rf[12][7].ACLR
rst_p => rf[12][8].ACLR
rst_p => rf[12][9].ACLR
rst_p => rf[12][10].ACLR
rst_p => rf[12][11].ACLR
rst_p => rf[12][12].ACLR
rst_p => rf[12][13].ACLR
rst_p => rf[12][14].ACLR
rst_p => rf[12][15].ACLR
rst_p => rf[12][16].ACLR
rst_p => rf[12][17].ACLR
rst_p => rf[12][18].ACLR
rst_p => rf[12][19].ACLR
rst_p => rf[12][20].ACLR
rst_p => rf[12][21].ACLR
rst_p => rf[12][22].ACLR
rst_p => rf[12][23].ACLR
rst_p => rf[12][24].ACLR
rst_p => rf[12][25].ACLR
rst_p => rf[12][26].ACLR
rst_p => rf[12][27].ACLR
rst_p => rf[12][28].ACLR
rst_p => rf[12][29].ACLR
rst_p => rf[12][30].ACLR
rst_p => rf[12][31].ACLR
rst_p => rf[13][0].ACLR
rst_p => rf[13][1].ACLR
rst_p => rf[13][2].ACLR
rst_p => rf[13][3].ACLR
rst_p => rf[13][4].ACLR
rst_p => rf[13][5].ACLR
rst_p => rf[13][6].ACLR
rst_p => rf[13][7].ACLR
rst_p => rf[13][8].ACLR
rst_p => rf[13][9].ACLR
rst_p => rf[13][10].ACLR
rst_p => rf[13][11].ACLR
rst_p => rf[13][12].ACLR
rst_p => rf[13][13].ACLR
rst_p => rf[13][14].ACLR
rst_p => rf[13][15].ACLR
rst_p => rf[13][16].ACLR
rst_p => rf[13][17].ACLR
rst_p => rf[13][18].ACLR
rst_p => rf[13][19].ACLR
rst_p => rf[13][20].ACLR
rst_p => rf[13][21].ACLR
rst_p => rf[13][22].ACLR
rst_p => rf[13][23].ACLR
rst_p => rf[13][24].ACLR
rst_p => rf[13][25].ACLR
rst_p => rf[13][26].ACLR
rst_p => rf[13][27].ACLR
rst_p => rf[13][28].ACLR
rst_p => rf[13][29].ACLR
rst_p => rf[13][30].ACLR
rst_p => rf[13][31].ACLR
rst_p => rf[14][0].ACLR
rst_p => rf[14][1].ACLR
rst_p => rf[14][2].ACLR
rst_p => rf[14][3].ACLR
rst_p => rf[14][4].ACLR
rst_p => rf[14][5].ACLR
rst_p => rf[14][6].ACLR
rst_p => rf[14][7].ACLR
rst_p => rf[14][8].ACLR
rst_p => rf[14][9].ACLR
rst_p => rf[14][10].ACLR
rst_p => rf[14][11].ACLR
rst_p => rf[14][12].ACLR
rst_p => rf[14][13].ACLR
rst_p => rf[14][14].ACLR
rst_p => rf[14][15].ACLR
rst_p => rf[14][16].ACLR
rst_p => rf[14][17].ACLR
rst_p => rf[14][18].ACLR
rst_p => rf[14][19].ACLR
rst_p => rf[14][20].ACLR
rst_p => rf[14][21].ACLR
rst_p => rf[14][22].ACLR
rst_p => rf[14][23].ACLR
rst_p => rf[14][24].ACLR
rst_p => rf[14][25].ACLR
rst_p => rf[14][26].ACLR
rst_p => rf[14][27].ACLR
rst_p => rf[14][28].ACLR
rst_p => rf[14][29].ACLR
rst_p => rf[14][30].ACLR
rst_p => rf[14][31].ACLR
read_adress0[0] => Mux0.IN4
read_adress0[0] => Mux1.IN4
read_adress0[0] => Mux2.IN4
read_adress0[0] => Mux3.IN4
read_adress0[0] => Mux4.IN4
read_adress0[0] => Mux5.IN4
read_adress0[0] => Mux6.IN4
read_adress0[0] => Mux7.IN4
read_adress0[0] => Mux8.IN4
read_adress0[0] => Mux9.IN4
read_adress0[0] => Mux10.IN4
read_adress0[0] => Mux11.IN4
read_adress0[0] => Mux12.IN4
read_adress0[0] => Mux13.IN4
read_adress0[0] => Mux14.IN4
read_adress0[0] => Mux15.IN4
read_adress0[0] => Mux16.IN4
read_adress0[0] => Mux17.IN4
read_adress0[0] => Mux18.IN4
read_adress0[0] => Mux19.IN4
read_adress0[0] => Mux20.IN4
read_adress0[0] => Mux21.IN4
read_adress0[0] => Mux22.IN4
read_adress0[0] => Mux23.IN4
read_adress0[0] => Mux24.IN4
read_adress0[0] => Mux25.IN4
read_adress0[0] => Mux26.IN4
read_adress0[0] => Mux27.IN4
read_adress0[0] => Mux28.IN4
read_adress0[0] => Mux29.IN4
read_adress0[0] => Mux30.IN4
read_adress0[0] => Mux31.IN4
read_adress0[0] => Equal0.IN3
read_adress0[1] => Mux0.IN3
read_adress0[1] => Mux1.IN3
read_adress0[1] => Mux2.IN3
read_adress0[1] => Mux3.IN3
read_adress0[1] => Mux4.IN3
read_adress0[1] => Mux5.IN3
read_adress0[1] => Mux6.IN3
read_adress0[1] => Mux7.IN3
read_adress0[1] => Mux8.IN3
read_adress0[1] => Mux9.IN3
read_adress0[1] => Mux10.IN3
read_adress0[1] => Mux11.IN3
read_adress0[1] => Mux12.IN3
read_adress0[1] => Mux13.IN3
read_adress0[1] => Mux14.IN3
read_adress0[1] => Mux15.IN3
read_adress0[1] => Mux16.IN3
read_adress0[1] => Mux17.IN3
read_adress0[1] => Mux18.IN3
read_adress0[1] => Mux19.IN3
read_adress0[1] => Mux20.IN3
read_adress0[1] => Mux21.IN3
read_adress0[1] => Mux22.IN3
read_adress0[1] => Mux23.IN3
read_adress0[1] => Mux24.IN3
read_adress0[1] => Mux25.IN3
read_adress0[1] => Mux26.IN3
read_adress0[1] => Mux27.IN3
read_adress0[1] => Mux28.IN3
read_adress0[1] => Mux29.IN3
read_adress0[1] => Mux30.IN3
read_adress0[1] => Mux31.IN3
read_adress0[1] => Equal0.IN2
read_adress0[2] => Mux0.IN2
read_adress0[2] => Mux1.IN2
read_adress0[2] => Mux2.IN2
read_adress0[2] => Mux3.IN2
read_adress0[2] => Mux4.IN2
read_adress0[2] => Mux5.IN2
read_adress0[2] => Mux6.IN2
read_adress0[2] => Mux7.IN2
read_adress0[2] => Mux8.IN2
read_adress0[2] => Mux9.IN2
read_adress0[2] => Mux10.IN2
read_adress0[2] => Mux11.IN2
read_adress0[2] => Mux12.IN2
read_adress0[2] => Mux13.IN2
read_adress0[2] => Mux14.IN2
read_adress0[2] => Mux15.IN2
read_adress0[2] => Mux16.IN2
read_adress0[2] => Mux17.IN2
read_adress0[2] => Mux18.IN2
read_adress0[2] => Mux19.IN2
read_adress0[2] => Mux20.IN2
read_adress0[2] => Mux21.IN2
read_adress0[2] => Mux22.IN2
read_adress0[2] => Mux23.IN2
read_adress0[2] => Mux24.IN2
read_adress0[2] => Mux25.IN2
read_adress0[2] => Mux26.IN2
read_adress0[2] => Mux27.IN2
read_adress0[2] => Mux28.IN2
read_adress0[2] => Mux29.IN2
read_adress0[2] => Mux30.IN2
read_adress0[2] => Mux31.IN2
read_adress0[2] => Equal0.IN1
read_adress0[3] => Mux0.IN1
read_adress0[3] => Mux1.IN1
read_adress0[3] => Mux2.IN1
read_adress0[3] => Mux3.IN1
read_adress0[3] => Mux4.IN1
read_adress0[3] => Mux5.IN1
read_adress0[3] => Mux6.IN1
read_adress0[3] => Mux7.IN1
read_adress0[3] => Mux8.IN1
read_adress0[3] => Mux9.IN1
read_adress0[3] => Mux10.IN1
read_adress0[3] => Mux11.IN1
read_adress0[3] => Mux12.IN1
read_adress0[3] => Mux13.IN1
read_adress0[3] => Mux14.IN1
read_adress0[3] => Mux15.IN1
read_adress0[3] => Mux16.IN1
read_adress0[3] => Mux17.IN1
read_adress0[3] => Mux18.IN1
read_adress0[3] => Mux19.IN1
read_adress0[3] => Mux20.IN1
read_adress0[3] => Mux21.IN1
read_adress0[3] => Mux22.IN1
read_adress0[3] => Mux23.IN1
read_adress0[3] => Mux24.IN1
read_adress0[3] => Mux25.IN1
read_adress0[3] => Mux26.IN1
read_adress0[3] => Mux27.IN1
read_adress0[3] => Mux28.IN1
read_adress0[3] => Mux29.IN1
read_adress0[3] => Mux30.IN1
read_adress0[3] => Mux31.IN1
read_adress0[3] => Equal0.IN0
read_adress1[0] => Mux32.IN4
read_adress1[0] => Mux33.IN4
read_adress1[0] => Mux34.IN4
read_adress1[0] => Mux35.IN4
read_adress1[0] => Mux36.IN4
read_adress1[0] => Mux37.IN4
read_adress1[0] => Mux38.IN4
read_adress1[0] => Mux39.IN4
read_adress1[0] => Mux40.IN4
read_adress1[0] => Mux41.IN4
read_adress1[0] => Mux42.IN4
read_adress1[0] => Mux43.IN4
read_adress1[0] => Mux44.IN4
read_adress1[0] => Mux45.IN4
read_adress1[0] => Mux46.IN4
read_adress1[0] => Mux47.IN4
read_adress1[0] => Mux48.IN4
read_adress1[0] => Mux49.IN4
read_adress1[0] => Mux50.IN4
read_adress1[0] => Mux51.IN4
read_adress1[0] => Mux52.IN4
read_adress1[0] => Mux53.IN4
read_adress1[0] => Mux54.IN4
read_adress1[0] => Mux55.IN4
read_adress1[0] => Mux56.IN4
read_adress1[0] => Mux57.IN4
read_adress1[0] => Mux58.IN4
read_adress1[0] => Mux59.IN4
read_adress1[0] => Mux60.IN4
read_adress1[0] => Mux61.IN4
read_adress1[0] => Mux62.IN4
read_adress1[0] => Mux63.IN4
read_adress1[0] => Equal1.IN3
read_adress1[1] => Mux32.IN3
read_adress1[1] => Mux33.IN3
read_adress1[1] => Mux34.IN3
read_adress1[1] => Mux35.IN3
read_adress1[1] => Mux36.IN3
read_adress1[1] => Mux37.IN3
read_adress1[1] => Mux38.IN3
read_adress1[1] => Mux39.IN3
read_adress1[1] => Mux40.IN3
read_adress1[1] => Mux41.IN3
read_adress1[1] => Mux42.IN3
read_adress1[1] => Mux43.IN3
read_adress1[1] => Mux44.IN3
read_adress1[1] => Mux45.IN3
read_adress1[1] => Mux46.IN3
read_adress1[1] => Mux47.IN3
read_adress1[1] => Mux48.IN3
read_adress1[1] => Mux49.IN3
read_adress1[1] => Mux50.IN3
read_adress1[1] => Mux51.IN3
read_adress1[1] => Mux52.IN3
read_adress1[1] => Mux53.IN3
read_adress1[1] => Mux54.IN3
read_adress1[1] => Mux55.IN3
read_adress1[1] => Mux56.IN3
read_adress1[1] => Mux57.IN3
read_adress1[1] => Mux58.IN3
read_adress1[1] => Mux59.IN3
read_adress1[1] => Mux60.IN3
read_adress1[1] => Mux61.IN3
read_adress1[1] => Mux62.IN3
read_adress1[1] => Mux63.IN3
read_adress1[1] => Equal1.IN2
read_adress1[2] => Mux32.IN2
read_adress1[2] => Mux33.IN2
read_adress1[2] => Mux34.IN2
read_adress1[2] => Mux35.IN2
read_adress1[2] => Mux36.IN2
read_adress1[2] => Mux37.IN2
read_adress1[2] => Mux38.IN2
read_adress1[2] => Mux39.IN2
read_adress1[2] => Mux40.IN2
read_adress1[2] => Mux41.IN2
read_adress1[2] => Mux42.IN2
read_adress1[2] => Mux43.IN2
read_adress1[2] => Mux44.IN2
read_adress1[2] => Mux45.IN2
read_adress1[2] => Mux46.IN2
read_adress1[2] => Mux47.IN2
read_adress1[2] => Mux48.IN2
read_adress1[2] => Mux49.IN2
read_adress1[2] => Mux50.IN2
read_adress1[2] => Mux51.IN2
read_adress1[2] => Mux52.IN2
read_adress1[2] => Mux53.IN2
read_adress1[2] => Mux54.IN2
read_adress1[2] => Mux55.IN2
read_adress1[2] => Mux56.IN2
read_adress1[2] => Mux57.IN2
read_adress1[2] => Mux58.IN2
read_adress1[2] => Mux59.IN2
read_adress1[2] => Mux60.IN2
read_adress1[2] => Mux61.IN2
read_adress1[2] => Mux62.IN2
read_adress1[2] => Mux63.IN2
read_adress1[2] => Equal1.IN1
read_adress1[3] => Mux32.IN1
read_adress1[3] => Mux33.IN1
read_adress1[3] => Mux34.IN1
read_adress1[3] => Mux35.IN1
read_adress1[3] => Mux36.IN1
read_adress1[3] => Mux37.IN1
read_adress1[3] => Mux38.IN1
read_adress1[3] => Mux39.IN1
read_adress1[3] => Mux40.IN1
read_adress1[3] => Mux41.IN1
read_adress1[3] => Mux42.IN1
read_adress1[3] => Mux43.IN1
read_adress1[3] => Mux44.IN1
read_adress1[3] => Mux45.IN1
read_adress1[3] => Mux46.IN1
read_adress1[3] => Mux47.IN1
read_adress1[3] => Mux48.IN1
read_adress1[3] => Mux49.IN1
read_adress1[3] => Mux50.IN1
read_adress1[3] => Mux51.IN1
read_adress1[3] => Mux52.IN1
read_adress1[3] => Mux53.IN1
read_adress1[3] => Mux54.IN1
read_adress1[3] => Mux55.IN1
read_adress1[3] => Mux56.IN1
read_adress1[3] => Mux57.IN1
read_adress1[3] => Mux58.IN1
read_adress1[3] => Mux59.IN1
read_adress1[3] => Mux60.IN1
read_adress1[3] => Mux61.IN1
read_adress1[3] => Mux62.IN1
read_adress1[3] => Mux63.IN1
read_adress1[3] => Equal1.IN0
read_adress2[0] => Mux64.IN4
read_adress2[0] => Mux65.IN4
read_adress2[0] => Mux66.IN4
read_adress2[0] => Mux67.IN4
read_adress2[0] => Mux68.IN4
read_adress2[0] => Mux69.IN4
read_adress2[0] => Mux70.IN4
read_adress2[0] => Mux71.IN4
read_adress2[0] => Mux72.IN4
read_adress2[0] => Mux73.IN4
read_adress2[0] => Mux74.IN4
read_adress2[0] => Mux75.IN4
read_adress2[0] => Mux76.IN4
read_adress2[0] => Mux77.IN4
read_adress2[0] => Mux78.IN4
read_adress2[0] => Mux79.IN4
read_adress2[0] => Mux80.IN4
read_adress2[0] => Mux81.IN4
read_adress2[0] => Mux82.IN4
read_adress2[0] => Mux83.IN4
read_adress2[0] => Mux84.IN4
read_adress2[0] => Mux85.IN4
read_adress2[0] => Mux86.IN4
read_adress2[0] => Mux87.IN4
read_adress2[0] => Mux88.IN4
read_adress2[0] => Mux89.IN4
read_adress2[0] => Mux90.IN4
read_adress2[0] => Mux91.IN4
read_adress2[0] => Mux92.IN4
read_adress2[0] => Mux93.IN4
read_adress2[0] => Mux94.IN4
read_adress2[0] => Mux95.IN4
read_adress2[0] => Equal2.IN3
read_adress2[1] => Mux64.IN3
read_adress2[1] => Mux65.IN3
read_adress2[1] => Mux66.IN3
read_adress2[1] => Mux67.IN3
read_adress2[1] => Mux68.IN3
read_adress2[1] => Mux69.IN3
read_adress2[1] => Mux70.IN3
read_adress2[1] => Mux71.IN3
read_adress2[1] => Mux72.IN3
read_adress2[1] => Mux73.IN3
read_adress2[1] => Mux74.IN3
read_adress2[1] => Mux75.IN3
read_adress2[1] => Mux76.IN3
read_adress2[1] => Mux77.IN3
read_adress2[1] => Mux78.IN3
read_adress2[1] => Mux79.IN3
read_adress2[1] => Mux80.IN3
read_adress2[1] => Mux81.IN3
read_adress2[1] => Mux82.IN3
read_adress2[1] => Mux83.IN3
read_adress2[1] => Mux84.IN3
read_adress2[1] => Mux85.IN3
read_adress2[1] => Mux86.IN3
read_adress2[1] => Mux87.IN3
read_adress2[1] => Mux88.IN3
read_adress2[1] => Mux89.IN3
read_adress2[1] => Mux90.IN3
read_adress2[1] => Mux91.IN3
read_adress2[1] => Mux92.IN3
read_adress2[1] => Mux93.IN3
read_adress2[1] => Mux94.IN3
read_adress2[1] => Mux95.IN3
read_adress2[1] => Equal2.IN2
read_adress2[2] => Mux64.IN2
read_adress2[2] => Mux65.IN2
read_adress2[2] => Mux66.IN2
read_adress2[2] => Mux67.IN2
read_adress2[2] => Mux68.IN2
read_adress2[2] => Mux69.IN2
read_adress2[2] => Mux70.IN2
read_adress2[2] => Mux71.IN2
read_adress2[2] => Mux72.IN2
read_adress2[2] => Mux73.IN2
read_adress2[2] => Mux74.IN2
read_adress2[2] => Mux75.IN2
read_adress2[2] => Mux76.IN2
read_adress2[2] => Mux77.IN2
read_adress2[2] => Mux78.IN2
read_adress2[2] => Mux79.IN2
read_adress2[2] => Mux80.IN2
read_adress2[2] => Mux81.IN2
read_adress2[2] => Mux82.IN2
read_adress2[2] => Mux83.IN2
read_adress2[2] => Mux84.IN2
read_adress2[2] => Mux85.IN2
read_adress2[2] => Mux86.IN2
read_adress2[2] => Mux87.IN2
read_adress2[2] => Mux88.IN2
read_adress2[2] => Mux89.IN2
read_adress2[2] => Mux90.IN2
read_adress2[2] => Mux91.IN2
read_adress2[2] => Mux92.IN2
read_adress2[2] => Mux93.IN2
read_adress2[2] => Mux94.IN2
read_adress2[2] => Mux95.IN2
read_adress2[2] => Equal2.IN1
read_adress2[3] => Mux64.IN1
read_adress2[3] => Mux65.IN1
read_adress2[3] => Mux66.IN1
read_adress2[3] => Mux67.IN1
read_adress2[3] => Mux68.IN1
read_adress2[3] => Mux69.IN1
read_adress2[3] => Mux70.IN1
read_adress2[3] => Mux71.IN1
read_adress2[3] => Mux72.IN1
read_adress2[3] => Mux73.IN1
read_adress2[3] => Mux74.IN1
read_adress2[3] => Mux75.IN1
read_adress2[3] => Mux76.IN1
read_adress2[3] => Mux77.IN1
read_adress2[3] => Mux78.IN1
read_adress2[3] => Mux79.IN1
read_adress2[3] => Mux80.IN1
read_adress2[3] => Mux81.IN1
read_adress2[3] => Mux82.IN1
read_adress2[3] => Mux83.IN1
read_adress2[3] => Mux84.IN1
read_adress2[3] => Mux85.IN1
read_adress2[3] => Mux86.IN1
read_adress2[3] => Mux87.IN1
read_adress2[3] => Mux88.IN1
read_adress2[3] => Mux89.IN1
read_adress2[3] => Mux90.IN1
read_adress2[3] => Mux91.IN1
read_adress2[3] => Mux92.IN1
read_adress2[3] => Mux93.IN1
read_adress2[3] => Mux94.IN1
read_adress2[3] => Mux95.IN1
read_adress2[3] => Equal2.IN0
write_adress3[0] => Decoder0.IN3
write_adress3[1] => Decoder0.IN2
write_adress3[2] => Decoder0.IN1
write_adress3[3] => Decoder0.IN0
read_data0[0] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[1] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[2] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[3] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[4] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[5] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[6] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[7] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[8] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[9] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[10] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[11] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[12] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[13] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[14] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[15] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[16] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[17] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[18] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[19] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[20] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[21] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[22] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[23] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[24] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[25] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[26] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[27] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[28] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[29] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[30] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data0[31] <= read_data0.DB_MAX_OUTPUT_PORT_TYPE
read_data1[0] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[1] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[2] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[3] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[4] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[5] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[6] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[7] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[8] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[9] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[10] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[11] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[12] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[13] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[14] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[15] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[16] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[17] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[18] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[19] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[20] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[21] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[22] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[23] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[24] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[25] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[26] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[27] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[28] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[29] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[30] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[31] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data2[0] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[1] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[2] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[3] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[4] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[5] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[6] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[7] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[8] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[9] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[10] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[11] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[12] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[13] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[14] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[15] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[16] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[17] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[18] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[19] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[20] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[21] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[22] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[23] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[24] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[25] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[26] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[27] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[28] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[29] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[30] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[31] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[0] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[1] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[2] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[3] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[4] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[5] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[6] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[7] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[8] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[9] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[10] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[11] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[12] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[13] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[14] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[15] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[16] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[17] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[18] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[19] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[20] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[21] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[22] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[23] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[24] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[25] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[26] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[27] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[28] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[29] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[30] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_data3[31] => rf.DATAB
write_enable3 => rf[14][31].ENA
write_enable3 => rf[14][30].ENA
write_enable3 => rf[14][29].ENA
write_enable3 => rf[14][28].ENA
write_enable3 => rf[14][27].ENA
write_enable3 => rf[14][26].ENA
write_enable3 => rf[14][25].ENA
write_enable3 => rf[14][24].ENA
write_enable3 => rf[14][23].ENA
write_enable3 => rf[14][22].ENA
write_enable3 => rf[14][21].ENA
write_enable3 => rf[14][20].ENA
write_enable3 => rf[14][19].ENA
write_enable3 => rf[14][18].ENA
write_enable3 => rf[14][17].ENA
write_enable3 => rf[14][16].ENA
write_enable3 => rf[14][15].ENA
write_enable3 => rf[14][14].ENA
write_enable3 => rf[14][13].ENA
write_enable3 => rf[14][12].ENA
write_enable3 => rf[14][11].ENA
write_enable3 => rf[14][10].ENA
write_enable3 => rf[14][9].ENA
write_enable3 => rf[14][8].ENA
write_enable3 => rf[14][7].ENA
write_enable3 => rf[14][6].ENA
write_enable3 => rf[14][5].ENA
write_enable3 => rf[14][4].ENA
write_enable3 => rf[14][3].ENA
write_enable3 => rf[14][2].ENA
write_enable3 => rf[14][1].ENA
write_enable3 => rf[14][0].ENA
write_enable3 => rf[13][31].ENA
write_enable3 => rf[13][30].ENA
write_enable3 => rf[13][29].ENA
write_enable3 => rf[13][28].ENA
write_enable3 => rf[13][27].ENA
write_enable3 => rf[13][26].ENA
write_enable3 => rf[13][25].ENA
write_enable3 => rf[13][24].ENA
write_enable3 => rf[13][23].ENA
write_enable3 => rf[13][22].ENA
write_enable3 => rf[13][21].ENA
write_enable3 => rf[13][20].ENA
write_enable3 => rf[13][19].ENA
write_enable3 => rf[13][18].ENA
write_enable3 => rf[13][17].ENA
write_enable3 => rf[13][16].ENA
write_enable3 => rf[13][15].ENA
write_enable3 => rf[13][14].ENA
write_enable3 => rf[13][13].ENA
write_enable3 => rf[13][12].ENA
write_enable3 => rf[13][11].ENA
write_enable3 => rf[13][10].ENA
write_enable3 => rf[13][9].ENA
write_enable3 => rf[13][8].ENA
write_enable3 => rf[13][7].ENA
write_enable3 => rf[13][6].ENA
write_enable3 => rf[13][5].ENA
write_enable3 => rf[13][4].ENA
write_enable3 => rf[13][3].ENA
write_enable3 => rf[13][2].ENA
write_enable3 => rf[13][1].ENA
write_enable3 => rf[13][0].ENA
write_enable3 => rf[12][31].ENA
write_enable3 => rf[12][30].ENA
write_enable3 => rf[12][29].ENA
write_enable3 => rf[12][28].ENA
write_enable3 => rf[12][27].ENA
write_enable3 => rf[12][26].ENA
write_enable3 => rf[12][25].ENA
write_enable3 => rf[12][24].ENA
write_enable3 => rf[12][23].ENA
write_enable3 => rf[12][22].ENA
write_enable3 => rf[12][21].ENA
write_enable3 => rf[12][20].ENA
write_enable3 => rf[12][19].ENA
write_enable3 => rf[12][18].ENA
write_enable3 => rf[12][17].ENA
write_enable3 => rf[12][16].ENA
write_enable3 => rf[12][15].ENA
write_enable3 => rf[12][14].ENA
write_enable3 => rf[12][13].ENA
write_enable3 => rf[12][12].ENA
write_enable3 => rf[12][11].ENA
write_enable3 => rf[12][10].ENA
write_enable3 => rf[12][9].ENA
write_enable3 => rf[12][8].ENA
write_enable3 => rf[12][7].ENA
write_enable3 => rf[12][6].ENA
write_enable3 => rf[12][5].ENA
write_enable3 => rf[12][4].ENA
write_enable3 => rf[12][3].ENA
write_enable3 => rf[12][2].ENA
write_enable3 => rf[12][1].ENA
write_enable3 => rf[12][0].ENA
write_enable3 => rf[11][31].ENA
write_enable3 => rf[11][30].ENA
write_enable3 => rf[11][29].ENA
write_enable3 => rf[11][28].ENA
write_enable3 => rf[11][27].ENA
write_enable3 => rf[11][26].ENA
write_enable3 => rf[11][25].ENA
write_enable3 => rf[11][24].ENA
write_enable3 => rf[11][23].ENA
write_enable3 => rf[11][22].ENA
write_enable3 => rf[11][21].ENA
write_enable3 => rf[11][20].ENA
write_enable3 => rf[11][19].ENA
write_enable3 => rf[11][18].ENA
write_enable3 => rf[11][17].ENA
write_enable3 => rf[11][16].ENA
write_enable3 => rf[11][15].ENA
write_enable3 => rf[11][14].ENA
write_enable3 => rf[11][13].ENA
write_enable3 => rf[11][12].ENA
write_enable3 => rf[11][11].ENA
write_enable3 => rf[11][10].ENA
write_enable3 => rf[11][9].ENA
write_enable3 => rf[11][8].ENA
write_enable3 => rf[11][7].ENA
write_enable3 => rf[11][6].ENA
write_enable3 => rf[11][5].ENA
write_enable3 => rf[11][4].ENA
write_enable3 => rf[11][3].ENA
write_enable3 => rf[11][2].ENA
write_enable3 => rf[11][1].ENA
write_enable3 => rf[11][0].ENA
write_enable3 => rf[10][31].ENA
write_enable3 => rf[10][30].ENA
write_enable3 => rf[10][29].ENA
write_enable3 => rf[10][28].ENA
write_enable3 => rf[10][27].ENA
write_enable3 => rf[10][26].ENA
write_enable3 => rf[10][25].ENA
write_enable3 => rf[10][24].ENA
write_enable3 => rf[10][23].ENA
write_enable3 => rf[10][22].ENA
write_enable3 => rf[10][21].ENA
write_enable3 => rf[10][20].ENA
write_enable3 => rf[10][19].ENA
write_enable3 => rf[10][18].ENA
write_enable3 => rf[10][17].ENA
write_enable3 => rf[10][16].ENA
write_enable3 => rf[10][15].ENA
write_enable3 => rf[10][14].ENA
write_enable3 => rf[10][13].ENA
write_enable3 => rf[10][12].ENA
write_enable3 => rf[10][11].ENA
write_enable3 => rf[10][10].ENA
write_enable3 => rf[10][9].ENA
write_enable3 => rf[10][8].ENA
write_enable3 => rf[10][7].ENA
write_enable3 => rf[10][6].ENA
write_enable3 => rf[10][5].ENA
write_enable3 => rf[10][4].ENA
write_enable3 => rf[10][3].ENA
write_enable3 => rf[10][2].ENA
write_enable3 => rf[10][1].ENA
write_enable3 => rf[10][0].ENA
write_enable3 => rf[9][31].ENA
write_enable3 => rf[9][30].ENA
write_enable3 => rf[9][29].ENA
write_enable3 => rf[9][28].ENA
write_enable3 => rf[9][27].ENA
write_enable3 => rf[9][26].ENA
write_enable3 => rf[9][25].ENA
write_enable3 => rf[9][24].ENA
write_enable3 => rf[9][23].ENA
write_enable3 => rf[9][22].ENA
write_enable3 => rf[9][21].ENA
write_enable3 => rf[9][20].ENA
write_enable3 => rf[9][19].ENA
write_enable3 => rf[9][18].ENA
write_enable3 => rf[9][17].ENA
write_enable3 => rf[9][16].ENA
write_enable3 => rf[9][15].ENA
write_enable3 => rf[9][14].ENA
write_enable3 => rf[9][13].ENA
write_enable3 => rf[9][12].ENA
write_enable3 => rf[9][11].ENA
write_enable3 => rf[9][10].ENA
write_enable3 => rf[9][9].ENA
write_enable3 => rf[9][8].ENA
write_enable3 => rf[9][7].ENA
write_enable3 => rf[9][6].ENA
write_enable3 => rf[9][5].ENA
write_enable3 => rf[9][4].ENA
write_enable3 => rf[9][3].ENA
write_enable3 => rf[9][2].ENA
write_enable3 => rf[9][1].ENA
write_enable3 => rf[9][0].ENA
write_enable3 => rf[8][31].ENA
write_enable3 => rf[8][30].ENA
write_enable3 => rf[8][29].ENA
write_enable3 => rf[8][28].ENA
write_enable3 => rf[8][27].ENA
write_enable3 => rf[8][26].ENA
write_enable3 => rf[8][25].ENA
write_enable3 => rf[8][24].ENA
write_enable3 => rf[8][23].ENA
write_enable3 => rf[8][22].ENA
write_enable3 => rf[8][21].ENA
write_enable3 => rf[8][20].ENA
write_enable3 => rf[8][19].ENA
write_enable3 => rf[8][18].ENA
write_enable3 => rf[8][17].ENA
write_enable3 => rf[8][16].ENA
write_enable3 => rf[8][15].ENA
write_enable3 => rf[8][14].ENA
write_enable3 => rf[8][13].ENA
write_enable3 => rf[8][12].ENA
write_enable3 => rf[8][11].ENA
write_enable3 => rf[8][10].ENA
write_enable3 => rf[8][9].ENA
write_enable3 => rf[8][8].ENA
write_enable3 => rf[8][7].ENA
write_enable3 => rf[8][6].ENA
write_enable3 => rf[8][5].ENA
write_enable3 => rf[8][4].ENA
write_enable3 => rf[8][3].ENA
write_enable3 => rf[8][2].ENA
write_enable3 => rf[8][1].ENA
write_enable3 => rf[8][0].ENA
write_enable3 => rf[7][31].ENA
write_enable3 => rf[7][30].ENA
write_enable3 => rf[7][29].ENA
write_enable3 => rf[7][28].ENA
write_enable3 => rf[7][27].ENA
write_enable3 => rf[7][26].ENA
write_enable3 => rf[7][25].ENA
write_enable3 => rf[7][24].ENA
write_enable3 => rf[7][23].ENA
write_enable3 => rf[7][22].ENA
write_enable3 => rf[7][21].ENA
write_enable3 => rf[7][20].ENA
write_enable3 => rf[7][19].ENA
write_enable3 => rf[7][18].ENA
write_enable3 => rf[7][17].ENA
write_enable3 => rf[7][16].ENA
write_enable3 => rf[7][15].ENA
write_enable3 => rf[7][14].ENA
write_enable3 => rf[7][13].ENA
write_enable3 => rf[7][12].ENA
write_enable3 => rf[7][11].ENA
write_enable3 => rf[7][10].ENA
write_enable3 => rf[7][9].ENA
write_enable3 => rf[7][8].ENA
write_enable3 => rf[7][7].ENA
write_enable3 => rf[7][6].ENA
write_enable3 => rf[7][5].ENA
write_enable3 => rf[7][4].ENA
write_enable3 => rf[7][3].ENA
write_enable3 => rf[7][2].ENA
write_enable3 => rf[7][1].ENA
write_enable3 => rf[7][0].ENA
write_enable3 => rf[6][31].ENA
write_enable3 => rf[6][30].ENA
write_enable3 => rf[6][29].ENA
write_enable3 => rf[6][28].ENA
write_enable3 => rf[6][27].ENA
write_enable3 => rf[6][26].ENA
write_enable3 => rf[6][25].ENA
write_enable3 => rf[6][24].ENA
write_enable3 => rf[6][23].ENA
write_enable3 => rf[6][22].ENA
write_enable3 => rf[6][21].ENA
write_enable3 => rf[6][20].ENA
write_enable3 => rf[6][19].ENA
write_enable3 => rf[6][18].ENA
write_enable3 => rf[6][17].ENA
write_enable3 => rf[6][16].ENA
write_enable3 => rf[6][15].ENA
write_enable3 => rf[6][14].ENA
write_enable3 => rf[6][13].ENA
write_enable3 => rf[6][12].ENA
write_enable3 => rf[6][11].ENA
write_enable3 => rf[6][10].ENA
write_enable3 => rf[6][9].ENA
write_enable3 => rf[6][8].ENA
write_enable3 => rf[6][7].ENA
write_enable3 => rf[6][6].ENA
write_enable3 => rf[6][5].ENA
write_enable3 => rf[6][4].ENA
write_enable3 => rf[6][3].ENA
write_enable3 => rf[6][2].ENA
write_enable3 => rf[6][1].ENA
write_enable3 => rf[6][0].ENA
write_enable3 => rf[5][31].ENA
write_enable3 => rf[5][30].ENA
write_enable3 => rf[5][29].ENA
write_enable3 => rf[5][28].ENA
write_enable3 => rf[5][27].ENA
write_enable3 => rf[5][26].ENA
write_enable3 => rf[5][25].ENA
write_enable3 => rf[5][24].ENA
write_enable3 => rf[5][23].ENA
write_enable3 => rf[5][22].ENA
write_enable3 => rf[5][21].ENA
write_enable3 => rf[5][20].ENA
write_enable3 => rf[5][19].ENA
write_enable3 => rf[5][18].ENA
write_enable3 => rf[5][17].ENA
write_enable3 => rf[5][16].ENA
write_enable3 => rf[5][15].ENA
write_enable3 => rf[5][14].ENA
write_enable3 => rf[5][13].ENA
write_enable3 => rf[5][12].ENA
write_enable3 => rf[5][11].ENA
write_enable3 => rf[5][10].ENA
write_enable3 => rf[5][9].ENA
write_enable3 => rf[5][8].ENA
write_enable3 => rf[5][7].ENA
write_enable3 => rf[5][6].ENA
write_enable3 => rf[5][5].ENA
write_enable3 => rf[5][4].ENA
write_enable3 => rf[5][3].ENA
write_enable3 => rf[5][2].ENA
write_enable3 => rf[5][1].ENA
write_enable3 => rf[5][0].ENA
write_enable3 => rf[4][31].ENA
write_enable3 => rf[4][30].ENA
write_enable3 => rf[4][29].ENA
write_enable3 => rf[4][28].ENA
write_enable3 => rf[4][27].ENA
write_enable3 => rf[4][26].ENA
write_enable3 => rf[4][25].ENA
write_enable3 => rf[4][24].ENA
write_enable3 => rf[4][23].ENA
write_enable3 => rf[4][22].ENA
write_enable3 => rf[4][21].ENA
write_enable3 => rf[4][20].ENA
write_enable3 => rf[4][19].ENA
write_enable3 => rf[4][18].ENA
write_enable3 => rf[4][17].ENA
write_enable3 => rf[4][16].ENA
write_enable3 => rf[4][15].ENA
write_enable3 => rf[4][14].ENA
write_enable3 => rf[4][13].ENA
write_enable3 => rf[4][12].ENA
write_enable3 => rf[4][11].ENA
write_enable3 => rf[4][10].ENA
write_enable3 => rf[4][9].ENA
write_enable3 => rf[4][8].ENA
write_enable3 => rf[4][7].ENA
write_enable3 => rf[4][6].ENA
write_enable3 => rf[4][5].ENA
write_enable3 => rf[4][4].ENA
write_enable3 => rf[4][3].ENA
write_enable3 => rf[4][2].ENA
write_enable3 => rf[4][1].ENA
write_enable3 => rf[4][0].ENA
write_enable3 => rf[3][31].ENA
write_enable3 => rf[3][30].ENA
write_enable3 => rf[3][29].ENA
write_enable3 => rf[3][28].ENA
write_enable3 => rf[3][27].ENA
write_enable3 => rf[3][26].ENA
write_enable3 => rf[3][25].ENA
write_enable3 => rf[3][24].ENA
write_enable3 => rf[3][23].ENA
write_enable3 => rf[3][22].ENA
write_enable3 => rf[3][21].ENA
write_enable3 => rf[3][20].ENA
write_enable3 => rf[3][19].ENA
write_enable3 => rf[3][18].ENA
write_enable3 => rf[3][17].ENA
write_enable3 => rf[3][16].ENA
write_enable3 => rf[3][15].ENA
write_enable3 => rf[3][14].ENA
write_enable3 => rf[3][13].ENA
write_enable3 => rf[3][12].ENA
write_enable3 => rf[3][11].ENA
write_enable3 => rf[3][10].ENA
write_enable3 => rf[3][9].ENA
write_enable3 => rf[3][8].ENA
write_enable3 => rf[3][7].ENA
write_enable3 => rf[3][6].ENA
write_enable3 => rf[3][5].ENA
write_enable3 => rf[3][4].ENA
write_enable3 => rf[3][3].ENA
write_enable3 => rf[3][2].ENA
write_enable3 => rf[3][1].ENA
write_enable3 => rf[3][0].ENA
write_enable3 => rf[2][31].ENA
write_enable3 => rf[2][30].ENA
write_enable3 => rf[2][29].ENA
write_enable3 => rf[2][28].ENA
write_enable3 => rf[2][27].ENA
write_enable3 => rf[2][26].ENA
write_enable3 => rf[2][25].ENA
write_enable3 => rf[2][24].ENA
write_enable3 => rf[2][23].ENA
write_enable3 => rf[2][22].ENA
write_enable3 => rf[2][21].ENA
write_enable3 => rf[2][20].ENA
write_enable3 => rf[2][19].ENA
write_enable3 => rf[2][18].ENA
write_enable3 => rf[2][17].ENA
write_enable3 => rf[2][16].ENA
write_enable3 => rf[2][15].ENA
write_enable3 => rf[2][14].ENA
write_enable3 => rf[2][13].ENA
write_enable3 => rf[2][12].ENA
write_enable3 => rf[2][11].ENA
write_enable3 => rf[2][10].ENA
write_enable3 => rf[2][9].ENA
write_enable3 => rf[2][8].ENA
write_enable3 => rf[2][7].ENA
write_enable3 => rf[2][6].ENA
write_enable3 => rf[2][5].ENA
write_enable3 => rf[2][4].ENA
write_enable3 => rf[2][3].ENA
write_enable3 => rf[2][2].ENA
write_enable3 => rf[2][1].ENA
write_enable3 => rf[2][0].ENA
write_enable3 => rf[1][31].ENA
write_enable3 => rf[1][30].ENA
write_enable3 => rf[1][29].ENA
write_enable3 => rf[1][28].ENA
write_enable3 => rf[1][27].ENA
write_enable3 => rf[1][26].ENA
write_enable3 => rf[1][25].ENA
write_enable3 => rf[1][24].ENA
write_enable3 => rf[1][23].ENA
write_enable3 => rf[1][22].ENA
write_enable3 => rf[1][21].ENA
write_enable3 => rf[1][20].ENA
write_enable3 => rf[1][19].ENA
write_enable3 => rf[1][18].ENA
write_enable3 => rf[1][17].ENA
write_enable3 => rf[1][16].ENA
write_enable3 => rf[1][15].ENA
write_enable3 => rf[1][14].ENA
write_enable3 => rf[1][13].ENA
write_enable3 => rf[1][12].ENA
write_enable3 => rf[1][11].ENA
write_enable3 => rf[1][10].ENA
write_enable3 => rf[1][9].ENA
write_enable3 => rf[1][8].ENA
write_enable3 => rf[1][7].ENA
write_enable3 => rf[1][6].ENA
write_enable3 => rf[1][5].ENA
write_enable3 => rf[1][4].ENA
write_enable3 => rf[1][3].ENA
write_enable3 => rf[1][2].ENA
write_enable3 => rf[1][1].ENA
write_enable3 => rf[1][0].ENA
write_enable3 => rf[0][31].ENA
write_enable3 => rf[0][30].ENA
write_enable3 => rf[0][29].ENA
write_enable3 => rf[0][28].ENA
write_enable3 => rf[0][27].ENA
write_enable3 => rf[0][26].ENA
write_enable3 => rf[0][25].ENA
write_enable3 => rf[0][24].ENA
write_enable3 => rf[0][23].ENA
write_enable3 => rf[0][22].ENA
write_enable3 => rf[0][21].ENA
write_enable3 => rf[0][20].ENA
write_enable3 => rf[0][19].ENA
write_enable3 => rf[0][18].ENA
write_enable3 => rf[0][17].ENA
write_enable3 => rf[0][16].ENA
write_enable3 => rf[0][15].ENA
write_enable3 => rf[0][14].ENA
write_enable3 => rf[0][13].ENA
write_enable3 => rf[0][12].ENA
write_enable3 => rf[0][11].ENA
write_enable3 => rf[0][10].ENA
write_enable3 => rf[0][9].ENA
write_enable3 => rf[0][8].ENA
write_enable3 => rf[0][7].ENA
write_enable3 => rf[0][6].ENA
write_enable3 => rf[0][5].ENA
write_enable3 => rf[0][4].ENA
write_enable3 => rf[0][3].ENA
write_enable3 => rf[0][2].ENA
write_enable3 => rf[0][1].ENA
write_enable3 => rf[0][0].ENA
r15[0] => read_data0.DATAB
r15[0] => read_data1.DATAB
r15[0] => read_data2.DATAB
r15[1] => read_data0.DATAB
r15[1] => read_data1.DATAB
r15[1] => read_data2.DATAB
r15[2] => read_data0.DATAB
r15[2] => read_data1.DATAB
r15[2] => read_data2.DATAB
r15[3] => read_data0.DATAB
r15[3] => read_data1.DATAB
r15[3] => read_data2.DATAB
r15[4] => read_data0.DATAB
r15[4] => read_data1.DATAB
r15[4] => read_data2.DATAB
r15[5] => read_data0.DATAB
r15[5] => read_data1.DATAB
r15[5] => read_data2.DATAB
r15[6] => read_data0.DATAB
r15[6] => read_data1.DATAB
r15[6] => read_data2.DATAB
r15[7] => read_data0.DATAB
r15[7] => read_data1.DATAB
r15[7] => read_data2.DATAB
r15[8] => read_data0.DATAB
r15[8] => read_data1.DATAB
r15[8] => read_data2.DATAB
r15[9] => read_data0.DATAB
r15[9] => read_data1.DATAB
r15[9] => read_data2.DATAB
r15[10] => read_data0.DATAB
r15[10] => read_data1.DATAB
r15[10] => read_data2.DATAB
r15[11] => read_data0.DATAB
r15[11] => read_data1.DATAB
r15[11] => read_data2.DATAB
r15[12] => read_data0.DATAB
r15[12] => read_data1.DATAB
r15[12] => read_data2.DATAB
r15[13] => read_data0.DATAB
r15[13] => read_data1.DATAB
r15[13] => read_data2.DATAB
r15[14] => read_data0.DATAB
r15[14] => read_data1.DATAB
r15[14] => read_data2.DATAB
r15[15] => read_data0.DATAB
r15[15] => read_data1.DATAB
r15[15] => read_data2.DATAB
r15[16] => read_data0.DATAB
r15[16] => read_data1.DATAB
r15[16] => read_data2.DATAB
r15[17] => read_data0.DATAB
r15[17] => read_data1.DATAB
r15[17] => read_data2.DATAB
r15[18] => read_data0.DATAB
r15[18] => read_data1.DATAB
r15[18] => read_data2.DATAB
r15[19] => read_data0.DATAB
r15[19] => read_data1.DATAB
r15[19] => read_data2.DATAB
r15[20] => read_data0.DATAB
r15[20] => read_data1.DATAB
r15[20] => read_data2.DATAB
r15[21] => read_data0.DATAB
r15[21] => read_data1.DATAB
r15[21] => read_data2.DATAB
r15[22] => read_data0.DATAB
r15[22] => read_data1.DATAB
r15[22] => read_data2.DATAB
r15[23] => read_data0.DATAB
r15[23] => read_data1.DATAB
r15[23] => read_data2.DATAB
r15[24] => read_data0.DATAB
r15[24] => read_data1.DATAB
r15[24] => read_data2.DATAB
r15[25] => read_data0.DATAB
r15[25] => read_data1.DATAB
r15[25] => read_data2.DATAB
r15[26] => read_data0.DATAB
r15[26] => read_data1.DATAB
r15[26] => read_data2.DATAB
r15[27] => read_data0.DATAB
r15[27] => read_data1.DATAB
r15[27] => read_data2.DATAB
r15[28] => read_data0.DATAB
r15[28] => read_data1.DATAB
r15[28] => read_data2.DATAB
r15[29] => read_data0.DATAB
r15[29] => read_data1.DATAB
r15[29] => read_data2.DATAB
r15[30] => read_data0.DATAB
r15[30] => read_data1.DATAB
r15[30] => read_data2.DATAB
r15[31] => read_data0.DATAB
r15[31] => read_data1.DATAB
r15[31] => read_data2.DATAB


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:resmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|extend:ext
Instr[0] => ExtImm.DATAB
Instr[0] => ExtImm.DATAA
Instr[1] => ExtImm.DATAB
Instr[1] => ExtImm.DATAA
Instr[2] => ExtImm.DATAB
Instr[2] => ExtImm.DATAA
Instr[3] => ExtImm.DATAB
Instr[3] => ExtImm.DATAA
Instr[4] => ExtImm.DATAB
Instr[4] => ExtImm.DATAA
Instr[5] => ExtImm.DATAB
Instr[5] => ExtImm.DATAA
Instr[6] => Mux3.IN3
Instr[6] => ExtImm.DATAA
Instr[7] => Mux2.IN3
Instr[7] => ExtImm.DATAA
Instr[8] => Mux1.IN3
Instr[8] => Mux3.IN2
Instr[9] => Mux0.IN3
Instr[9] => Mux2.IN2
Instr[10] => ExtImm.DATAB
Instr[10] => Mux1.IN2
Instr[11] => ExtImm.DATAB
Instr[11] => Mux0.IN2
Instr[12] => ExtImm.DATAB
Instr[13] => ExtImm.DATAB
Instr[14] => ExtImm.DATAB
Instr[15] => ExtImm.DATAB
Instr[16] => ExtImm.DATAB
Instr[17] => ExtImm.DATAB
Instr[18] => ExtImm.DATAB
Instr[19] => ExtImm.DATAB
Instr[20] => ExtImm.DATAB
Instr[21] => ExtImm.DATAB
Instr[22] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
ImmSrc[0] => Mux0.IN5
ImmSrc[0] => Mux1.IN5
ImmSrc[0] => Mux2.IN5
ImmSrc[0] => Mux3.IN5
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => Mux0.IN4
ImmSrc[1] => Mux1.IN4
ImmSrc[1] => Mux2.IN4
ImmSrc[1] => Mux3.IN4
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ExtImm[0] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[1] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[2] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[3] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[4] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[5] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[6] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[7] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[12] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[13] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[14] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[15] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[16] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[17] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[18] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[19] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[20] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[21] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[22] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[23] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[24] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[25] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[26] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[27] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[28] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[29] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[30] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[31] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:writeData3_mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:srcASrc_mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:srcbmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|alu:alu
SrcA[0] => Add0.IN32
SrcA[0] => ALUResult.IN0
SrcA[0] => ALUResult.IN0
SrcA[1] => Add0.IN31
SrcA[1] => ALUResult.IN0
SrcA[1] => ALUResult.IN0
SrcA[2] => Add0.IN30
SrcA[2] => ALUResult.IN0
SrcA[2] => ALUResult.IN0
SrcA[3] => Add0.IN29
SrcA[3] => ALUResult.IN0
SrcA[3] => ALUResult.IN0
SrcA[4] => Add0.IN28
SrcA[4] => ALUResult.IN0
SrcA[4] => ALUResult.IN0
SrcA[5] => Add0.IN27
SrcA[5] => ALUResult.IN0
SrcA[5] => ALUResult.IN0
SrcA[6] => Add0.IN26
SrcA[6] => ALUResult.IN0
SrcA[6] => ALUResult.IN0
SrcA[7] => Add0.IN25
SrcA[7] => ALUResult.IN0
SrcA[7] => ALUResult.IN0
SrcA[8] => Add0.IN24
SrcA[8] => ALUResult.IN0
SrcA[8] => ALUResult.IN0
SrcA[9] => Add0.IN23
SrcA[9] => ALUResult.IN0
SrcA[9] => ALUResult.IN0
SrcA[10] => Add0.IN22
SrcA[10] => ALUResult.IN0
SrcA[10] => ALUResult.IN0
SrcA[11] => Add0.IN21
SrcA[11] => ALUResult.IN0
SrcA[11] => ALUResult.IN0
SrcA[12] => Add0.IN20
SrcA[12] => ALUResult.IN0
SrcA[12] => ALUResult.IN0
SrcA[13] => Add0.IN19
SrcA[13] => ALUResult.IN0
SrcA[13] => ALUResult.IN0
SrcA[14] => Add0.IN18
SrcA[14] => ALUResult.IN0
SrcA[14] => ALUResult.IN0
SrcA[15] => Add0.IN17
SrcA[15] => ALUResult.IN0
SrcA[15] => ALUResult.IN0
SrcA[16] => Add0.IN16
SrcA[16] => ALUResult.IN0
SrcA[16] => ALUResult.IN0
SrcA[17] => Add0.IN15
SrcA[17] => ALUResult.IN0
SrcA[17] => ALUResult.IN0
SrcA[18] => Add0.IN14
SrcA[18] => ALUResult.IN0
SrcA[18] => ALUResult.IN0
SrcA[19] => Add0.IN13
SrcA[19] => ALUResult.IN0
SrcA[19] => ALUResult.IN0
SrcA[20] => Add0.IN12
SrcA[20] => ALUResult.IN0
SrcA[20] => ALUResult.IN0
SrcA[21] => Add0.IN11
SrcA[21] => ALUResult.IN0
SrcA[21] => ALUResult.IN0
SrcA[22] => Add0.IN10
SrcA[22] => ALUResult.IN0
SrcA[22] => ALUResult.IN0
SrcA[23] => Add0.IN9
SrcA[23] => ALUResult.IN0
SrcA[23] => ALUResult.IN0
SrcA[24] => Add0.IN8
SrcA[24] => ALUResult.IN0
SrcA[24] => ALUResult.IN0
SrcA[25] => Add0.IN7
SrcA[25] => ALUResult.IN0
SrcA[25] => ALUResult.IN0
SrcA[26] => Add0.IN6
SrcA[26] => ALUResult.IN0
SrcA[26] => ALUResult.IN0
SrcA[27] => Add0.IN5
SrcA[27] => ALUResult.IN0
SrcA[27] => ALUResult.IN0
SrcA[28] => Add0.IN4
SrcA[28] => ALUResult.IN0
SrcA[28] => ALUResult.IN0
SrcA[29] => Add0.IN3
SrcA[29] => ALUResult.IN0
SrcA[29] => ALUResult.IN0
SrcA[30] => Add0.IN2
SrcA[30] => ALUResult.IN0
SrcA[30] => ALUResult.IN0
SrcA[31] => Add0.IN1
SrcA[31] => ALUResult.IN0
SrcA[31] => ALUResult.IN0
SrcA[31] => overflow.IN0
SrcA[31] => overflow.IN1
SrcB[0] => NewSrcB[0].DATAA
SrcB[0] => ALUResult.IN1
SrcB[0] => ALUResult.IN1
SrcB[0] => NewSrcB[0].DATAB
SrcB[1] => NewSrcB[1].DATAA
SrcB[1] => ALUResult.IN1
SrcB[1] => ALUResult.IN1
SrcB[1] => NewSrcB[1].DATAB
SrcB[2] => NewSrcB[2].DATAA
SrcB[2] => ALUResult.IN1
SrcB[2] => ALUResult.IN1
SrcB[2] => NewSrcB[2].DATAB
SrcB[3] => NewSrcB[3].DATAA
SrcB[3] => ALUResult.IN1
SrcB[3] => ALUResult.IN1
SrcB[3] => NewSrcB[3].DATAB
SrcB[4] => NewSrcB[4].DATAA
SrcB[4] => ALUResult.IN1
SrcB[4] => ALUResult.IN1
SrcB[4] => NewSrcB[4].DATAB
SrcB[5] => NewSrcB[5].DATAA
SrcB[5] => ALUResult.IN1
SrcB[5] => ALUResult.IN1
SrcB[5] => NewSrcB[5].DATAB
SrcB[6] => NewSrcB[6].DATAA
SrcB[6] => ALUResult.IN1
SrcB[6] => ALUResult.IN1
SrcB[6] => NewSrcB[6].DATAB
SrcB[7] => NewSrcB[7].DATAA
SrcB[7] => ALUResult.IN1
SrcB[7] => ALUResult.IN1
SrcB[7] => NewSrcB[7].DATAB
SrcB[8] => NewSrcB[8].DATAA
SrcB[8] => ALUResult.IN1
SrcB[8] => ALUResult.IN1
SrcB[8] => NewSrcB[8].DATAB
SrcB[9] => NewSrcB[9].DATAA
SrcB[9] => ALUResult.IN1
SrcB[9] => ALUResult.IN1
SrcB[9] => NewSrcB[9].DATAB
SrcB[10] => NewSrcB[10].DATAA
SrcB[10] => ALUResult.IN1
SrcB[10] => ALUResult.IN1
SrcB[10] => NewSrcB[10].DATAB
SrcB[11] => NewSrcB[11].DATAA
SrcB[11] => ALUResult.IN1
SrcB[11] => ALUResult.IN1
SrcB[11] => NewSrcB[11].DATAB
SrcB[12] => NewSrcB[12].DATAA
SrcB[12] => ALUResult.IN1
SrcB[12] => ALUResult.IN1
SrcB[12] => NewSrcB[12].DATAB
SrcB[13] => NewSrcB[13].DATAA
SrcB[13] => ALUResult.IN1
SrcB[13] => ALUResult.IN1
SrcB[13] => NewSrcB[13].DATAB
SrcB[14] => NewSrcB[14].DATAA
SrcB[14] => ALUResult.IN1
SrcB[14] => ALUResult.IN1
SrcB[14] => NewSrcB[14].DATAB
SrcB[15] => NewSrcB[15].DATAA
SrcB[15] => ALUResult.IN1
SrcB[15] => ALUResult.IN1
SrcB[15] => NewSrcB[15].DATAB
SrcB[16] => NewSrcB[16].DATAA
SrcB[16] => ALUResult.IN1
SrcB[16] => ALUResult.IN1
SrcB[16] => NewSrcB[16].DATAB
SrcB[17] => NewSrcB[17].DATAA
SrcB[17] => ALUResult.IN1
SrcB[17] => ALUResult.IN1
SrcB[17] => NewSrcB[17].DATAB
SrcB[18] => NewSrcB[18].DATAA
SrcB[18] => ALUResult.IN1
SrcB[18] => ALUResult.IN1
SrcB[18] => NewSrcB[18].DATAB
SrcB[19] => NewSrcB[19].DATAA
SrcB[19] => ALUResult.IN1
SrcB[19] => ALUResult.IN1
SrcB[19] => NewSrcB[19].DATAB
SrcB[20] => NewSrcB[20].DATAA
SrcB[20] => ALUResult.IN1
SrcB[20] => ALUResult.IN1
SrcB[20] => NewSrcB[20].DATAB
SrcB[21] => NewSrcB[21].DATAA
SrcB[21] => ALUResult.IN1
SrcB[21] => ALUResult.IN1
SrcB[21] => NewSrcB[21].DATAB
SrcB[22] => NewSrcB[22].DATAA
SrcB[22] => ALUResult.IN1
SrcB[22] => ALUResult.IN1
SrcB[22] => NewSrcB[22].DATAB
SrcB[23] => NewSrcB[23].DATAA
SrcB[23] => ALUResult.IN1
SrcB[23] => ALUResult.IN1
SrcB[23] => NewSrcB[23].DATAB
SrcB[24] => NewSrcB[24].DATAA
SrcB[24] => ALUResult.IN1
SrcB[24] => ALUResult.IN1
SrcB[24] => NewSrcB[24].DATAB
SrcB[25] => NewSrcB[25].DATAA
SrcB[25] => ALUResult.IN1
SrcB[25] => ALUResult.IN1
SrcB[25] => NewSrcB[25].DATAB
SrcB[26] => NewSrcB[26].DATAA
SrcB[26] => ALUResult.IN1
SrcB[26] => ALUResult.IN1
SrcB[26] => NewSrcB[26].DATAB
SrcB[27] => NewSrcB[27].DATAA
SrcB[27] => ALUResult.IN1
SrcB[27] => ALUResult.IN1
SrcB[27] => NewSrcB[27].DATAB
SrcB[28] => NewSrcB[28].DATAA
SrcB[28] => ALUResult.IN1
SrcB[28] => ALUResult.IN1
SrcB[28] => NewSrcB[28].DATAB
SrcB[29] => NewSrcB[29].DATAA
SrcB[29] => ALUResult.IN1
SrcB[29] => ALUResult.IN1
SrcB[29] => NewSrcB[29].DATAB
SrcB[30] => NewSrcB[30].DATAA
SrcB[30] => ALUResult.IN1
SrcB[30] => ALUResult.IN1
SrcB[30] => NewSrcB[30].DATAB
SrcB[31] => NewSrcB[31].DATAA
SrcB[31] => ALUResult.IN1
SrcB[31] => ALUResult.IN1
SrcB[31] => overflow.IN1
SrcB[31] => NewSrcB[31].DATAB
ALUControl[0] => NewSrcB[31].OUTPUTSELECT
ALUControl[0] => NewSrcB[30].OUTPUTSELECT
ALUControl[0] => NewSrcB[29].OUTPUTSELECT
ALUControl[0] => NewSrcB[28].OUTPUTSELECT
ALUControl[0] => NewSrcB[27].OUTPUTSELECT
ALUControl[0] => NewSrcB[26].OUTPUTSELECT
ALUControl[0] => NewSrcB[25].OUTPUTSELECT
ALUControl[0] => NewSrcB[24].OUTPUTSELECT
ALUControl[0] => NewSrcB[23].OUTPUTSELECT
ALUControl[0] => NewSrcB[22].OUTPUTSELECT
ALUControl[0] => NewSrcB[21].OUTPUTSELECT
ALUControl[0] => NewSrcB[20].OUTPUTSELECT
ALUControl[0] => NewSrcB[19].OUTPUTSELECT
ALUControl[0] => NewSrcB[18].OUTPUTSELECT
ALUControl[0] => NewSrcB[17].OUTPUTSELECT
ALUControl[0] => NewSrcB[16].OUTPUTSELECT
ALUControl[0] => NewSrcB[15].OUTPUTSELECT
ALUControl[0] => NewSrcB[14].OUTPUTSELECT
ALUControl[0] => NewSrcB[13].OUTPUTSELECT
ALUControl[0] => NewSrcB[12].OUTPUTSELECT
ALUControl[0] => NewSrcB[11].OUTPUTSELECT
ALUControl[0] => NewSrcB[10].OUTPUTSELECT
ALUControl[0] => NewSrcB[9].OUTPUTSELECT
ALUControl[0] => NewSrcB[8].OUTPUTSELECT
ALUControl[0] => NewSrcB[7].OUTPUTSELECT
ALUControl[0] => NewSrcB[6].OUTPUTSELECT
ALUControl[0] => NewSrcB[5].OUTPUTSELECT
ALUControl[0] => NewSrcB[4].OUTPUTSELECT
ALUControl[0] => NewSrcB[3].OUTPUTSELECT
ALUControl[0] => NewSrcB[2].OUTPUTSELECT
ALUControl[0] => NewSrcB[1].OUTPUTSELECT
ALUControl[0] => NewSrcB[0].OUTPUTSELECT
ALUControl[0] => Add1.IN66
ALUControl[0] => Mux0.IN3
ALUControl[0] => Mux1.IN3
ALUControl[0] => Mux2.IN3
ALUControl[0] => Mux3.IN3
ALUControl[0] => Mux4.IN3
ALUControl[0] => Mux5.IN3
ALUControl[0] => Mux6.IN3
ALUControl[0] => Mux7.IN3
ALUControl[0] => Mux8.IN3
ALUControl[0] => Mux9.IN3
ALUControl[0] => Mux10.IN3
ALUControl[0] => Mux11.IN3
ALUControl[0] => Mux12.IN3
ALUControl[0] => Mux13.IN3
ALUControl[0] => Mux14.IN3
ALUControl[0] => Mux15.IN3
ALUControl[0] => Mux16.IN3
ALUControl[0] => Mux17.IN3
ALUControl[0] => Mux18.IN3
ALUControl[0] => Mux19.IN3
ALUControl[0] => Mux20.IN3
ALUControl[0] => Mux21.IN3
ALUControl[0] => Mux22.IN3
ALUControl[0] => Mux23.IN3
ALUControl[0] => Mux24.IN3
ALUControl[0] => Mux25.IN3
ALUControl[0] => Mux26.IN3
ALUControl[0] => Mux27.IN3
ALUControl[0] => Mux28.IN3
ALUControl[0] => Mux29.IN3
ALUControl[0] => Mux30.IN3
ALUControl[0] => Mux31.IN3
ALUControl[0] => overflow.IN1
ALUControl[1] => Mux0.IN2
ALUControl[1] => Mux1.IN2
ALUControl[1] => Mux2.IN2
ALUControl[1] => Mux3.IN2
ALUControl[1] => Mux4.IN2
ALUControl[1] => Mux5.IN2
ALUControl[1] => Mux6.IN2
ALUControl[1] => Mux7.IN2
ALUControl[1] => Mux8.IN2
ALUControl[1] => Mux9.IN2
ALUControl[1] => Mux10.IN2
ALUControl[1] => Mux11.IN2
ALUControl[1] => Mux12.IN2
ALUControl[1] => Mux13.IN2
ALUControl[1] => Mux14.IN2
ALUControl[1] => Mux15.IN2
ALUControl[1] => Mux16.IN2
ALUControl[1] => Mux17.IN2
ALUControl[1] => Mux18.IN2
ALUControl[1] => Mux19.IN2
ALUControl[1] => Mux20.IN2
ALUControl[1] => Mux21.IN2
ALUControl[1] => Mux22.IN2
ALUControl[1] => Mux23.IN2
ALUControl[1] => Mux24.IN2
ALUControl[1] => Mux25.IN2
ALUControl[1] => Mux26.IN2
ALUControl[1] => Mux27.IN2
ALUControl[1] => Mux28.IN2
ALUControl[1] => Mux29.IN2
ALUControl[1] => Mux30.IN2
ALUControl[1] => Mux31.IN2
ALUControl[1] => carry.IN1
ALUControl[1] => overflow.IN1
ALUResult[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= overflow.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[1] <= carry.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


