Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\seven_alternate.v" into library work
Parsing module <seven_alternate>.
Analyzing Verilog file "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\bin2led7.v" into library work
Parsing module <binary_to_segment>.
Analyzing Verilog file "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\led_display.v" into library work
Parsing module <LED_display>.
Analyzing Verilog file "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\fsm.v" into library work
Parsing module <fsm>.
Analyzing Verilog file "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\debounceTest.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\TopModule.v" into library work
Parsing module <TopModule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopModule>.

Elaborating module <debouncer>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:1127 - "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\TopModule.v" Line 42: Assignment to clk_1Hz ignored, since the identifier is never used

Elaborating module <fsm>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\fsm.v" Line 80: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\fsm.v" Line 82: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\fsm.v" Line 86: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\fsm.v" Line 87: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\fsm.v" Line 88: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <LED_display>.

Elaborating module <seven_alternate>.

Elaborating module <binary_to_segment>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopModule>.
    Related source file is "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\TopModule.v".
INFO:Xst:3210 - "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\TopModule.v" line 42: Output port <clk_1Hz> of the instance <clgfat> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TopModule> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\debounceTest.v".
    Found 1-bit register for signal <PB_sync_1>.
    Found 16-bit register for signal <PB_cnt>.
    Found 1-bit register for signal <PB_state>.
    Found 1-bit register for signal <PB_sync_0>.
    Found 16-bit adder for signal <PB_cnt[15]_GND_2_o_add_5_OUT> created at line 45.
    Found 1-bit comparator equal for signal <PB_idle> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debouncer> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\clkdiv.v".
    Found 26-bit register for signal <counter2>.
    Found 1-bit register for signal <clk_1kHz>.
    Found 1-bit register for signal <clk_1Hz>.
    Found 26-bit register for signal <counter1>.
    Found 26-bit adder for signal <counter1[25]_GND_3_o_add_1_OUT> created at line 32.
    Found 26-bit adder for signal <counter2[25]_GND_3_o_add_2_OUT> created at line 33.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <fsm>.
    Related source file is "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\fsm.v".
        F1 = 1
        F2 = 2
        F3 = 3
        up = 1
        down = 2
        hold = 3
    Found 2-bit register for signal <next_floor>.
    Found 1-bit register for signal <reset>.
    Found 32-bit register for signal <counter>.
    Found 2-bit register for signal <dir>.
    Found 2-bit register for signal <floor>.
    Found 1-bit register for signal <busy>.
    Found 2-bit register for signal <dest_floor>.
    Found 32-bit adder for signal <counter[31]_GND_4_o_add_33_OUT> created at line 93.
    Found 2-bit 4-to-1 multiplexer for signal <dest_floor[1]_GND_4_o_wide_mux_23_OUT> created at line 79.
    Found 2-bit 4-to-1 multiplexer for signal <next_floor[1]_GND_4_o_wide_mux_32_OUT> created at line 85.
    Found 2-bit comparator not equal for signal <floor[1]_dest_floor[1]_equal_9_o> created at line 62
    Found 2-bit comparator greater for signal <GND_4_o_floor[1]_LessThan_25_o> created at line 86
    Found 2-bit comparator greater for signal <PWR_4_o_floor[1]_LessThan_27_o> created at line 87
    Found 2-bit comparator greater for signal <floor[1]_PWR_4_o_LessThan_28_o> created at line 87
    Found 2-bit comparator greater for signal <floor[1]_PWR_4_o_LessThan_31_o> created at line 88
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <fsm> synthesized.

Synthesizing Unit <LED_display>.
    Related source file is "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\led_display.v".
    Summary:
	no macro.
Unit <LED_display> synthesized.

Synthesizing Unit <seven_alternate>.
    Related source file is "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\seven_alternate.v".
    Found 4-bit register for signal <AN>.
    Found 4-bit register for signal <small_bin>.
    Found 1-bit register for signal <count>.
    Found 1-bit adder for signal <count_PWR_6_o_add_1_OUT<0>> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <seven_alternate> synthesized.

Synthesizing Unit <binary_to_segment>.
    Related source file is "\\ad\eng\users\c\h\chenwill\EC311\FinalProject\bin2led7.v".
    Summary:
	no macro.
Unit <binary_to_segment> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 1-bit adder                                           : 1
 16-bit adder                                          : 6
 26-bit adder                                          : 2
 32-bit adder                                          : 1
# Registers                                            : 38
 1-bit register                                        : 23
 16-bit register                                       : 6
 2-bit register                                        : 4
 26-bit register                                       : 2
 32-bit register                                       : 1
 4-bit register                                        : 2
# Comparators                                          : 11
 1-bit comparator equal                                : 6
 2-bit comparator greater                              : 4
 2-bit comparator not equal                            : 1
# Multiplexers                                         : 12
 2-bit 2-to-1 multiplexer                              : 7
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <count> in Unit <s1> is equivalent to the following FF/Latch, which will be removed : <AN_0> 
INFO:Xst:2261 - The FF/Latch <AN_1> in Unit <s1> is equivalent to the following FF/Latch, which will be removed : <AN_2> 
WARNING:Xst:1426 - The value init of the FF/Latch AN_1 hinder the constant cleaning in the block s1.
   You should achieve better results by setting this init to 1.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <counter2>: 1 register on signal <counter2>.
The following registers are absorbed into counter <counter1>: 1 register on signal <counter1>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <PB_cnt>: 1 register on signal <PB_cnt>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <fsm>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <fsm> synthesized (advanced).

Synthesizing (advanced) Unit <seven_alternate>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <seven_alternate> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 1-bit adder                                           : 1
# Counters                                             : 10
 1-bit up counter                                      : 1
 16-bit up counter                                     : 6
 26-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 38
 Flip-Flops                                            : 38
# Comparators                                          : 11
 1-bit comparator equal                                : 6
 2-bit comparator greater                              : 4
 2-bit comparator not equal                            : 1
# Multiplexers                                         : 11
 2-bit 2-to-1 multiplexer                              : 7
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch AN_2 hinder the constant cleaning in the block seven_alternate.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch AN_1 hinder the constant cleaning in the block seven_alternate.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <AN_1> in Unit <seven_alternate> is equivalent to the following FF/Latch, which will be removed : <AN_2> 
INFO:Xst:2261 - The FF/Latch <AN_0> in Unit <seven_alternate> is equivalent to the following FF/Latch, which will be removed : <count> 

Optimizing unit <TopModule> ...

Optimizing unit <debouncer> ...

Optimizing unit <clkdiv> ...

Optimizing unit <fsm> ...

Optimizing unit <seven_alternate> ...
WARNING:Xst:2677 - Node <clgfat/counter2_25> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_24> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_23> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_22> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_21> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_20> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_19> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_18> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_17> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_16> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_15> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_14> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_13> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_12> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_11> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_10> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_9> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_8> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_7> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_6> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_5> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_4> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_3> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_2> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_1> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/counter2_0> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:2677 - Node <clgfat/clk_1Hz> of sequential type is unconnected in block <TopModule>.
WARNING:Xst:1293 - FF/Latch <clgfat/counter1_25> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clgfat/counter1_24> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clgfat/counter1_23> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clgfat/counter1_22> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clgfat/counter1_21> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clgfat/counter1_20> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clgfat/counter1_19> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clgfat/counter1_18> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clgfat/counter1_17> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clgfat/counter1_16> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <f1/counter_31> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <f1/counter_30> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <f1/counter_29> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <f1/counter_28> has a constant value of 0 in block <TopModule>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 3.
FlipFlop randall/s1/AN_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <TopModule> :
	Found 2-bit shift register for signal <d6/PB_sync_1>.
	Found 2-bit shift register for signal <d5/PB_sync_1>.
	Found 2-bit shift register for signal <d4/PB_sync_1>.
	Found 2-bit shift register for signal <d3/PB_sync_1>.
	Found 2-bit shift register for signal <d2/PB_sync_1>.
	Found 2-bit shift register for signal <d1/PB_sync_1>.
Unit <TopModule> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 165
 Flip-Flops                                            : 165
# Shift Registers                                      : 6
 2-bit shift register                                  : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 534
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 132
#      LUT2                        : 15
#      LUT3                        : 15
#      LUT4                        : 12
#      LUT5                        : 3
#      LUT6                        : 68
#      MUXCY                       : 132
#      VCC                         : 1
#      XORCY                       : 140
# FlipFlops/Latches                : 171
#      FD                          : 19
#      FDE                         : 38
#      FDR                         : 112
#      FDSE                        : 2
# Shift Registers                  : 6
#      SRLC16E                     : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 7
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             169  out of  18224     0%  
 Number of Slice LUTs:                  266  out of   9112     2%  
    Number used as Logic:               260  out of   9112     2%  
    Number used as Memory:                6  out of   2176     0%  
       Number used as SRL:                6

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    268
   Number with an unused Flip Flop:      99  out of    268    36%  
   Number with an unused LUT:             2  out of    268     0%  
   Number of fully used LUT-FF pairs:   167  out of    268    62%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk                                | BUFGP                       | 169   |
clgfat/clk_1kHz                    | NONE(randall/s1/small_bin_3)| 8     |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.961ns (Maximum Frequency: 201.558MHz)
   Minimum input arrival time before clock: 4.071ns
   Maximum output required time after clock: 5.967ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.961ns (frequency: 201.558MHz)
  Total number of paths / destination ports: 3736 / 311
-------------------------------------------------------------------------
Delay:               4.961ns (Levels of Logic = 4)
  Source:            d4/PB_cnt_11 (FF)
  Destination:       f1/dest_floor_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: d4/PB_cnt_11 to f1/dest_floor_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  d4/PB_cnt_11 (d4/PB_cnt_11)
     LUT6:I0->O            2   0.203   0.845  d4/out1 (d4/out)
     LUT6:I3->O            5   0.205   0.962  d4/PB_down1 (in2_3_OBUF)
     LUT4:I0->O            1   0.203   0.808  f1/Mmux_dest_floor[1]_dest_floor[1]_mux_45_OUT13 (f1/Mmux_dest_floor[1]_dest_floor[1]_mux_45_OUT13)
     LUT6:I3->O            1   0.205   0.000  f1/Mmux_dest_floor[1]_dest_floor[1]_mux_45_OUT14 (f1/dest_floor[1]_dest_floor[1]_mux_45_OUT<0>)
     FD:D                      0.102          f1/dest_floor_0
    ----------------------------------------
    Total                      4.961ns (1.365ns logic, 3.596ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clgfat/clk_1kHz'
  Clock period: 2.106ns (frequency: 474.721MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               2.106ns (Levels of Logic = 1)
  Source:            randall/s1/AN_0 (FF)
  Destination:       randall/s1/AN_0 (FF)
  Source Clock:      clgfat/clk_1kHz rising
  Destination Clock: clgfat/clk_1kHz rising

  Data Path: randall/s1/AN_0 to randall/s1/AN_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   0.773  randall/s1/AN_0 (randall/s1/AN_0)
     INV:I->O              1   0.206   0.579  randall/s1/Result1_INV_0 (randall/s1/Result)
     FD:D                      0.102          randall/s1/AN_0
    ----------------------------------------
    Total                      2.106ns (0.755ns logic, 1.352ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.071ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       f1/next_floor_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to f1/next_floor_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.973  reset_IBUF (reset_IBUF)
     LUT4:I1->O            1   0.205   0.580  f1/Mmux_dest_floor[1]_next_floor[1]_mux_46_OUT11 (f1/Mmux_dest_floor[1]_next_floor[1]_mux_46_OUT1)
     LUT6:I5->O            1   0.205   0.580  f1/Mmux_dest_floor[1]_next_floor[1]_mux_46_OUT12 (f1/Mmux_dest_floor[1]_next_floor[1]_mux_46_OUT11)
     LUT2:I1->O            1   0.205   0.000  f1/Mmux_dest_floor[1]_next_floor[1]_mux_46_OUT13 (f1/dest_floor[1]_next_floor[1]_mux_46_OUT<0>)
     FDE:D                     0.102          f1/next_floor_0
    ----------------------------------------
    Total                      4.071ns (1.939ns logic, 2.132ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clgfat/clk_1kHz'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            randall/s1/small_bin_1 (FF)
  Destination:       NUM<6> (PAD)
  Source Clock:      clgfat/clk_1kHz rising

  Data Path: randall/s1/small_bin_1 to NUM<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  randall/s1/small_bin_1 (randall/s1/small_bin_1)
     LUT4:I0->O            1   0.203   0.579  randall/b1/seven<7>1 (NUM_0_OBUF)
     OBUF:I->O                 2.571          NUM_0_OBUF (NUM<0>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 115 / 7
-------------------------------------------------------------------------
Offset:              5.967ns (Levels of Logic = 3)
  Source:            d6/PB_cnt_11 (FF)
  Destination:       in2<5> (PAD)
  Source Clock:      clk rising

  Data Path: d6/PB_cnt_11 to in2<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  d6/PB_cnt_11 (d6/PB_cnt_11)
     LUT6:I0->O            2   0.203   0.845  d6/out1 (d6/out)
     LUT6:I3->O            5   0.205   0.714  d6/PB_down1 (in2_5_OBUF)
     OBUF:I->O                 2.571          in2_5_OBUF (in2<5>)
    ----------------------------------------
    Total                      5.967ns (3.426ns logic, 2.540ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clgfat/clk_1kHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clgfat/clk_1kHz|    2.106|         |         |         |
clk            |    1.528|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.961|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.96 secs
 
--> 

Total memory usage is 255468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   50 (   0 filtered)
Number of infos    :    6 (   0 filtered)

