{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697683945320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697683945323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 22:52:10 2023 " "Processing started: Wed Oct 18 22:52:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697683945323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697683945323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697683945323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697683946965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697683946965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697683953684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697683953684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 2 2 " "Found 2 design units, including 2 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "W:/Lab4/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697683953953 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_flip_flop_8b " "Found entity 2: D_flip_flop_8b" {  } { { "part2.v" "" { Text "W:/Lab4/part2.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697683953953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697683953953 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk part3.v(5) " "Verilog HDL error at part3.v(5): object \"clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953978 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q part3.v(7) " "Verilog HDL error at part3.v(7): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953978 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "load part3.v(8) " "Verilog HDL error at part3.v(8): object \"load\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953979 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rotate_right part3.v(9) " "Verilog HDL error at part3.v(9): object \"rotate_right\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953979 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q part3.v(10) " "Verilog HDL error at part3.v(10): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953979 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q part3.v(11) " "Verilog HDL error at part3.v(11): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953979 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q part3.v(12) " "Verilog HDL error at part3.v(12): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953979 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q part3.v(13) " "Verilog HDL error at part3.v(13): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953979 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "as_right part3.v(14) " "Verilog HDL error at part3.v(14): object \"as_right\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953979 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q part3.v(14) " "Verilog HDL error at part3.v(14): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953979 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q part3.v(17) " "Verilog HDL error at part3.v(17): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953979 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q part3.v(18) " "Verilog HDL error at part3.v(18): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953980 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q part3.v(19) " "Verilog HDL error at part3.v(19): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953980 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q part3.v(20) " "Verilog HDL error at part3.v(20): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953980 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q part3.v(23) " "Verilog HDL error at part3.v(23): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953980 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "d part3.v(23) " "Verilog HDL error at part3.v(23): object \"d\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "W:/Lab4/part3.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697683953980 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697683955523 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 18 22:52:35 2023 " "Processing ended: Wed Oct 18 22:52:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697683955523 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697683955523 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697683955523 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697683955523 ""}
