/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ctype.css */
/*    -t h                                                                 */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr */
/*    -I/home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen  */
/*    -I/home/pkaplan/workarea/pensando_2/asic/capri/design/common -O      */
/*                                                                         */
/* Input files:                                                            */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr */
/*                                                                         */
/* Included files:                                                         */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/design/common/csr_rdintr.csr.pp */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/design/common/csr_scratch.csr.pp */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ctype.css */
/*                                                                         */
/* Generated on: Thu Feb 22 12:44:56 2018                                  */
/*           by: pkaplan                                                   */
/*                                                                         */

#ifndef _PXB_H_
#define _PXB_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_pxb_csr                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2125 */
/* Register: cap_pxb_csr.base                                              */
#define CAP_PXB_CSR_BASE_ADDRESS 0x0
#define CAP_PXB_CSR_BASE_BYTE_ADDRESS 0x0
/* Register: cap_pxb_csr.rdintr                                            */
#define CAP_PXB_CSR_RDINTR_ADDRESS 0x1
#define CAP_PXB_CSR_RDINTR_BYTE_ADDRESS 0x4
/* Wide Memory: cap_pxb_csr.dhs_itr_pcihdrt                                */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ADDRESS 0x2000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_BYTE_ADDRESS 0x8000
/* Wide Register: cap_pxb_csr.dhs_itr_pcihdrt.entry                        */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ADDRESS 0x2000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_BYTE_ADDRESS 0x8000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ARRAY_COUNT 0x800
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_pcihdrt.entry.entry_0_4                   */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_ADDRESS 0x2000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x8000
/* Register: cap_pxb_csr.dhs_itr_pcihdrt.entry.entry_1_4                   */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ADDRESS 0x2001
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x8004
/* Register: cap_pxb_csr.dhs_itr_pcihdrt.entry.entry_2_4                   */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ADDRESS 0x2002
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x8008
/* Register: cap_pxb_csr.dhs_itr_pcihdrt.entry.entry_3_4                   */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_ADDRESS 0x2003
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x800c
/* Wide Memory: cap_pxb_csr.dhs_itr_portmap                                */
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ADDRESS 0x4000
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_BYTE_ADDRESS 0x10000
/* Wide Register: cap_pxb_csr.dhs_itr_portmap.entry                        */
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ADDRESS 0x4000
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_BYTE_ADDRESS 0x10000
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ARRAY_COUNT 0x80
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ARRAY_INDEX_MAX 0x7f
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_portmap.entry.entry_0_2                   */
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_ADDRESS 0x4000
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x10000
/* Register: cap_pxb_csr.dhs_itr_portmap.entry.entry_1_2                   */
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ADDRESS 0x4001
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x10004
/* Wide Memory: cap_pxb_csr.dhs_tgt_pmt                                    */
#define CAP_PXB_CSR_DHS_TGT_PMT_ADDRESS 0x6000
#define CAP_PXB_CSR_DHS_TGT_PMT_BYTE_ADDRESS 0x18000
/* Wide Register: cap_pxb_csr.dhs_tgt_pmt.entry                            */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ADDRESS 0x6000
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_BYTE_ADDRESS 0x18000
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ARRAY_COUNT 0x400
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_pmt.entry.entry_0_8                       */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_ADDRESS 0x6000
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x18000
/* Register: cap_pxb_csr.dhs_tgt_pmt.entry.entry_1_8                       */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_ADDRESS 0x6001
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x18004
/* Register: cap_pxb_csr.dhs_tgt_pmt.entry.entry_2_8                       */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_ADDRESS 0x6002
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x18008
/* Register: cap_pxb_csr.dhs_tgt_pmt.entry.entry_3_8                       */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_ADDRESS 0x6003
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x1800c
/* Register: cap_pxb_csr.dhs_tgt_pmt.entry.entry_4_8                       */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_ADDRESS 0x6004
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x18010
/* Register: cap_pxb_csr.dhs_tgt_pmt.entry.entry_5_8                       */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_ADDRESS 0x6005
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x18014
/* Register: cap_pxb_csr.dhs_tgt_pmt.entry.entry_6_8                       */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_ADDRESS 0x6006
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x18018
/* Register: cap_pxb_csr.dhs_tgt_pmt.entry.entry_7_8                       */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_ADDRESS 0x6007
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x1801c
/* Wide Memory: cap_pxb_csr.dhs_tgt_pmr                                    */
#define CAP_PXB_CSR_DHS_TGT_PMR_ADDRESS 0x8000
#define CAP_PXB_CSR_DHS_TGT_PMR_BYTE_ADDRESS 0x20000
/* Wide Register: cap_pxb_csr.dhs_tgt_pmr.entry                            */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ADDRESS 0x8000
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_BYTE_ADDRESS 0x20000
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ARRAY_COUNT 0x400
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_pmr.entry.entry_0_4                       */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ADDRESS 0x8000
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x20000
/* Register: cap_pxb_csr.dhs_tgt_pmr.entry.entry_1_4                       */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ADDRESS 0x8001
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x20004
/* Register: cap_pxb_csr.dhs_tgt_pmr.entry.entry_2_4                       */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ADDRESS 0x8002
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x20008
/* Register: cap_pxb_csr.dhs_tgt_pmr.entry.entry_3_4                       */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ADDRESS 0x8003
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x2000c
/* Wide Memory: cap_pxb_csr.dhs_tgt_prt                                    */
#define CAP_PXB_CSR_DHS_TGT_PRT_ADDRESS 0xc000
#define CAP_PXB_CSR_DHS_TGT_PRT_BYTE_ADDRESS 0x30000
/* Wide Register: cap_pxb_csr.dhs_tgt_prt.entry                            */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ADDRESS 0xc000
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_BYTE_ADDRESS 0x30000
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ARRAY_COUNT 0x1000
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ARRAY_INDEX_MAX 0xfff
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_prt.entry.entry_0_4                       */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ADDRESS 0xc000
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x30000
/* Register: cap_pxb_csr.dhs_tgt_prt.entry.entry_1_4                       */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ADDRESS 0xc001
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x30004
/* Register: cap_pxb_csr.dhs_tgt_prt.entry.entry_2_4                       */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ADDRESS 0xc002
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x30008
/* Register: cap_pxb_csr.dhs_tgt_prt.entry.entry_3_4                       */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_ADDRESS 0xc003
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x3000c
/* Wide Memory: cap_pxb_csr.dhs_tgt_rxcrbfr0                               */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ADDRESS 0x10000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_BYTE_ADDRESS 0x40000
/* Wide Register: cap_pxb_csr.dhs_tgt_rxcrbfr0.entry                       */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ADDRESS 0x10000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_BYTE_ADDRESS 0x40000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ARRAY_COUNT 0x400
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_0_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_ADDRESS 0x10000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x40000
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_1_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_ADDRESS 0x10001
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x40004
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_2_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_ADDRESS 0x10002
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x40008
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_3_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_ADDRESS 0x10003
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x4000c
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_4_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ADDRESS 0x10004
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x40010
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_5_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_ADDRESS 0x10005
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x40014
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_6_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_ADDRESS 0x10006
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x40018
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_7_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_ADDRESS 0x10007
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x4001c
/* Wide Memory: cap_pxb_csr.dhs_tgt_rxcrbfr1                               */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ADDRESS 0x12000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_BYTE_ADDRESS 0x48000
/* Wide Register: cap_pxb_csr.dhs_tgt_rxcrbfr1.entry                       */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ADDRESS 0x12000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_BYTE_ADDRESS 0x48000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ARRAY_COUNT 0x400
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_0_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_ADDRESS 0x12000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x48000
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_1_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_ADDRESS 0x12001
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x48004
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_2_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_ADDRESS 0x12002
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x48008
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_3_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_ADDRESS 0x12003
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x4800c
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_4_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ADDRESS 0x12004
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x48010
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_5_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_ADDRESS 0x12005
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x48014
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_6_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_ADDRESS 0x12006
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x48018
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_7_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_ADDRESS 0x12007
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x4801c
/* Wide Memory: cap_pxb_csr.dhs_tgt_rxcrbfr2                               */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ADDRESS 0x14000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_BYTE_ADDRESS 0x50000
/* Wide Register: cap_pxb_csr.dhs_tgt_rxcrbfr2.entry                       */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ADDRESS 0x14000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_BYTE_ADDRESS 0x50000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ARRAY_COUNT 0x400
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_0_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_ADDRESS 0x14000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x50000
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_1_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_ADDRESS 0x14001
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x50004
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_2_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_ADDRESS 0x14002
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x50008
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_3_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_ADDRESS 0x14003
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x5000c
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_4_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ADDRESS 0x14004
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x50010
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_5_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_ADDRESS 0x14005
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x50014
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_6_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_ADDRESS 0x14006
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x50018
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_7_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_ADDRESS 0x14007
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x5001c
/* Wide Memory: cap_pxb_csr.dhs_tgt_rxcrbfr3                               */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ADDRESS 0x16000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_BYTE_ADDRESS 0x58000
/* Wide Register: cap_pxb_csr.dhs_tgt_rxcrbfr3.entry                       */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ADDRESS 0x16000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_BYTE_ADDRESS 0x58000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ARRAY_COUNT 0x400
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_0_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_ADDRESS 0x16000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x58000
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_1_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_ADDRESS 0x16001
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x58004
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_2_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_ADDRESS 0x16002
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x58008
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_3_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_ADDRESS 0x16003
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x5800c
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_4_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ADDRESS 0x16004
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x58010
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_5_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_ADDRESS 0x16005
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x58014
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_6_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_ADDRESS 0x16006
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x58018
/* Register: cap_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_7_8                  */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_ADDRESS 0x16007
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x5801c
/* Memory: cap_pxb_csr.dhs_tgt_rxinfo                                      */
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ADDRESS 0x18000
#define CAP_PXB_CSR_DHS_TGT_RXINFO_BYTE_ADDRESS 0x60000
/* Register: cap_pxb_csr.dhs_tgt_rxinfo.entry                              */
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ADDRESS 0x18000
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_BYTE_ADDRESS 0x60000
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ARRAY_COUNT 0x400
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Memory: cap_pxb_csr.dhs_tgt_cplst                                  */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ADDRESS 0x18400
#define CAP_PXB_CSR_DHS_TGT_CPLST_BYTE_ADDRESS 0x61000
/* Wide Register: cap_pxb_csr.dhs_tgt_cplst.entry                          */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ADDRESS 0x18400
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_BYTE_ADDRESS 0x61000
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ARRAY_COUNT 0x80
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ARRAY_INDEX_MAX 0x7f
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_cplst.entry.entry_0_4                     */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_ADDRESS 0x18400
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x61000
/* Register: cap_pxb_csr.dhs_tgt_cplst.entry.entry_1_4                     */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_ADDRESS 0x18401
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x61004
/* Register: cap_pxb_csr.dhs_tgt_cplst.entry.entry_2_4                     */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_ADDRESS 0x18402
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x61008
/* Register: cap_pxb_csr.dhs_tgt_cplst.entry.entry_3_4                     */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ADDRESS 0x18403
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x6100c
/* Wide Memory: cap_pxb_csr.dhs_tgt_romask                                 */
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ADDRESS 0x18600
#define CAP_PXB_CSR_DHS_TGT_ROMASK_BYTE_ADDRESS 0x61800
/* Wide Register: cap_pxb_csr.dhs_tgt_romask.entry                         */
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ADDRESS 0x18600
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_BYTE_ADDRESS 0x61800
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ARRAY_COUNT 0x80
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ARRAY_INDEX_MAX 0x7f
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_romask.entry.entry_0_2                    */
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_ADDRESS 0x18600
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x61800
/* Register: cap_pxb_csr.dhs_tgt_romask.entry.entry_1_2                    */
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ADDRESS 0x18601
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x61804
/* Wide Memory: cap_pxb_csr.dhs_tgt_aximst0                                */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ADDRESS 0x18800
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_BYTE_ADDRESS 0x62000
/* Wide Register: cap_pxb_csr.dhs_tgt_aximst0.entry                        */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ADDRESS 0x18800
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_BYTE_ADDRESS 0x62000
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ARRAY_COUNT 0x80
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ARRAY_INDEX_MAX 0x7f
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_aximst0.entry.entry_0_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_ADDRESS 0x18800
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x62000
/* Register: cap_pxb_csr.dhs_tgt_aximst0.entry.entry_1_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_ADDRESS 0x18801
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x62004
/* Register: cap_pxb_csr.dhs_tgt_aximst0.entry.entry_2_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_ADDRESS 0x18802
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x62008
/* Register: cap_pxb_csr.dhs_tgt_aximst0.entry.entry_3_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_ADDRESS 0x18803
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x6200c
/* Register: cap_pxb_csr.dhs_tgt_aximst0.entry.entry_4_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ADDRESS 0x18804
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x62010
/* Register: cap_pxb_csr.dhs_tgt_aximst0.entry.entry_5_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_ADDRESS 0x18805
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x62014
/* Register: cap_pxb_csr.dhs_tgt_aximst0.entry.entry_6_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_ADDRESS 0x18806
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x62018
/* Register: cap_pxb_csr.dhs_tgt_aximst0.entry.entry_7_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_ADDRESS 0x18807
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x6201c
/* Wide Memory: cap_pxb_csr.dhs_tgt_aximst1                                */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ADDRESS 0x18c00
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_BYTE_ADDRESS 0x63000
/* Wide Register: cap_pxb_csr.dhs_tgt_aximst1.entry                        */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ADDRESS 0x18c00
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_BYTE_ADDRESS 0x63000
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ARRAY_COUNT 0x80
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ARRAY_INDEX_MAX 0x7f
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_aximst1.entry.entry_0_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_ADDRESS 0x18c00
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x63000
/* Register: cap_pxb_csr.dhs_tgt_aximst1.entry.entry_1_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_ADDRESS 0x18c01
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x63004
/* Register: cap_pxb_csr.dhs_tgt_aximst1.entry.entry_2_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_ADDRESS 0x18c02
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x63008
/* Register: cap_pxb_csr.dhs_tgt_aximst1.entry.entry_3_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_ADDRESS 0x18c03
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x6300c
/* Register: cap_pxb_csr.dhs_tgt_aximst1.entry.entry_4_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ADDRESS 0x18c04
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x63010
/* Register: cap_pxb_csr.dhs_tgt_aximst1.entry.entry_5_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_ADDRESS 0x18c05
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x63014
/* Register: cap_pxb_csr.dhs_tgt_aximst1.entry.entry_6_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_ADDRESS 0x18c06
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x63018
/* Register: cap_pxb_csr.dhs_tgt_aximst1.entry.entry_7_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_ADDRESS 0x18c07
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x6301c
/* Wide Memory: cap_pxb_csr.dhs_tgt_aximst2                                */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ADDRESS 0x19000
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_BYTE_ADDRESS 0x64000
/* Wide Register: cap_pxb_csr.dhs_tgt_aximst2.entry                        */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ADDRESS 0x19000
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_BYTE_ADDRESS 0x64000
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ARRAY_COUNT 0x80
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ARRAY_INDEX_MAX 0x7f
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_aximst2.entry.entry_0_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_ADDRESS 0x19000
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x64000
/* Register: cap_pxb_csr.dhs_tgt_aximst2.entry.entry_1_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_ADDRESS 0x19001
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x64004
/* Register: cap_pxb_csr.dhs_tgt_aximst2.entry.entry_2_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_ADDRESS 0x19002
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x64008
/* Register: cap_pxb_csr.dhs_tgt_aximst2.entry.entry_3_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_ADDRESS 0x19003
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x6400c
/* Register: cap_pxb_csr.dhs_tgt_aximst2.entry.entry_4_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ADDRESS 0x19004
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x64010
/* Register: cap_pxb_csr.dhs_tgt_aximst2.entry.entry_5_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_ADDRESS 0x19005
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x64014
/* Register: cap_pxb_csr.dhs_tgt_aximst2.entry.entry_6_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_ADDRESS 0x19006
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x64018
/* Register: cap_pxb_csr.dhs_tgt_aximst2.entry.entry_7_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_ADDRESS 0x19007
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x6401c
/* Wide Memory: cap_pxb_csr.dhs_tgt_aximst3                                */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ADDRESS 0x19400
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_BYTE_ADDRESS 0x65000
/* Wide Register: cap_pxb_csr.dhs_tgt_aximst3.entry                        */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ADDRESS 0x19400
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_BYTE_ADDRESS 0x65000
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ARRAY_COUNT 0x80
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ARRAY_INDEX_MAX 0x7f
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_aximst3.entry.entry_0_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_ADDRESS 0x19400
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x65000
/* Register: cap_pxb_csr.dhs_tgt_aximst3.entry.entry_1_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_ADDRESS 0x19401
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x65004
/* Register: cap_pxb_csr.dhs_tgt_aximst3.entry.entry_2_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_ADDRESS 0x19402
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x65008
/* Register: cap_pxb_csr.dhs_tgt_aximst3.entry.entry_3_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_ADDRESS 0x19403
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x6500c
/* Register: cap_pxb_csr.dhs_tgt_aximst3.entry.entry_4_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ADDRESS 0x19404
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x65010
/* Register: cap_pxb_csr.dhs_tgt_aximst3.entry.entry_5_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_ADDRESS 0x19405
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x65014
/* Register: cap_pxb_csr.dhs_tgt_aximst3.entry.entry_6_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_ADDRESS 0x19406
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x65018
/* Register: cap_pxb_csr.dhs_tgt_aximst3.entry.entry_7_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_ADDRESS 0x19407
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x6501c
/* Wide Memory: cap_pxb_csr.dhs_tgt_aximst4                                */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ADDRESS 0x19800
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_BYTE_ADDRESS 0x66000
/* Wide Register: cap_pxb_csr.dhs_tgt_aximst4.entry                        */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ADDRESS 0x19800
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_BYTE_ADDRESS 0x66000
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ARRAY_COUNT 0x80
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ARRAY_INDEX_MAX 0x7f
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_tgt_aximst4.entry.entry_0_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_ADDRESS 0x19800
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x66000
/* Register: cap_pxb_csr.dhs_tgt_aximst4.entry.entry_1_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_ADDRESS 0x19801
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x66004
/* Register: cap_pxb_csr.dhs_tgt_aximst4.entry.entry_2_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_ADDRESS 0x19802
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x66008
/* Register: cap_pxb_csr.dhs_tgt_aximst4.entry.entry_3_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_ADDRESS 0x19803
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x6600c
/* Register: cap_pxb_csr.dhs_tgt_aximst4.entry.entry_4_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ADDRESS 0x19804
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x66010
/* Register: cap_pxb_csr.dhs_tgt_aximst4.entry.entry_5_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_ADDRESS 0x19805
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x66014
/* Register: cap_pxb_csr.dhs_tgt_aximst4.entry.entry_6_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_ADDRESS 0x19806
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x66018
/* Register: cap_pxb_csr.dhs_tgt_aximst4.entry.entry_7_8                   */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_ADDRESS 0x19807
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x6601c
/* Wide Memory: cap_pxb_csr.dhs_itr_wrbfr0                                 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ADDRESS 0x1a000
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_BYTE_ADDRESS 0x68000
/* Wide Register: cap_pxb_csr.dhs_itr_wrbfr0.entry                         */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ADDRESS 0x1a000
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_BYTE_ADDRESS 0x68000
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ARRAY_COUNT 0x400
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_wrbfr0.entry.entry_0_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_ADDRESS 0x1a000
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x68000
/* Register: cap_pxb_csr.dhs_itr_wrbfr0.entry.entry_1_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_ADDRESS 0x1a001
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x68004
/* Register: cap_pxb_csr.dhs_itr_wrbfr0.entry.entry_2_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_ADDRESS 0x1a002
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x68008
/* Register: cap_pxb_csr.dhs_itr_wrbfr0.entry.entry_3_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_ADDRESS 0x1a003
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x6800c
/* Register: cap_pxb_csr.dhs_itr_wrbfr0.entry.entry_4_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ADDRESS 0x1a004
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x68010
/* Register: cap_pxb_csr.dhs_itr_wrbfr0.entry.entry_5_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_ADDRESS 0x1a005
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x68014
/* Register: cap_pxb_csr.dhs_itr_wrbfr0.entry.entry_6_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_ADDRESS 0x1a006
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x68018
/* Register: cap_pxb_csr.dhs_itr_wrbfr0.entry.entry_7_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_ADDRESS 0x1a007
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x6801c
/* Wide Memory: cap_pxb_csr.dhs_itr_wrbfr1                                 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ADDRESS 0x1c000
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_BYTE_ADDRESS 0x70000
/* Wide Register: cap_pxb_csr.dhs_itr_wrbfr1.entry                         */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ADDRESS 0x1c000
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_BYTE_ADDRESS 0x70000
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ARRAY_COUNT 0x400
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_wrbfr1.entry.entry_0_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_ADDRESS 0x1c000
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x70000
/* Register: cap_pxb_csr.dhs_itr_wrbfr1.entry.entry_1_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_ADDRESS 0x1c001
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x70004
/* Register: cap_pxb_csr.dhs_itr_wrbfr1.entry.entry_2_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_ADDRESS 0x1c002
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x70008
/* Register: cap_pxb_csr.dhs_itr_wrbfr1.entry.entry_3_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_ADDRESS 0x1c003
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x7000c
/* Register: cap_pxb_csr.dhs_itr_wrbfr1.entry.entry_4_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ADDRESS 0x1c004
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x70010
/* Register: cap_pxb_csr.dhs_itr_wrbfr1.entry.entry_5_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_ADDRESS 0x1c005
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x70014
/* Register: cap_pxb_csr.dhs_itr_wrbfr1.entry.entry_6_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_ADDRESS 0x1c006
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x70018
/* Register: cap_pxb_csr.dhs_itr_wrbfr1.entry.entry_7_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_ADDRESS 0x1c007
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x7001c
/* Wide Memory: cap_pxb_csr.dhs_itr_wrbfr2                                 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ADDRESS 0x1e000
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_BYTE_ADDRESS 0x78000
/* Wide Register: cap_pxb_csr.dhs_itr_wrbfr2.entry                         */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ADDRESS 0x1e000
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_BYTE_ADDRESS 0x78000
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ARRAY_COUNT 0x400
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_wrbfr2.entry.entry_0_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_ADDRESS 0x1e000
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x78000
/* Register: cap_pxb_csr.dhs_itr_wrbfr2.entry.entry_1_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_ADDRESS 0x1e001
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x78004
/* Register: cap_pxb_csr.dhs_itr_wrbfr2.entry.entry_2_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_ADDRESS 0x1e002
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x78008
/* Register: cap_pxb_csr.dhs_itr_wrbfr2.entry.entry_3_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_ADDRESS 0x1e003
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x7800c
/* Register: cap_pxb_csr.dhs_itr_wrbfr2.entry.entry_4_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ADDRESS 0x1e004
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x78010
/* Register: cap_pxb_csr.dhs_itr_wrbfr2.entry.entry_5_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_ADDRESS 0x1e005
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x78014
/* Register: cap_pxb_csr.dhs_itr_wrbfr2.entry.entry_6_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_ADDRESS 0x1e006
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x78018
/* Register: cap_pxb_csr.dhs_itr_wrbfr2.entry.entry_7_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_ADDRESS 0x1e007
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x7801c
/* Wide Memory: cap_pxb_csr.dhs_itr_wrbfr3                                 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ADDRESS 0x20000
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_BYTE_ADDRESS 0x80000
/* Wide Register: cap_pxb_csr.dhs_itr_wrbfr3.entry                         */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ADDRESS 0x20000
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_BYTE_ADDRESS 0x80000
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ARRAY_COUNT 0x400
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_wrbfr3.entry.entry_0_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_ADDRESS 0x20000
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x80000
/* Register: cap_pxb_csr.dhs_itr_wrbfr3.entry.entry_1_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_ADDRESS 0x20001
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x80004
/* Register: cap_pxb_csr.dhs_itr_wrbfr3.entry.entry_2_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_ADDRESS 0x20002
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x80008
/* Register: cap_pxb_csr.dhs_itr_wrbfr3.entry.entry_3_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_ADDRESS 0x20003
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x8000c
/* Register: cap_pxb_csr.dhs_itr_wrbfr3.entry.entry_4_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ADDRESS 0x20004
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x80010
/* Register: cap_pxb_csr.dhs_itr_wrbfr3.entry.entry_5_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_ADDRESS 0x20005
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x80014
/* Register: cap_pxb_csr.dhs_itr_wrbfr3.entry.entry_6_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_ADDRESS 0x20006
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x80018
/* Register: cap_pxb_csr.dhs_itr_wrbfr3.entry.entry_7_8                    */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_ADDRESS 0x20007
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x8001c
/* Wide Memory: cap_pxb_csr.dhs_itr_wrhdr                                  */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ADDRESS 0x22000
#define CAP_PXB_CSR_DHS_ITR_WRHDR_BYTE_ADDRESS 0x88000
/* Wide Register: cap_pxb_csr.dhs_itr_wrhdr.entry                          */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ADDRESS 0x22000
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_BYTE_ADDRESS 0x88000
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ARRAY_COUNT 0x80
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ARRAY_INDEX_MAX 0x7f
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_wrhdr.entry.entry_0_4                     */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_ADDRESS 0x22000
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x88000
/* Register: cap_pxb_csr.dhs_itr_wrhdr.entry.entry_1_4                     */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_ADDRESS 0x22001
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x88004
/* Register: cap_pxb_csr.dhs_itr_wrhdr.entry.entry_2_4                     */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ADDRESS 0x22002
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x88008
/* Register: cap_pxb_csr.dhs_itr_wrhdr.entry.entry_3_4                     */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_ADDRESS 0x22003
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x8800c
/* Wide Memory: cap_pxb_csr.dhs_itr_rdhdr                                  */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ADDRESS 0x22200
#define CAP_PXB_CSR_DHS_ITR_RDHDR_BYTE_ADDRESS 0x88800
/* Wide Register: cap_pxb_csr.dhs_itr_rdhdr.entry                          */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ADDRESS 0x22200
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_BYTE_ADDRESS 0x88800
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ARRAY_COUNT 0x80
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ARRAY_INDEX_MAX 0x7f
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_rdhdr.entry.entry_0_4                     */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_ADDRESS 0x22200
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x88800
/* Register: cap_pxb_csr.dhs_itr_rdhdr.entry.entry_1_4                     */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_ADDRESS 0x22201
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x88804
/* Register: cap_pxb_csr.dhs_itr_rdhdr.entry.entry_2_4                     */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ADDRESS 0x22202
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x88808
/* Register: cap_pxb_csr.dhs_itr_rdhdr.entry.entry_3_4                     */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_ADDRESS 0x22203
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x8880c
/* Wide Memory: cap_pxb_csr.dhs_itr_rdcontext                              */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ADDRESS 0x22400
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_BYTE_ADDRESS 0x89000
/* Wide Register: cap_pxb_csr.dhs_itr_rdcontext.entry                      */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ADDRESS 0x22400
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_BYTE_ADDRESS 0x89000
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ARRAY_COUNT 0x80
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ARRAY_INDEX_MAX 0x7f
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_rdcontext.entry.entry_0_4                 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_ADDRESS 0x22400
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x89000
/* Register: cap_pxb_csr.dhs_itr_rdcontext.entry.entry_1_4                 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_ADDRESS 0x22401
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x89004
/* Register: cap_pxb_csr.dhs_itr_rdcontext.entry.entry_2_4                 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ADDRESS 0x22402
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x89008
/* Register: cap_pxb_csr.dhs_itr_rdcontext.entry.entry_3_4                 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_ADDRESS 0x22403
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x8900c
/* Memory: cap_pxb_csr.dhs_tgt_rdcontext                                   */
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ADDRESS 0x22600
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_BYTE_ADDRESS 0x89800
/* Register: cap_pxb_csr.dhs_tgt_rdcontext.entry                           */
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_ADDRESS 0x22600
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_BYTE_ADDRESS 0x89800
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_ARRAY_ELEMENT_SIZE 0x4
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_ARRAY_COUNT 0x80
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_ARRAY_INDEX_MAX 0x7f
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Memory: cap_pxb_csr.dhs_tgt_rc_bdfmap                                   */
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ADDRESS 0x22680
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_BYTE_ADDRESS 0x89a00
/* Register: cap_pxb_csr.dhs_tgt_rc_bdfmap.entry                           */
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ADDRESS 0x22680
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_BYTE_ADDRESS 0x89a00
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ARRAY_COUNT 0x40
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ARRAY_INDEX_MAX 0x3f
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr0                                */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ADDRESS 0x22800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_BYTE_ADDRESS 0x8a000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr0.entry                        */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ADDRESS 0x22800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_BYTE_ADDRESS 0x8a000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr0.entry.entry_0_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_ADDRESS 0x22800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x8a000
/* Register: cap_pxb_csr.dhs_itr_cplbfr0.entry.entry_1_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ADDRESS 0x22801
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x8a004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr1                                */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ADDRESS 0x22c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_BYTE_ADDRESS 0x8b000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr1.entry                        */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ADDRESS 0x22c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_BYTE_ADDRESS 0x8b000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr1.entry.entry_0_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_ADDRESS 0x22c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x8b000
/* Register: cap_pxb_csr.dhs_itr_cplbfr1.entry.entry_1_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ADDRESS 0x22c01
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x8b004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr2                                */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ADDRESS 0x23000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_BYTE_ADDRESS 0x8c000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr2.entry                        */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ADDRESS 0x23000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_BYTE_ADDRESS 0x8c000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr2.entry.entry_0_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_ADDRESS 0x23000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x8c000
/* Register: cap_pxb_csr.dhs_itr_cplbfr2.entry.entry_1_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ADDRESS 0x23001
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x8c004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr3                                */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ADDRESS 0x23400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_BYTE_ADDRESS 0x8d000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr3.entry                        */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ADDRESS 0x23400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_BYTE_ADDRESS 0x8d000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr3.entry.entry_0_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_ADDRESS 0x23400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x8d000
/* Register: cap_pxb_csr.dhs_itr_cplbfr3.entry.entry_1_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ADDRESS 0x23401
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x8d004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr4                                */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ADDRESS 0x23800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_BYTE_ADDRESS 0x8e000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr4.entry                        */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ADDRESS 0x23800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_BYTE_ADDRESS 0x8e000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr4.entry.entry_0_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_ADDRESS 0x23800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x8e000
/* Register: cap_pxb_csr.dhs_itr_cplbfr4.entry.entry_1_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ADDRESS 0x23801
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x8e004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr5                                */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ADDRESS 0x23c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_BYTE_ADDRESS 0x8f000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr5.entry                        */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ADDRESS 0x23c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_BYTE_ADDRESS 0x8f000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr5.entry.entry_0_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_ADDRESS 0x23c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x8f000
/* Register: cap_pxb_csr.dhs_itr_cplbfr5.entry.entry_1_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ADDRESS 0x23c01
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x8f004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr6                                */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ADDRESS 0x24000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_BYTE_ADDRESS 0x90000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr6.entry                        */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ADDRESS 0x24000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_BYTE_ADDRESS 0x90000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr6.entry.entry_0_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_ADDRESS 0x24000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x90000
/* Register: cap_pxb_csr.dhs_itr_cplbfr6.entry.entry_1_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ADDRESS 0x24001
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x90004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr7                                */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ADDRESS 0x24400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_BYTE_ADDRESS 0x91000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr7.entry                        */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ADDRESS 0x24400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_BYTE_ADDRESS 0x91000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr7.entry.entry_0_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_ADDRESS 0x24400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x91000
/* Register: cap_pxb_csr.dhs_itr_cplbfr7.entry.entry_1_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ADDRESS 0x24401
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x91004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr8                                */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ADDRESS 0x24800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_BYTE_ADDRESS 0x92000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr8.entry                        */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ADDRESS 0x24800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_BYTE_ADDRESS 0x92000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr8.entry.entry_0_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_ADDRESS 0x24800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x92000
/* Register: cap_pxb_csr.dhs_itr_cplbfr8.entry.entry_1_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ADDRESS 0x24801
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x92004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr9                                */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ADDRESS 0x24c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_BYTE_ADDRESS 0x93000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr9.entry                        */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ADDRESS 0x24c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_BYTE_ADDRESS 0x93000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr9.entry.entry_0_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_ADDRESS 0x24c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x93000
/* Register: cap_pxb_csr.dhs_itr_cplbfr9.entry.entry_1_2                   */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ADDRESS 0x24c01
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x93004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr10                               */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ADDRESS 0x25000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_BYTE_ADDRESS 0x94000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr10.entry                       */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ADDRESS 0x25000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_BYTE_ADDRESS 0x94000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr10.entry.entry_0_2                  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_ADDRESS 0x25000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x94000
/* Register: cap_pxb_csr.dhs_itr_cplbfr10.entry.entry_1_2                  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ADDRESS 0x25001
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x94004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr11                               */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ADDRESS 0x25400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_BYTE_ADDRESS 0x95000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr11.entry                       */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ADDRESS 0x25400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_BYTE_ADDRESS 0x95000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr11.entry.entry_0_2                  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_ADDRESS 0x25400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x95000
/* Register: cap_pxb_csr.dhs_itr_cplbfr11.entry.entry_1_2                  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ADDRESS 0x25401
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x95004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr12                               */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ADDRESS 0x25800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_BYTE_ADDRESS 0x96000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr12.entry                       */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ADDRESS 0x25800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_BYTE_ADDRESS 0x96000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr12.entry.entry_0_2                  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_ADDRESS 0x25800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x96000
/* Register: cap_pxb_csr.dhs_itr_cplbfr12.entry.entry_1_2                  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ADDRESS 0x25801
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x96004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr13                               */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ADDRESS 0x25c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_BYTE_ADDRESS 0x97000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr13.entry                       */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ADDRESS 0x25c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_BYTE_ADDRESS 0x97000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr13.entry.entry_0_2                  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_ADDRESS 0x25c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x97000
/* Register: cap_pxb_csr.dhs_itr_cplbfr13.entry.entry_1_2                  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ADDRESS 0x25c01
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x97004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr14                               */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ADDRESS 0x26000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_BYTE_ADDRESS 0x98000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr14.entry                       */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ADDRESS 0x26000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_BYTE_ADDRESS 0x98000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr14.entry.entry_0_2                  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_ADDRESS 0x26000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x98000
/* Register: cap_pxb_csr.dhs_itr_cplbfr14.entry.entry_1_2                  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ADDRESS 0x26001
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x98004
/* Wide Memory: cap_pxb_csr.dhs_itr_cplbfr15                               */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ADDRESS 0x26400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_BYTE_ADDRESS 0x99000
/* Wide Register: cap_pxb_csr.dhs_itr_cplbfr15.entry                       */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ADDRESS 0x26400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_BYTE_ADDRESS 0x99000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ARRAY_COUNT 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.dhs_itr_cplbfr15.entry.entry_0_2                  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_ADDRESS 0x26400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x99000
/* Register: cap_pxb_csr.dhs_itr_cplbfr15.entry.entry_1_2                  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ADDRESS 0x26401
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x99004
/* Memory: cap_pxb_csr.dhs_tgt_notify                                      */
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ADDRESS 0x26800
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_BYTE_ADDRESS 0x9a000
/* Register: cap_pxb_csr.dhs_tgt_notify.entry                              */
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_ADDRESS 0x26800
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_BYTE_ADDRESS 0x9a000
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_ARRAY_COUNT 0x8
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_ARRAY_INDEX_MAX 0x7
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Memory: cap_pxb_csr.dhs_tgt_ind_rsp                                */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ADDRESS 0x26808
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_BYTE_ADDRESS 0x9a020
/* Wide Register: cap_pxb_csr.dhs_tgt_ind_rsp.entry                        */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ADDRESS 0x26808
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_BYTE_ADDRESS 0x9a020
/* Register: cap_pxb_csr.dhs_tgt_ind_rsp.entry.entry_0_8                   */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_ADDRESS 0x26808
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x9a020
/* Register: cap_pxb_csr.dhs_tgt_ind_rsp.entry.entry_1_8                   */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_ADDRESS 0x26809
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x9a024
/* Register: cap_pxb_csr.dhs_tgt_ind_rsp.entry.entry_2_8                   */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_ADDRESS 0x2680a
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x9a028
/* Register: cap_pxb_csr.dhs_tgt_ind_rsp.entry.entry_3_8                   */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_ADDRESS 0x2680b
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x9a02c
/* Register: cap_pxb_csr.dhs_tgt_ind_rsp.entry.entry_4_8                   */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_ADDRESS 0x2680c
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x9a030
/* Register: cap_pxb_csr.dhs_tgt_ind_rsp.entry.entry_5_8                   */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_ADDRESS 0x2680d
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x9a034
/* Register: cap_pxb_csr.dhs_tgt_ind_rsp.entry.entry_6_8                   */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_ADDRESS 0x2680e
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x9a038
/* Register: cap_pxb_csr.dhs_tgt_ind_rsp.entry.entry_7_8                   */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_ADDRESS 0x2680f
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x9a03c
/* Register: cap_pxb_csr.cfg_pc_port_type                                  */
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_ADDRESS 0x26810
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_BYTE_ADDRESS 0x9a040
/* Wide Register: cap_pxb_csr.cfg_itr_port                                 */
#define CAP_PXB_CSR_CFG_ITR_PORT_ADDRESS 0x26820
#define CAP_PXB_CSR_CFG_ITR_PORT_BYTE_ADDRESS 0x9a080
#define CAP_PXB_CSR_CFG_ITR_PORT_ARRAY_ELEMENT_SIZE 0x2
#define CAP_PXB_CSR_CFG_ITR_PORT_ARRAY_COUNT 0x8
#define CAP_PXB_CSR_CFG_ITR_PORT_ARRAY_INDEX_MAX 0x7
#define CAP_PXB_CSR_CFG_ITR_PORT_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.cfg_itr_port.cfg_itr_port_0_2                     */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_ADDRESS 0x26820
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_BYTE_ADDRESS 0x9a080
/* Register: cap_pxb_csr.cfg_itr_port.cfg_itr_port_1_2                     */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ADDRESS 0x26821
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_BYTE_ADDRESS 0x9a084
/* Register: cap_pxb_csr.cfg_tgt_port                                      */
#define CAP_PXB_CSR_CFG_TGT_PORT_ADDRESS 0x26830
#define CAP_PXB_CSR_CFG_TGT_PORT_BYTE_ADDRESS 0x9a0c0
#define CAP_PXB_CSR_CFG_TGT_PORT_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_CFG_TGT_PORT_ARRAY_COUNT 0x8
#define CAP_PXB_CSR_CFG_TGT_PORT_ARRAY_INDEX_MAX 0x7
#define CAP_PXB_CSR_CFG_TGT_PORT_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.cfg_itr_tx_req                                    */
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_ADDRESS 0x26838
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_BYTE_ADDRESS 0x9a0e0
/* Register: cap_pxb_csr.cfg_tgt_req_notify                                */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_ADDRESS 0x26840
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_BYTE_ADDRESS 0x9a100
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_ARRAY_COUNT 0x8
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_ARRAY_INDEX_MAX 0x7
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_pxb_csr.cfg_tgt_req_notify_int                       */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_ADDRESS 0x26848
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_BYTE_ADDRESS 0x9a120
/* Register: cap_pxb_csr.cfg_tgt_req_notify_int.cfg_tgt_req_notify_int_0_3 */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_ADDRESS 0x26848
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_BYTE_ADDRESS 0x9a120
/* Register: cap_pxb_csr.cfg_tgt_req_notify_int.cfg_tgt_req_notify_int_1_3 */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_ADDRESS 0x26849
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BYTE_ADDRESS 0x9a124
/* Register: cap_pxb_csr.cfg_tgt_req_notify_int.cfg_tgt_req_notify_int_2_3 */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_ADDRESS 0x2684a
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BYTE_ADDRESS 0x9a128
/* Register: cap_pxb_csr.cfg_tgt_req_notify_ring_size                      */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_ADDRESS 0x2684c
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_BYTE_ADDRESS 0x9a130
/* Wide Register: cap_pxb_csr.cfg_tgt_req_indirect_int                     */
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_ADDRESS 0x26850
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_BYTE_ADDRESS 0x9a140
/* Register: cap_pxb_csr.cfg_tgt_req_indirect_int.cfg_tgt_req_indirect_int_0_3 */
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_ADDRESS 0x26850
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_BYTE_ADDRESS 0x9a140
/* Register: cap_pxb_csr.cfg_tgt_req_indirect_int.cfg_tgt_req_indirect_int_1_3 */
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_ADDRESS 0x26851
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BYTE_ADDRESS 0x9a144
/* Register: cap_pxb_csr.cfg_tgt_req_indirect_int.cfg_tgt_req_indirect_int_2_3 */
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_ADDRESS 0x26852
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BYTE_ADDRESS 0x9a148
/* Register: cap_pxb_csr.cfg_tgt_doorbell_base                             */
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDRESS 0x26854
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_BYTE_ADDRESS 0x9a150
/* Register: cap_pxb_csr.cfg_tgt_msg_filter                                */
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_ADDRESS 0x26855
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_BYTE_ADDRESS 0x9a154
/* Register: cap_pxb_csr.cfg_tgt_fence_ignore                              */
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_ADDRESS 0x26856
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_BYTE_ADDRESS 0x9a158
/* Wide Register: cap_pxb_csr.cfg_tgt_rx_credit_bfr                        */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_ADDRESS 0x26858
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_BYTE_ADDRESS 0x9a160
/* Register: cap_pxb_csr.cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_0_6   */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADDRESS 0x26858
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_BYTE_ADDRESS 0x9a160
/* Register: cap_pxb_csr.cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_1_6   */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADDRESS 0x26859
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_BYTE_ADDRESS 0x9a164
/* Register: cap_pxb_csr.cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_2_6   */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADDRESS 0x2685a
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_BYTE_ADDRESS 0x9a168
/* Register: cap_pxb_csr.cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_3_6   */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADDRESS 0x2685b
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_BYTE_ADDRESS 0x9a16c
/* Register: cap_pxb_csr.cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_4_6   */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADDRESS 0x2685c
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_BYTE_ADDRESS 0x9a170
/* Register: cap_pxb_csr.cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_5_6   */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADDRESS 0x2685d
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_BYTE_ADDRESS 0x9a174
/* Register: cap_pxb_csr.cfg_tgt_ind_en                                    */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_ADDRESS 0x26860
#define CAP_PXB_CSR_CFG_TGT_IND_EN_BYTE_ADDRESS 0x9a180
/* Register: cap_pxb_csr.cfg_tgt_notify_en                                 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_ADDRESS 0x26861
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_BYTE_ADDRESS 0x9a184
/* Wide Register: cap_pxb_csr.cfg_pmt_tbl_id                               */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_ADDRESS 0x26862
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_BYTE_ADDRESS 0x9a188
/* Register: cap_pxb_csr.cfg_pmt_tbl_id.cfg_pmt_tbl_id_0_2                 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_ADDRESS 0x26862
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_BYTE_ADDRESS 0x9a188
/* Register: cap_pxb_csr.cfg_pmt_tbl_id.cfg_pmt_tbl_id_1_2                 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_ADDRESS 0x26863
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_BYTE_ADDRESS 0x9a18c
/* Register: cap_pxb_csr.cfg_tgt_rc_key                                    */
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_ADDRESS 0x26864
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_BYTE_ADDRESS 0x9a190
/* Wide Register: cap_pxb_csr.cfg_pcie_local_memaddr_decode                */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_ADDRESS 0x26868
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_BYTE_ADDRESS 0x9a1a0
/* Register: cap_pxb_csr.cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_0_4 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_ADDRESS 0x26868
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_BYTE_ADDRESS 0x9a1a0
/* Register: cap_pxb_csr.cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_1_4 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ADDRESS 0x26869
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_BYTE_ADDRESS 0x9a1a4
/* Register: cap_pxb_csr.cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_2_4 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ADDRESS 0x2686a
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_BYTE_ADDRESS 0x9a1a8
/* Register: cap_pxb_csr.cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_3_4 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_ADDRESS 0x2686b
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_BYTE_ADDRESS 0x9a1ac
/* Wide Register: cap_pxb_csr.cfg_tgt_rc_legacy_int_addr                   */
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_ADDRESS 0x26870
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_BYTE_ADDRESS 0x9a1c0
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_ARRAY_ELEMENT_SIZE 0x2
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_ARRAY_COUNT 0x8
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_ARRAY_INDEX_MAX 0x7
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.cfg_tgt_rc_legacy_int_addr.cfg_tgt_rc_legacy_int_addr_0_2 */
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_ADDRESS 0x26870
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BYTE_ADDRESS 0x9a1c0
/* Register: cap_pxb_csr.cfg_tgt_rc_legacy_int_addr.cfg_tgt_rc_legacy_int_addr_1_2 */
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_ADDRESS 0x26871
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BYTE_ADDRESS 0x9a1c4
/* Register: cap_pxb_csr.cfg_tgt_rc_legacy_int_data                        */
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_ADDRESS 0x26880
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_BYTE_ADDRESS 0x9a200
/* Register: cap_pxb_csr.cfg_tgt_pmt_grst                                  */
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_ADDRESS 0x26881
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_BYTE_ADDRESS 0x9a204
/* Wide Register: cap_pxb_csr.cfg_tgt_pmt_ind                              */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_ADDRESS 0x26884
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_BYTE_ADDRESS 0x9a210
/* Register: cap_pxb_csr.cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_0_4               */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_ADDRESS 0x26884
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_BYTE_ADDRESS 0x9a210
/* Register: cap_pxb_csr.cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_1_4               */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_ADDRESS 0x26885
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_BYTE_ADDRESS 0x9a214
/* Register: cap_pxb_csr.cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_2_4               */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_ADDRESS 0x26886
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_BYTE_ADDRESS 0x9a218
/* Register: cap_pxb_csr.cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_3_4               */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_ADDRESS 0x26887
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_BYTE_ADDRESS 0x9a21c
/* Register: cap_pxb_csr.sta_tgt_pmt_ind                                   */
#define CAP_PXB_CSR_STA_TGT_PMT_IND_ADDRESS 0x26888
#define CAP_PXB_CSR_STA_TGT_PMT_IND_BYTE_ADDRESS 0x9a220
/* Memory: cap_pxb_csr.dhs_tgt_pmt_ind                                     */
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ADDRESS 0x26889
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_BYTE_ADDRESS 0x9a224
/* Register: cap_pxb_csr.dhs_tgt_pmt_ind.entry                             */
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_ADDRESS 0x26889
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_BYTE_ADDRESS 0x9a224
/* Register: cap_pxb_csr.cfg_itr_ecc_disable                               */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_ADDRESS 0x2688a
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_BYTE_ADDRESS 0x9a228
/* Register: cap_pxb_csr.cfg_tgt_ecc_disable                               */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ADDRESS 0x2688b
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_BYTE_ADDRESS 0x9a22c
/* Register: cap_pxb_csr.sta_itr_ecc_wrbfr_0                               */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDRESS 0x2688c
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_BYTE_ADDRESS 0x9a230
/* Register: cap_pxb_csr.sta_itr_ecc_wrbfr_1                               */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDRESS 0x2688d
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_BYTE_ADDRESS 0x9a234
/* Register: cap_pxb_csr.sta_itr_ecc_wrbfr_2                               */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDRESS 0x2688e
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_BYTE_ADDRESS 0x9a238
/* Register: cap_pxb_csr.sta_itr_ecc_wrbfr_3                               */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDRESS 0x2688f
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_BYTE_ADDRESS 0x9a23c
/* Register: cap_pxb_csr.sta_itr_ecc_pcihdrt                               */
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDRESS 0x26890
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_BYTE_ADDRESS 0x9a240
/* Register: cap_pxb_csr.sta_itr_ecc_portmap                               */
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDRESS 0x26891
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_BYTE_ADDRESS 0x9a244
/* Register: cap_pxb_csr.sta_itr_ecc_wrhdr                                 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_ADDRESS 0x26892
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_BYTE_ADDRESS 0x9a248
/* Register: cap_pxb_csr.sta_itr_ecc_rdhdr                                 */
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_ADDRESS 0x26893
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_BYTE_ADDRESS 0x9a24c
/* Register: cap_pxb_csr.sta_itr_ecc_cplbfr                                */
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDRESS 0x26894
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_BYTE_ADDRESS 0x9a250
/* Register: cap_pxb_csr.sta_tgt_ecc_rxcrbfr_0                             */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDRESS 0x26895
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_BYTE_ADDRESS 0x9a254
/* Register: cap_pxb_csr.sta_tgt_ecc_rxcrbfr_1                             */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDRESS 0x26896
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_BYTE_ADDRESS 0x9a258
/* Register: cap_pxb_csr.sta_tgt_ecc_rxcrbfr_2                             */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDRESS 0x26897
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_BYTE_ADDRESS 0x9a25c
/* Register: cap_pxb_csr.sta_tgt_ecc_rxcrbfr_3                             */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDRESS 0x26898
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_BYTE_ADDRESS 0x9a260
/* Register: cap_pxb_csr.sta_tgt_ecc_aximst_0                              */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDRESS 0x26899
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_BYTE_ADDRESS 0x9a264
/* Register: cap_pxb_csr.sta_tgt_ecc_aximst_1                              */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDRESS 0x2689a
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_BYTE_ADDRESS 0x9a268
/* Register: cap_pxb_csr.sta_tgt_ecc_aximst_2                              */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDRESS 0x2689b
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_BYTE_ADDRESS 0x9a26c
/* Register: cap_pxb_csr.sta_tgt_ecc_aximst_3                              */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDRESS 0x2689c
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_BYTE_ADDRESS 0x9a270
/* Register: cap_pxb_csr.sta_tgt_ecc_aximst_4                              */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDRESS 0x2689d
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_BYTE_ADDRESS 0x9a274
/* Register: cap_pxb_csr.sta_tgt_ecc_rxinfo                                */
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_ADDRESS 0x2689e
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_BYTE_ADDRESS 0x9a278
/* Register: cap_pxb_csr.sta_tgt_ecc_cplst                                 */
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_ADDRESS 0x2689f
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_BYTE_ADDRESS 0x9a27c
/* Register: cap_pxb_csr.sta_tgt_ecc_pmr                                   */
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_ADDRESS 0x268a0
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_BYTE_ADDRESS 0x9a280
/* Register: cap_pxb_csr.sta_tgt_ecc_prt                                   */
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_ADDRESS 0x268a1
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_BYTE_ADDRESS 0x9a284
/* Register: cap_pxb_csr.sta_tgt_ecc_romask                                */
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_ADDRESS 0x268a2
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_BYTE_ADDRESS 0x9a288
/* Wide Register: cap_pxb_csr.sat_tgt_rx_drop                              */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_ADDRESS 0x268a4
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_BYTE_ADDRESS 0x9a290
/* Register: cap_pxb_csr.sat_tgt_rx_drop.sat_tgt_rx_drop_0_2               */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_ADDRESS 0x268a4
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_BYTE_ADDRESS 0x9a290
/* Register: cap_pxb_csr.sat_tgt_rx_drop.sat_tgt_rx_drop_1_2               */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_ADDRESS 0x268a5
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_BYTE_ADDRESS 0x9a294
/* Register: cap_pxb_csr.cfg_tgt_vf_cfg_stride                             */
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_ADDRESS 0x268b0
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_BYTE_ADDRESS 0x9a2c0
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_ARRAY_COUNT 0x10
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_ARRAY_INDEX_MAX 0xf
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_pxb_csr.sta_tgt_axi_pending                          */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_ADDRESS 0x268c0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_BYTE_ADDRESS 0x9a300
/* Register: cap_pxb_csr.sta_tgt_axi_pending.sta_tgt_axi_pending_0_2       */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_ADDRESS 0x268c0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_BYTE_ADDRESS 0x9a300
/* Register: cap_pxb_csr.sta_tgt_axi_pending.sta_tgt_axi_pending_1_2       */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_ADDRESS 0x268c1
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_BYTE_ADDRESS 0x9a304
/* Register: cap_pxb_csr.sta_tgt_ind_info                                  */
#define CAP_PXB_CSR_STA_TGT_IND_INFO_ADDRESS 0x268c8
#define CAP_PXB_CSR_STA_TGT_IND_INFO_BYTE_ADDRESS 0x9a320
#define CAP_PXB_CSR_STA_TGT_IND_INFO_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_STA_TGT_IND_INFO_ARRAY_COUNT 0x8
#define CAP_PXB_CSR_STA_TGT_IND_INFO_ARRAY_INDEX_MAX 0x7
#define CAP_PXB_CSR_STA_TGT_IND_INFO_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_pxb_csr.cnt_itr_tot_axi_wr                           */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_ADDRESS 0x268d0
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_BYTE_ADDRESS 0x9a340
/* Register: cap_pxb_csr.cnt_itr_tot_axi_wr.cnt_itr_tot_axi_wr_0_2         */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_ADDRESS 0x268d0
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_BYTE_ADDRESS 0x9a340
/* Register: cap_pxb_csr.cnt_itr_tot_axi_wr.cnt_itr_tot_axi_wr_1_2         */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_ADDRESS 0x268d1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_BYTE_ADDRESS 0x9a344
/* Wide Register: cap_pxb_csr.cnt_itr_axi_wr64                             */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_ADDRESS 0x268d2
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_BYTE_ADDRESS 0x9a348
/* Register: cap_pxb_csr.cnt_itr_axi_wr64.cnt_itr_axi_wr64_0_2             */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_ADDRESS 0x268d2
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_BYTE_ADDRESS 0x9a348
/* Register: cap_pxb_csr.cnt_itr_axi_wr64.cnt_itr_axi_wr64_1_2             */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_ADDRESS 0x268d3
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_BYTE_ADDRESS 0x9a34c
/* Wide Register: cap_pxb_csr.cnt_itr_axi_wr256                            */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_ADDRESS 0x268d4
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_BYTE_ADDRESS 0x9a350
/* Register: cap_pxb_csr.cnt_itr_axi_wr256.cnt_itr_axi_wr256_0_2           */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_ADDRESS 0x268d4
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_BYTE_ADDRESS 0x9a350
/* Register: cap_pxb_csr.cnt_itr_axi_wr256.cnt_itr_axi_wr256_1_2           */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_ADDRESS 0x268d5
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_BYTE_ADDRESS 0x9a354
/* Wide Register: cap_pxb_csr.sta_itr_tot_axi_wr                           */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_ADDRESS 0x268d6
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_BYTE_ADDRESS 0x9a358
/* Register: cap_pxb_csr.sta_itr_tot_axi_wr.sta_itr_tot_axi_wr_0_2         */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_ADDRESS 0x268d6
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_BYTE_ADDRESS 0x9a358
/* Register: cap_pxb_csr.sta_itr_tot_axi_wr.sta_itr_tot_axi_wr_1_2         */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_ADDRESS 0x268d7
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_BYTE_ADDRESS 0x9a35c
/* Wide Register: cap_pxb_csr.sta_itr_tot_axi_rd                           */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_ADDRESS 0x268d8
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_BYTE_ADDRESS 0x9a360
/* Register: cap_pxb_csr.sta_itr_tot_axi_rd.sta_itr_tot_axi_rd_0_2         */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_ADDRESS 0x268d8
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_BYTE_ADDRESS 0x9a360
/* Register: cap_pxb_csr.sta_itr_tot_axi_rd.sta_itr_tot_axi_rd_1_2         */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_ADDRESS 0x268d9
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_BYTE_ADDRESS 0x9a364
/* Wide Register: cap_pxb_csr.cnt_itr_tot_axi_rd                           */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_ADDRESS 0x268da
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_BYTE_ADDRESS 0x9a368
/* Register: cap_pxb_csr.cnt_itr_tot_axi_rd.cnt_itr_tot_axi_rd_0_2         */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_ADDRESS 0x268da
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_BYTE_ADDRESS 0x9a368
/* Register: cap_pxb_csr.cnt_itr_tot_axi_rd.cnt_itr_tot_axi_rd_1_2         */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_ADDRESS 0x268db
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_BYTE_ADDRESS 0x9a36c
/* Wide Register: cap_pxb_csr.cnt_itr_axi_rd64                             */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_ADDRESS 0x268dc
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_BYTE_ADDRESS 0x9a370
/* Register: cap_pxb_csr.cnt_itr_axi_rd64.cnt_itr_axi_rd64_0_2             */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_ADDRESS 0x268dc
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_BYTE_ADDRESS 0x9a370
/* Register: cap_pxb_csr.cnt_itr_axi_rd64.cnt_itr_axi_rd64_1_2             */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_ADDRESS 0x268dd
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_BYTE_ADDRESS 0x9a374
/* Wide Register: cap_pxb_csr.cnt_itr_axi_rd256                            */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_ADDRESS 0x268de
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_BYTE_ADDRESS 0x9a378
/* Register: cap_pxb_csr.cnt_itr_axi_rd256.cnt_itr_axi_rd256_0_2           */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_ADDRESS 0x268de
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_BYTE_ADDRESS 0x9a378
/* Register: cap_pxb_csr.cnt_itr_axi_rd256.cnt_itr_axi_rd256_1_2           */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_ADDRESS 0x268df
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_BYTE_ADDRESS 0x9a37c
/* Wide Register: cap_pxb_csr.cnt_tgt_tot_axi_wr                           */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_ADDRESS 0x268e0
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_BYTE_ADDRESS 0x9a380
/* Register: cap_pxb_csr.cnt_tgt_tot_axi_wr.cnt_tgt_tot_axi_wr_0_2         */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_ADDRESS 0x268e0
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_BYTE_ADDRESS 0x9a380
/* Register: cap_pxb_csr.cnt_tgt_tot_axi_wr.cnt_tgt_tot_axi_wr_1_2         */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_ADDRESS 0x268e1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_BYTE_ADDRESS 0x9a384
/* Wide Register: cap_pxb_csr.cnt_tgt_axi_wr64                             */
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_ADDRESS 0x268e2
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_BYTE_ADDRESS 0x9a388
/* Register: cap_pxb_csr.cnt_tgt_axi_wr64.cnt_tgt_axi_wr64_0_2             */
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_ADDRESS 0x268e2
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_BYTE_ADDRESS 0x9a388
/* Register: cap_pxb_csr.cnt_tgt_axi_wr64.cnt_tgt_axi_wr64_1_2             */
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_ADDRESS 0x268e3
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_BYTE_ADDRESS 0x9a38c
/* Wide Register: cap_pxb_csr.cnt_tgt_db64_axi_wr                          */
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_ADDRESS 0x268e4
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_BYTE_ADDRESS 0x9a390
/* Register: cap_pxb_csr.cnt_tgt_db64_axi_wr.cnt_tgt_db64_axi_wr_0_2       */
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_ADDRESS 0x268e4
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_BYTE_ADDRESS 0x9a390
/* Register: cap_pxb_csr.cnt_tgt_db64_axi_wr.cnt_tgt_db64_axi_wr_1_2       */
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_ADDRESS 0x268e5
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_BYTE_ADDRESS 0x9a394
/* Wide Register: cap_pxb_csr.cnt_tgt_db32_axi_wr                          */
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_ADDRESS 0x268e6
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_BYTE_ADDRESS 0x9a398
/* Register: cap_pxb_csr.cnt_tgt_db32_axi_wr.cnt_tgt_db32_axi_wr_0_2       */
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_ADDRESS 0x268e6
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_BYTE_ADDRESS 0x9a398
/* Register: cap_pxb_csr.cnt_tgt_db32_axi_wr.cnt_tgt_db32_axi_wr_1_2       */
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_ADDRESS 0x268e7
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_BYTE_ADDRESS 0x9a39c
/* Wide Register: cap_pxb_csr.cnt_tgt_rsp_ca_ur                            */
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_ADDRESS 0x268e8
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_BYTE_ADDRESS 0x9a3a0
/* Register: cap_pxb_csr.cnt_tgt_rsp_ca_ur.cnt_tgt_rsp_ca_ur_0_2           */
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_ADDRESS 0x268e8
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_BYTE_ADDRESS 0x9a3a0
/* Register: cap_pxb_csr.cnt_tgt_rsp_ca_ur.cnt_tgt_rsp_ca_ur_1_2           */
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_ADDRESS 0x268e9
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_BYTE_ADDRESS 0x9a3a4
/* Wide Register: cap_pxb_csr.cnt_tgt_tot_axi_rd                           */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_ADDRESS 0x268ea
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_BYTE_ADDRESS 0x9a3a8
/* Register: cap_pxb_csr.cnt_tgt_tot_axi_rd.cnt_tgt_tot_axi_rd_0_2         */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_ADDRESS 0x268ea
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_BYTE_ADDRESS 0x9a3a8
/* Register: cap_pxb_csr.cnt_tgt_tot_axi_rd.cnt_tgt_tot_axi_rd_1_2         */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_ADDRESS 0x268eb
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_BYTE_ADDRESS 0x9a3ac
/* Wide Register: cap_pxb_csr.cnt_tgt_axi_rd64                             */
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_ADDRESS 0x268ec
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_BYTE_ADDRESS 0x9a3b0
/* Register: cap_pxb_csr.cnt_tgt_axi_rd64.cnt_tgt_axi_rd64_0_2             */
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_ADDRESS 0x268ec
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_BYTE_ADDRESS 0x9a3b0
/* Register: cap_pxb_csr.cnt_tgt_axi_rd64.cnt_tgt_axi_rd64_1_2             */
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_ADDRESS 0x268ed
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_BYTE_ADDRESS 0x9a3b4
/* Wide Register: cap_pxb_csr.sta_tgt_tot_axi_wr                           */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_ADDRESS 0x268ee
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_BYTE_ADDRESS 0x9a3b8
/* Register: cap_pxb_csr.sta_tgt_tot_axi_wr.sta_tgt_tot_axi_wr_0_2         */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_ADDRESS 0x268ee
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_BYTE_ADDRESS 0x9a3b8
/* Register: cap_pxb_csr.sta_tgt_tot_axi_wr.sta_tgt_tot_axi_wr_1_2         */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_ADDRESS 0x268ef
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_BYTE_ADDRESS 0x9a3bc
/* Wide Register: cap_pxb_csr.sta_tgt_tot_axi_rd                           */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_ADDRESS 0x268f0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_BYTE_ADDRESS 0x9a3c0
/* Register: cap_pxb_csr.sta_tgt_tot_axi_rd.sta_tgt_tot_axi_rd_0_2         */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_ADDRESS 0x268f0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_BYTE_ADDRESS 0x9a3c0
/* Register: cap_pxb_csr.sta_tgt_tot_axi_rd.sta_tgt_tot_axi_rd_1_2         */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_ADDRESS 0x268f1
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_BYTE_ADDRESS 0x9a3c4
/* Register: cap_pxb_csr.sta_itr_axi_wr_num_ids                            */
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_ADDRESS 0x268f2
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_BYTE_ADDRESS 0x9a3c8
/* Register: cap_pxb_csr.sta_itr_axi_rd_num_ids                            */
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_ADDRESS 0x268f3
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_BYTE_ADDRESS 0x9a3cc
/* Wide Register: cap_pxb_csr.cnt_itr_tot_msg                              */
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_ADDRESS 0x268f4
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_BYTE_ADDRESS 0x9a3d0
/* Register: cap_pxb_csr.cnt_itr_tot_msg.cnt_itr_tot_msg_0_2               */
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_ADDRESS 0x268f4
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_BYTE_ADDRESS 0x9a3d0
/* Register: cap_pxb_csr.cnt_itr_tot_msg.cnt_itr_tot_msg_1_2               */
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_ADDRESS 0x268f5
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_BYTE_ADDRESS 0x9a3d4
/* Wide Register: cap_pxb_csr.cnt_itr_intx_assert_msg                      */
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_ADDRESS 0x268f6
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_BYTE_ADDRESS 0x9a3d8
/* Register: cap_pxb_csr.cnt_itr_intx_assert_msg.cnt_itr_intx_assert_msg_0_2 */
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_ADDRESS 0x268f6
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_BYTE_ADDRESS 0x9a3d8
/* Register: cap_pxb_csr.cnt_itr_intx_assert_msg.cnt_itr_intx_assert_msg_1_2 */
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_ADDRESS 0x268f7
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_BYTE_ADDRESS 0x9a3dc
/* Wide Register: cap_pxb_csr.cnt_itr_tot_atomic_req                       */
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_ADDRESS 0x268f8
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_BYTE_ADDRESS 0x9a3e0
/* Register: cap_pxb_csr.cnt_itr_tot_atomic_req.cnt_itr_tot_atomic_req_0_2 */
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_ADDRESS 0x268f8
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_BYTE_ADDRESS 0x9a3e0
/* Register: cap_pxb_csr.cnt_itr_tot_atomic_req.cnt_itr_tot_atomic_req_1_2 */
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_ADDRESS 0x268f9
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_BYTE_ADDRESS 0x9a3e4
/* Register: cap_pxb_csr.sta_tgt_marker_rx                                 */
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_ADDRESS 0x268fa
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_BYTE_ADDRESS 0x9a3e8
/* Wide Register: cap_pxb_csr.sta_tgt_req_debug                            */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_ADDRESS 0x268fc
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_BYTE_ADDRESS 0x9a3f0
/* Register: cap_pxb_csr.sta_tgt_req_debug.sta_tgt_req_debug_0_4           */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_ADDRESS 0x268fc
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_BYTE_ADDRESS 0x9a3f0
/* Register: cap_pxb_csr.sta_tgt_req_debug.sta_tgt_req_debug_1_4           */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_ADDRESS 0x268fd
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_BYTE_ADDRESS 0x9a3f4
/* Register: cap_pxb_csr.sta_tgt_req_debug.sta_tgt_req_debug_2_4           */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_ADDRESS 0x268fe
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_BYTE_ADDRESS 0x9a3f8
/* Register: cap_pxb_csr.sta_tgt_req_debug.sta_tgt_req_debug_3_4           */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_ADDRESS 0x268ff
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_BYTE_ADDRESS 0x9a3fc
/* Wide Register: cap_pxb_csr.sta_itr_req_debug                            */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_ADDRESS 0x26900
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_BYTE_ADDRESS 0x9a400
/* Register: cap_pxb_csr.sta_itr_req_debug.sta_itr_req_debug_0_2           */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ADDRESS 0x26900
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_BYTE_ADDRESS 0x9a400
/* Register: cap_pxb_csr.sta_itr_req_debug.sta_itr_req_debug_1_2           */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ADDRESS 0x26901
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BYTE_ADDRESS 0x9a404
/* Register: cap_pxb_csr.sta_tgt_rxcrbfr_debug_0                           */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_ADDRESS 0x26902
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_BYTE_ADDRESS 0x9a408
/* Register: cap_pxb_csr.sta_tgt_rxcrbfr_debug_1                           */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_ADDRESS 0x26903
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_BYTE_ADDRESS 0x9a40c
/* Register: cap_pxb_csr.sta_tgt_rxcrbfr_debug_2                           */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_ADDRESS 0x26904
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_BYTE_ADDRESS 0x9a410
/* Register: cap_pxb_csr.sta_tgt_rxcrbfr_debug_3                           */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_ADDRESS 0x26905
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_BYTE_ADDRESS 0x9a414
/* Register: cap_pxb_csr.sta_tgt_rxcrbfr_debug_4                           */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_ADDRESS 0x26906
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_BYTE_ADDRESS 0x9a418
/* Register: cap_pxb_csr.sta_tgt_rxcrbfr_debug_5                           */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_ADDRESS 0x26907
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_BYTE_ADDRESS 0x9a41c
/* Register: cap_pxb_csr.sta_tgt_rxcrbfr_debug_6                           */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_ADDRESS 0x26908
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_BYTE_ADDRESS 0x9a420
/* Register: cap_pxb_csr.sta_tgt_rxcrbfr_debug_7                           */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_ADDRESS 0x26909
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_BYTE_ADDRESS 0x9a424
/* Wide Register: cap_pxb_csr.cfg_itr_raw_tlp                              */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_ADDRESS 0x26910
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_BYTE_ADDRESS 0x9a440
/* Register: cap_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_0_12              */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_ADDRESS 0x26910
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_BYTE_ADDRESS 0x9a440
/* Register: cap_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_1_12              */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_ADDRESS 0x26911
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_BYTE_ADDRESS 0x9a444
/* Register: cap_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_2_12              */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_ADDRESS 0x26912
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_BYTE_ADDRESS 0x9a448
/* Register: cap_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_3_12              */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_ADDRESS 0x26913
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_BYTE_ADDRESS 0x9a44c
/* Register: cap_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_4_12              */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_ADDRESS 0x26914
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_BYTE_ADDRESS 0x9a450
/* Register: cap_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_5_12              */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_ADDRESS 0x26915
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_BYTE_ADDRESS 0x9a454
/* Register: cap_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_6_12              */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_ADDRESS 0x26916
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_BYTE_ADDRESS 0x9a458
/* Register: cap_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_7_12              */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_ADDRESS 0x26917
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_BYTE_ADDRESS 0x9a45c
/* Register: cap_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_8_12              */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_ADDRESS 0x26918
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_BYTE_ADDRESS 0x9a460
/* Register: cap_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_9_12              */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_ADDRESS 0x26919
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_BYTE_ADDRESS 0x9a464
/* Register: cap_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_10_12             */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_ADDRESS 0x2691a
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_BYTE_ADDRESS 0x9a468
/* Register: cap_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_11_12             */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_ADDRESS 0x2691b
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_BYTE_ADDRESS 0x9a46c
/* Register: cap_pxb_csr.cfg_itr_raw_tlp_cmd                               */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_ADDRESS 0x26920
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_BYTE_ADDRESS 0x9a480
/* Wide Register: cap_pxb_csr.sta_itr_raw_tlp_data                         */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_ADDRESS 0x26928
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_BYTE_ADDRESS 0x9a4a0
/* Register: cap_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_0_8     */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_ADDRESS 0x26928
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_BYTE_ADDRESS 0x9a4a0
/* Register: cap_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_1_8     */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_ADDRESS 0x26929
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_BYTE_ADDRESS 0x9a4a4
/* Register: cap_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_2_8     */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_ADDRESS 0x2692a
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_BYTE_ADDRESS 0x9a4a8
/* Register: cap_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_3_8     */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_ADDRESS 0x2692b
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_BYTE_ADDRESS 0x9a4ac
/* Register: cap_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_4_8     */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_ADDRESS 0x2692c
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_BYTE_ADDRESS 0x9a4b0
/* Register: cap_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_5_8     */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_ADDRESS 0x2692d
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_BYTE_ADDRESS 0x9a4b4
/* Register: cap_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_6_8     */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_ADDRESS 0x2692e
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_BYTE_ADDRESS 0x9a4b8
/* Register: cap_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_7_8     */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_ADDRESS 0x2692f
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_BYTE_ADDRESS 0x9a4bc
/* Register: cap_pxb_csr.sta_itr_raw_tlp                                   */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_ADDRESS 0x26930
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_BYTE_ADDRESS 0x9a4c0
/* Wide Register: cap_pxb_csr.sta_itr_tags_pending                         */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_ADDRESS 0x26932
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_BYTE_ADDRESS 0x9a4c8
/* Register: cap_pxb_csr.sta_itr_tags_pending.sta_itr_tags_pending_0_2     */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_ADDRESS 0x26932
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_BYTE_ADDRESS 0x9a4c8
/* Register: cap_pxb_csr.sta_itr_tags_pending.sta_itr_tags_pending_1_2     */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_ADDRESS 0x26933
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_BYTE_ADDRESS 0x9a4cc
/* Wide Register: cap_pxb_csr.sta_itr_portfifo_depth                       */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_ADDRESS 0x26934
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_BYTE_ADDRESS 0x9a4d0
/* Register: cap_pxb_csr.sta_itr_portfifo_depth.sta_itr_portfifo_depth_0_4 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_ADDRESS 0x26934
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_BYTE_ADDRESS 0x9a4d0
/* Register: cap_pxb_csr.sta_itr_portfifo_depth.sta_itr_portfifo_depth_1_4 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_ADDRESS 0x26935
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_BYTE_ADDRESS 0x9a4d4
/* Register: cap_pxb_csr.sta_itr_portfifo_depth.sta_itr_portfifo_depth_2_4 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_ADDRESS 0x26936
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_BYTE_ADDRESS 0x9a4d8
/* Register: cap_pxb_csr.sta_itr_portfifo_depth.sta_itr_portfifo_depth_3_4 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_ADDRESS 0x26937
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_BYTE_ADDRESS 0x9a4dc
/* Register: cap_pxb_csr.sta_itr_atomic_seq_cnt                            */
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ADDRESS 0x26938
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_BYTE_ADDRESS 0x9a4e0
/* Register: cap_pxb_csr.sta_itr_cnxt_pending                              */
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_ADDRESS 0x26939
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_BYTE_ADDRESS 0x9a4e4
/* Register: cap_pxb_csr.cfg_itr_atomic_seq_cnt                            */
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_ADDRESS 0x2693a
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_BYTE_ADDRESS 0x9a4e8
/* Register: cap_pxb_csr.cfg_itr_axi_resp_order                            */
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_ADDRESS 0x2693b
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_BYTE_ADDRESS 0x9a4ec
/* Wide Register: cap_pxb_csr.sat_tgt_ind_reason                           */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_ADDRESS 0x2693c
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_BYTE_ADDRESS 0x9a4f0
/* Register: cap_pxb_csr.sat_tgt_ind_reason.sat_tgt_ind_reason_0_4         */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ADDRESS 0x2693c
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_BYTE_ADDRESS 0x9a4f0
/* Register: cap_pxb_csr.sat_tgt_ind_reason.sat_tgt_ind_reason_1_4         */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_ADDRESS 0x2693d
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_BYTE_ADDRESS 0x9a4f4
/* Register: cap_pxb_csr.sat_tgt_ind_reason.sat_tgt_ind_reason_2_4         */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_ADDRESS 0x2693e
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_BYTE_ADDRESS 0x9a4f8
/* Register: cap_pxb_csr.sat_tgt_ind_reason.sat_tgt_ind_reason_3_4         */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_ADDRESS 0x2693f
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BYTE_ADDRESS 0x9a4fc
/* Register: cap_pxb_csr.sat_itr_req_err                                   */
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_ADDRESS 0x26940
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_BYTE_ADDRESS 0x9a500
/* Register: cap_pxb_csr.sat_itr_xfer_unexpected                           */
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_ADDRESS 0x26941
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_BYTE_ADDRESS 0x9a504
/* Register: cap_pxb_csr.sat_itr_cpl_err                                   */
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_ADDRESS 0x26942
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_BYTE_ADDRESS 0x9a508
/* Register: cap_pxb_csr.sat_itr_rsp_err                                   */
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_ADDRESS 0x26943
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_BYTE_ADDRESS 0x9a50c
/* Register: cap_pxb_csr.sat_itr_req_portgate                              */
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_ADDRESS 0x26944
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_BYTE_ADDRESS 0x9a510
/* Register: cap_pxb_csr.sat_tgt_rsp_err                                   */
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_ADDRESS 0x26945
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_BYTE_ADDRESS 0x9a514
/* Register: cap_pxb_csr.cfg_tgt_axi_attr                                  */
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_ADDRESS 0x26946
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_BYTE_ADDRESS 0x9a518
/* Register: cap_pxb_csr.cfg_debug_port                                    */
#define CAP_PXB_CSR_CFG_DEBUG_PORT_ADDRESS 0x26947
#define CAP_PXB_CSR_CFG_DEBUG_PORT_BYTE_ADDRESS 0x9a51c
/* Register: cap_pxb_csr.cfg_diag_spare0                                   */
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_ADDRESS 0x26948
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_BYTE_ADDRESS 0x9a520
/* Register: cap_pxb_csr.sta_diag_spare0                                   */
#define CAP_PXB_CSR_STA_DIAG_SPARE0_ADDRESS 0x26949
#define CAP_PXB_CSR_STA_DIAG_SPARE0_BYTE_ADDRESS 0x9a524
/* Register: cap_pxb_csr.cfg_diag_spare1                                   */
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_ADDRESS 0x2694a
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_BYTE_ADDRESS 0x9a528
/* Register: cap_pxb_csr.sta_diag_spare1                                   */
#define CAP_PXB_CSR_STA_DIAG_SPARE1_ADDRESS 0x2694b
#define CAP_PXB_CSR_STA_DIAG_SPARE1_BYTE_ADDRESS 0x9a52c
/* Wide Register: cap_pxb_csr.cfg_itr_rdlat_measure                        */
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_ADDRESS 0x2694c
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_BYTE_ADDRESS 0x9a530
/* Register: cap_pxb_csr.cfg_itr_rdlat_measure.cfg_itr_rdlat_measure_0_2   */
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_ADDRESS 0x2694c
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_BYTE_ADDRESS 0x9a530
/* Register: cap_pxb_csr.cfg_itr_rdlat_measure.cfg_itr_rdlat_measure_1_2   */
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_ADDRESS 0x2694d
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_BYTE_ADDRESS 0x9a534
/* Wide Register: cap_pxb_csr.sat_itr_rdlat0                               */
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_ADDRESS 0x2694e
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_BYTE_ADDRESS 0x9a538
/* Register: cap_pxb_csr.sat_itr_rdlat0.sat_itr_rdlat0_0_2                 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_ADDRESS 0x2694e
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_BYTE_ADDRESS 0x9a538
/* Register: cap_pxb_csr.sat_itr_rdlat0.sat_itr_rdlat0_1_2                 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_ADDRESS 0x2694f
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_BYTE_ADDRESS 0x9a53c
/* Wide Register: cap_pxb_csr.sat_itr_rdlat1                               */
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_ADDRESS 0x26950
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_BYTE_ADDRESS 0x9a540
/* Register: cap_pxb_csr.sat_itr_rdlat1.sat_itr_rdlat1_0_2                 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_ADDRESS 0x26950
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_BYTE_ADDRESS 0x9a540
/* Register: cap_pxb_csr.sat_itr_rdlat1.sat_itr_rdlat1_1_2                 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_ADDRESS 0x26951
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_BYTE_ADDRESS 0x9a544
/* Wide Register: cap_pxb_csr.sat_itr_rdlat2                               */
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_ADDRESS 0x26952
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_BYTE_ADDRESS 0x9a548
/* Register: cap_pxb_csr.sat_itr_rdlat2.sat_itr_rdlat2_0_2                 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_ADDRESS 0x26952
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_BYTE_ADDRESS 0x9a548
/* Register: cap_pxb_csr.sat_itr_rdlat2.sat_itr_rdlat2_1_2                 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_ADDRESS 0x26953
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_BYTE_ADDRESS 0x9a54c
/* Wide Register: cap_pxb_csr.sat_itr_rdlat3                               */
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_ADDRESS 0x26954
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_BYTE_ADDRESS 0x9a550
/* Register: cap_pxb_csr.sat_itr_rdlat3.sat_itr_rdlat3_0_2                 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_ADDRESS 0x26954
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_BYTE_ADDRESS 0x9a550
/* Register: cap_pxb_csr.sat_itr_rdlat3.sat_itr_rdlat3_1_2                 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_ADDRESS 0x26955
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_BYTE_ADDRESS 0x9a554
/* Wide Register: cap_pxb_csr.cfg_sram_bist                                */
#define CAP_PXB_CSR_CFG_SRAM_BIST_ADDRESS 0x26956
#define CAP_PXB_CSR_CFG_SRAM_BIST_BYTE_ADDRESS 0x9a558
/* Register: cap_pxb_csr.cfg_sram_bist.cfg_sram_bist_0_2                   */
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_ADDRESS 0x26956
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_BYTE_ADDRESS 0x9a558
/* Register: cap_pxb_csr.cfg_sram_bist.cfg_sram_bist_1_2                   */
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_ADDRESS 0x26957
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_BYTE_ADDRESS 0x9a55c
/* Wide Register: cap_pxb_csr.sta_sram_bist                                */
#define CAP_PXB_CSR_STA_SRAM_BIST_ADDRESS 0x26958
#define CAP_PXB_CSR_STA_SRAM_BIST_BYTE_ADDRESS 0x9a560
/* Register: cap_pxb_csr.sta_sram_bist.sta_sram_bist_0_3                   */
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_ADDRESS 0x26958
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_BYTE_ADDRESS 0x9a560
/* Register: cap_pxb_csr.sta_sram_bist.sta_sram_bist_1_3                   */
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_ADDRESS 0x26959
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_BYTE_ADDRESS 0x9a564
/* Register: cap_pxb_csr.sta_sram_bist.sta_sram_bist_2_3                   */
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_ADDRESS 0x2695a
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_BYTE_ADDRESS 0x9a568
/* Register: cap_pxb_csr.cfg_tcam_bist                                     */
#define CAP_PXB_CSR_CFG_TCAM_BIST_ADDRESS 0x2695c
#define CAP_PXB_CSR_CFG_TCAM_BIST_BYTE_ADDRESS 0x9a570
/* Register: cap_pxb_csr.sta_tcam_bist                                     */
#define CAP_PXB_CSR_STA_TCAM_BIST_ADDRESS 0x2695d
#define CAP_PXB_CSR_STA_TCAM_BIST_BYTE_ADDRESS 0x9a574
/* Register: cap_pxb_csr.csr_intr                                          */
#define CAP_PXB_CSR_CSR_INTR_ADDRESS 0x2695e
#define CAP_PXB_CSR_CSR_INTR_BYTE_ADDRESS 0x9a578
/* Group: cap_pxb_csr.int_groups                                           */
#define CAP_PXB_CSR_INT_GROUPS_ADDRESS 0x26960
#define CAP_PXB_CSR_INT_GROUPS_BYTE_ADDRESS 0x9a580
/* Register: cap_pxb_csr.int_groups.intreg                                 */
#define CAP_PXB_CSR_INT_GROUPS_INTREG_ADDRESS 0x26960
#define CAP_PXB_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x9a580
/* Register: cap_pxb_csr.int_groups.int_enable_rw_reg                      */
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x26961
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x9a584
/* Register: cap_pxb_csr.int_groups.int_rw_reg                             */
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x26962
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x9a588
/* Group: cap_pxb_csr.int_itr_ecc                                          */
#define CAP_PXB_CSR_INT_ITR_ECC_ADDRESS 0x26964
#define CAP_PXB_CSR_INT_ITR_ECC_BYTE_ADDRESS 0x9a590
/* Register: cap_pxb_csr.int_itr_ecc.intreg                                */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_ADDRESS 0x26964
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_BYTE_ADDRESS 0x9a590
/* Register: cap_pxb_csr.int_itr_ecc.int_test_set                          */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_ADDRESS 0x26965
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_BYTE_ADDRESS 0x9a594
/* Register: cap_pxb_csr.int_itr_ecc.int_enable_set                        */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_ADDRESS 0x26966
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0x9a598
/* Register: cap_pxb_csr.int_itr_ecc.int_enable_clear                      */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_ADDRESS 0x26967
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x9a59c
/* Group: cap_pxb_csr.int_tgt_ecc                                          */
#define CAP_PXB_CSR_INT_TGT_ECC_ADDRESS 0x26968
#define CAP_PXB_CSR_INT_TGT_ECC_BYTE_ADDRESS 0x9a5a0
/* Register: cap_pxb_csr.int_tgt_ecc.intreg                                */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ADDRESS 0x26968
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_BYTE_ADDRESS 0x9a5a0
/* Register: cap_pxb_csr.int_tgt_ecc.int_test_set                          */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ADDRESS 0x26969
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_BYTE_ADDRESS 0x9a5a4
/* Register: cap_pxb_csr.int_tgt_ecc.int_enable_set                        */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ADDRESS 0x2696a
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0x9a5a8
/* Register: cap_pxb_csr.int_tgt_ecc.int_enable_clear                      */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ADDRESS 0x2696b
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x9a5ac
/* Group: cap_pxb_csr.int_err                                              */
#define CAP_PXB_CSR_INT_ERR_ADDRESS 0x2696c
#define CAP_PXB_CSR_INT_ERR_BYTE_ADDRESS 0x9a5b0
/* Register: cap_pxb_csr.int_err.intreg                                    */
#define CAP_PXB_CSR_INT_ERR_INTREG_ADDRESS 0x2696c
#define CAP_PXB_CSR_INT_ERR_INTREG_BYTE_ADDRESS 0x9a5b0
/* Register: cap_pxb_csr.int_err.int_test_set                              */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ADDRESS 0x2696d
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_BYTE_ADDRESS 0x9a5b4
/* Register: cap_pxb_csr.int_err.int_enable_set                            */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ADDRESS 0x2696e
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_BYTE_ADDRESS 0x9a5b8
/* Register: cap_pxb_csr.int_err.int_enable_clear                          */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ADDRESS 0x2696f
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x9a5bc
/* Register: cap_pxb_csr.cfg_pxb_spare0                                    */
#define CAP_PXB_CSR_CFG_PXB_SPARE0_ADDRESS 0x26970
#define CAP_PXB_CSR_CFG_PXB_SPARE0_BYTE_ADDRESS 0x9a5c0
/* Register: cap_pxb_csr.cfg_pxb_spare1                                    */
#define CAP_PXB_CSR_CFG_PXB_SPARE1_ADDRESS 0x26971
#define CAP_PXB_CSR_CFG_PXB_SPARE1_BYTE_ADDRESS 0x9a5c4
/* Register: cap_pxb_csr.cfg_pxb_spare2                                    */
#define CAP_PXB_CSR_CFG_PXB_SPARE2_ADDRESS 0x26972
#define CAP_PXB_CSR_CFG_PXB_SPARE2_BYTE_ADDRESS 0x9a5c8
/* Register: cap_pxb_csr.cfg_pxb_spare3                                    */
#define CAP_PXB_CSR_CFG_PXB_SPARE3_ADDRESS 0x26973
#define CAP_PXB_CSR_CFG_PXB_SPARE3_BYTE_ADDRESS 0x9a5cc
/* Memory: cap_pxb_csr.filter_addr_lo                                      */
#define CAP_PXB_CSR_FILTER_ADDR_LO_ADDRESS 0x26978
#define CAP_PXB_CSR_FILTER_ADDR_LO_BYTE_ADDRESS 0x9a5e0
/* Register: cap_pxb_csr.filter_addr_lo.data                               */
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_ADDRESS 0x26978
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_BYTE_ADDRESS 0x9a5e0
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_ARRAY_COUNT 0x8
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MAX 0x7
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: cap_pxb_csr.filter_addr_hi                                      */
#define CAP_PXB_CSR_FILTER_ADDR_HI_ADDRESS 0x26980
#define CAP_PXB_CSR_FILTER_ADDR_HI_BYTE_ADDRESS 0x9a600
/* Register: cap_pxb_csr.filter_addr_hi.data                               */
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_ADDRESS 0x26980
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_BYTE_ADDRESS 0x9a600
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_ARRAY_COUNT 0x8
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MAX 0x7
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: cap_pxb_csr.filter_addr_ctl                                     */
#define CAP_PXB_CSR_FILTER_ADDR_CTL_ADDRESS 0x26988
#define CAP_PXB_CSR_FILTER_ADDR_CTL_BYTE_ADDRESS 0x9a620
/* Register: cap_pxb_csr.filter_addr_ctl.value                             */
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_ADDRESS 0x26988
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_BYTE_ADDRESS 0x9a620
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_ELEMENT_SIZE 0x4
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_COUNT 0x8
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MAX 0x7
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.cfg_filter                                        */
#define CAP_PXB_CSR_CFG_FILTER_ADDRESS 0x26990
#define CAP_PXB_CSR_CFG_FILTER_BYTE_ADDRESS 0x9a640
/* Wide Memory: cap_pxb_csr.sta_inval_cam                                  */
#define CAP_PXB_CSR_STA_INVAL_CAM_ADDRESS 0x26a00
#define CAP_PXB_CSR_STA_INVAL_CAM_BYTE_ADDRESS 0x9a800
/* Wide Register: cap_pxb_csr.sta_inval_cam.entry                          */
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ADDRESS 0x26a00
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_BYTE_ADDRESS 0x9a800
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ARRAY_COUNT 0x40
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ARRAY_INDEX_MAX 0x3f
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pxb_csr.sta_inval_cam.entry.entry_0_2                     */
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_ADDRESS 0x26a00
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x9a800
/* Register: cap_pxb_csr.sta_inval_cam.entry.entry_1_2                     */
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_ADDRESS 0x26a01
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x9a804
/* Register: cap_pxb_csr.cfg_uid2sidLL                                     */
#define CAP_PXB_CSR_CFG_UID2SIDLL_ADDRESS 0x26a80
#define CAP_PXB_CSR_CFG_UID2SIDLL_BYTE_ADDRESS 0x9aa00
/* Wide Register: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit0              */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_ADDRESS 0x26a82
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_BYTE_ADDRESS 0x9aa08
/* Register: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit0.cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_ADDRESS 0x26a82
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_BYTE_ADDRESS 0x9aa08
/* Register: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit0.cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_ADDRESS 0x26a83
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_BYTE_ADDRESS 0x9aa0c
/* Wide Register: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit1              */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_ADDRESS 0x26a84
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_BYTE_ADDRESS 0x9aa10
/* Register: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit1.cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_ADDRESS 0x26a84
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_BYTE_ADDRESS 0x9aa10
/* Register: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit1.cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_ADDRESS 0x26a85
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_BYTE_ADDRESS 0x9aa14
/* Wide Register: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit2              */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_ADDRESS 0x26a86
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_BYTE_ADDRESS 0x9aa18
/* Register: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit2.cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_ADDRESS 0x26a86
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_BYTE_ADDRESS 0x9aa18
/* Register: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit2.cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_ADDRESS 0x26a87
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_BYTE_ADDRESS 0x9aa1c
/* Wide Register: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit3              */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_ADDRESS 0x26a88
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_BYTE_ADDRESS 0x9aa20
/* Register: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit3.cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_ADDRESS 0x26a88
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_BYTE_ADDRESS 0x9aa20
/* Register: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit3.cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_ADDRESS 0x26a89
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_BYTE_ADDRESS 0x9aa24
/* Wide Register: cap_pxb_csr.cfg_axi_bw_mon                               */
#define CAP_PXB_CSR_CFG_AXI_BW_MON_ADDRESS 0x26a8a
#define CAP_PXB_CSR_CFG_AXI_BW_MON_BYTE_ADDRESS 0x9aa28
/* Register: cap_pxb_csr.cfg_axi_bw_mon.cfg_axi_bw_mon_0_2                 */
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ADDRESS 0x26a8a
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_BYTE_ADDRESS 0x9aa28
/* Register: cap_pxb_csr.cfg_axi_bw_mon.cfg_axi_bw_mon_1_2                 */
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_ADDRESS 0x26a8b
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_BYTE_ADDRESS 0x9aa2c
/* Register: cap_pxb_csr.sta_axi_bw_mon_rd_latency                         */
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_ADDRESS 0x26a8c
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_BYTE_ADDRESS 0x9aa30
/* Register: cap_pxb_csr.sta_axi_bw_mon_rd_bandwidth                       */
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_ADDRESS 0x26a8d
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_BYTE_ADDRESS 0x9aa34
/* Register: cap_pxb_csr.sta_axi_bw_mon_rd_transactions                    */
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_ADDRESS 0x26a8e
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_BYTE_ADDRESS 0x9aa38
/* Register: cap_pxb_csr.cnt_axi_bw_mon_rd                                 */
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_ADDRESS 0x26a8f
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_BYTE_ADDRESS 0x9aa3c
/* Register: cap_pxb_csr.sta_axi_bw_mon_wr_latency                         */
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_ADDRESS 0x26a90
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_BYTE_ADDRESS 0x9aa40
/* Register: cap_pxb_csr.sta_axi_bw_mon_wr_bandwidth                       */
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_ADDRESS 0x26a91
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_BYTE_ADDRESS 0x9aa44
/* Register: cap_pxb_csr.sta_axi_bw_mon_wr_transactions                    */
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_ADDRESS 0x26a92
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_BYTE_ADDRESS 0x9aa48
/* Register: cap_pxb_csr.cnt_axi_bw_mon_wr                                 */
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_ADDRESS 0x26a93
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_BYTE_ADDRESS 0x9aa4c


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_pxb_csr                                            */
/* Addressmap template: cap_pxb_csr                                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2 */
#define CAP_PXB_CSR_SIZE 0x40000
#define CAP_PXB_CSR_BYTE_SIZE 0x100000
/* Register member: cap_pxb_csr.base                                       */
/* Register type referenced: cap_pxb_csr::base                             */
/* Register template referenced: cap_pxb_csr::base                         */
#define CAP_PXB_CSR_BASE_OFFSET 0x0
#define CAP_PXB_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_BASE_READ_ACCESS 1
#define CAP_PXB_CSR_BASE_WRITE_ACCESS 1
#define CAP_PXB_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_PXB_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_BASE_READ_MASK 0xffffffff
#define CAP_PXB_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.rdintr                                     */
/* Register type referenced: cap_pxb_csr::rdintr                           */
/* Register template referenced: cap_pxb_csr::rdintr                       */
#define CAP_PXB_CSR_RDINTR_OFFSET 0x1
#define CAP_PXB_CSR_RDINTR_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_RDINTR_READ_ACCESS 1
#define CAP_PXB_CSR_RDINTR_WRITE_ACCESS 1
#define CAP_PXB_CSR_RDINTR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_RDINTR_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_RDINTR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_RDINTR_WRITE_MASK 0xffffffff
/* Wide Memory member: cap_pxb_csr.dhs_itr_pcihdrt                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_pcihdrt               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_pcihdrt           */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_OFFSET 0x2000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_BYTE_OFFSET 0x8000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_portmap                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_portmap               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_portmap           */
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_OFFSET 0x4000
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_BYTE_OFFSET 0x10000
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_tgt_pmt                             */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_pmt                   */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_pmt               */
#define CAP_PXB_CSR_DHS_TGT_PMT_OFFSET 0x6000
#define CAP_PXB_CSR_DHS_TGT_PMT_BYTE_OFFSET 0x18000
#define CAP_PXB_CSR_DHS_TGT_PMT_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_tgt_pmr                             */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_pmr                   */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_pmr               */
#define CAP_PXB_CSR_DHS_TGT_PMR_OFFSET 0x8000
#define CAP_PXB_CSR_DHS_TGT_PMR_BYTE_OFFSET 0x20000
#define CAP_PXB_CSR_DHS_TGT_PMR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_tgt_prt                             */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_prt                   */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_prt               */
#define CAP_PXB_CSR_DHS_TGT_PRT_OFFSET 0xc000
#define CAP_PXB_CSR_DHS_TGT_PRT_BYTE_OFFSET 0x30000
#define CAP_PXB_CSR_DHS_TGT_PRT_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_tgt_rxcrbfr0                        */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0              */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0          */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_OFFSET 0x10000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_BYTE_OFFSET 0x40000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_tgt_rxcrbfr1                        */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1              */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1          */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_OFFSET 0x12000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_BYTE_OFFSET 0x48000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_tgt_rxcrbfr2                        */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2              */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2          */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_OFFSET 0x14000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_BYTE_OFFSET 0x50000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_tgt_rxcrbfr3                        */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3              */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3          */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_OFFSET 0x16000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_BYTE_OFFSET 0x58000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_WRITE_ACCESS 1
/* Memory member: cap_pxb_csr.dhs_tgt_rxinfo                               */
/* Memory type referenced: cap_pxb_csr::dhs_tgt_rxinfo                     */
/* Memory template referenced: cap_pxb_csr::dhs_tgt_rxinfo                 */
#define CAP_PXB_CSR_DHS_TGT_RXINFO_OFFSET 0x18000
#define CAP_PXB_CSR_DHS_TGT_RXINFO_BYTE_OFFSET 0x60000
#define CAP_PXB_CSR_DHS_TGT_RXINFO_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXINFO_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXINFO_READ_MASK 0x3fffff
#define CAP_PXB_CSR_DHS_TGT_RXINFO_WRITE_MASK 0x3fffff
/* Wide Memory member: cap_pxb_csr.dhs_tgt_cplst                           */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_cplst                 */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_cplst             */
#define CAP_PXB_CSR_DHS_TGT_CPLST_OFFSET 0x18400
#define CAP_PXB_CSR_DHS_TGT_CPLST_BYTE_OFFSET 0x61000
#define CAP_PXB_CSR_DHS_TGT_CPLST_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_tgt_romask                          */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_romask                */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_romask            */
#define CAP_PXB_CSR_DHS_TGT_ROMASK_OFFSET 0x18600
#define CAP_PXB_CSR_DHS_TGT_ROMASK_BYTE_OFFSET 0x61800
#define CAP_PXB_CSR_DHS_TGT_ROMASK_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_ROMASK_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_tgt_aximst0                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_aximst0               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_aximst0           */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_OFFSET 0x18800
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_BYTE_OFFSET 0x62000
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_tgt_aximst1                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_aximst1               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_aximst1           */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_OFFSET 0x18c00
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_BYTE_OFFSET 0x63000
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_tgt_aximst2                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_aximst2               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_aximst2           */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_OFFSET 0x19000
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_BYTE_OFFSET 0x64000
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_tgt_aximst3                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_aximst3               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_aximst3           */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_OFFSET 0x19400
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_BYTE_OFFSET 0x65000
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_tgt_aximst4                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_aximst4               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_aximst4           */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_OFFSET 0x19800
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_BYTE_OFFSET 0x66000
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_wrbfr0                          */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_wrbfr0                */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_wrbfr0            */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_OFFSET 0x1a000
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_BYTE_OFFSET 0x68000
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_wrbfr1                          */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_wrbfr1                */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_wrbfr1            */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_OFFSET 0x1c000
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_BYTE_OFFSET 0x70000
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_wrbfr2                          */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_wrbfr2                */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_wrbfr2            */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_OFFSET 0x1e000
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_BYTE_OFFSET 0x78000
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_wrbfr3                          */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_wrbfr3                */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_wrbfr3            */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_OFFSET 0x20000
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_BYTE_OFFSET 0x80000
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_wrhdr                           */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_wrhdr                 */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_wrhdr             */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_OFFSET 0x22000
#define CAP_PXB_CSR_DHS_ITR_WRHDR_BYTE_OFFSET 0x88000
#define CAP_PXB_CSR_DHS_ITR_WRHDR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_rdhdr                           */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_rdhdr                 */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_rdhdr             */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_OFFSET 0x22200
#define CAP_PXB_CSR_DHS_ITR_RDHDR_BYTE_OFFSET 0x88800
#define CAP_PXB_CSR_DHS_ITR_RDHDR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_rdcontext                       */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_rdcontext             */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_rdcontext         */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_OFFSET 0x22400
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_BYTE_OFFSET 0x89000
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_WRITE_ACCESS 1
/* Memory member: cap_pxb_csr.dhs_tgt_rdcontext                            */
/* Memory type referenced: cap_pxb_csr::dhs_tgt_rdcontext                  */
/* Memory template referenced: cap_pxb_csr::dhs_tgt_rdcontext              */
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_OFFSET 0x22600
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_BYTE_OFFSET 0x89800
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_READ_MASK 0x7f
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_WRITE_MASK 0x7f
/* Memory member: cap_pxb_csr.dhs_tgt_rc_bdfmap                            */
/* Memory type referenced: cap_pxb_csr::dhs_tgt_rc_bdfmap                  */
/* Memory template referenced: cap_pxb_csr::dhs_tgt_rc_bdfmap              */
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_OFFSET 0x22680
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_BYTE_OFFSET 0x89a00
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_READ_MASK 0x7fffffff
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_WRITE_MASK 0x7fffffff
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr0                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr0               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr0           */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_OFFSET 0x22800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_BYTE_OFFSET 0x8a000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr1                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr1               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr1           */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_OFFSET 0x22c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_BYTE_OFFSET 0x8b000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr2                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr2               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr2           */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_OFFSET 0x23000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_BYTE_OFFSET 0x8c000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr3                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr3               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr3           */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_OFFSET 0x23400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_BYTE_OFFSET 0x8d000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr4                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr4               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr4           */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_OFFSET 0x23800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_BYTE_OFFSET 0x8e000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr5                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr5               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr5           */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_OFFSET 0x23c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_BYTE_OFFSET 0x8f000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr6                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr6               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr6           */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_OFFSET 0x24000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_BYTE_OFFSET 0x90000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr7                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr7               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr7           */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_OFFSET 0x24400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_BYTE_OFFSET 0x91000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr8                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr8               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr8           */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_OFFSET 0x24800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_BYTE_OFFSET 0x92000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr9                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr9               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr9           */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_OFFSET 0x24c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_BYTE_OFFSET 0x93000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr10                        */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr10              */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr10          */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_OFFSET 0x25000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_BYTE_OFFSET 0x94000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr11                        */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr11              */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr11          */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_OFFSET 0x25400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_BYTE_OFFSET 0x95000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr12                        */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr12              */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr12          */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_OFFSET 0x25800
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_BYTE_OFFSET 0x96000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr13                        */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr13              */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr13          */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_OFFSET 0x25c00
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_BYTE_OFFSET 0x97000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr14                        */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr14              */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr14          */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_OFFSET 0x26000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_BYTE_OFFSET 0x98000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_WRITE_ACCESS 1
/* Wide Memory member: cap_pxb_csr.dhs_itr_cplbfr15                        */
/* Wide Memory type referenced: cap_pxb_csr::dhs_itr_cplbfr15              */
/* Wide Memory template referenced: cap_pxb_csr::dhs_itr_cplbfr15          */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_OFFSET 0x26400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_BYTE_OFFSET 0x99000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_WRITE_ACCESS 1
/* Memory member: cap_pxb_csr.dhs_tgt_notify                               */
/* Memory type referenced: cap_pxb_csr::dhs_tgt_notify                     */
/* Memory template referenced: cap_pxb_csr::dhs_tgt_notify                 */
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_OFFSET 0x26800
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_BYTE_OFFSET 0x9a000
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_WRITE_MASK 0xffffffff
/* Wide Memory member: cap_pxb_csr.dhs_tgt_ind_rsp                         */
/* Wide Memory type referenced: cap_pxb_csr::dhs_tgt_ind_rsp               */
/* Wide Memory template referenced: cap_pxb_csr::dhs_tgt_ind_rsp           */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_OFFSET 0x26808
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_BYTE_OFFSET 0x9a020
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_WRITE_ACCESS 1
/* Register member: cap_pxb_csr.cfg_pc_port_type                           */
/* Register type referenced: cap_pxb_csr::cfg_pc_port_type                 */
/* Register template referenced: cap_pxb_csr::cfg_pc_port_type             */
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_OFFSET 0x26810
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_BYTE_OFFSET 0x9a040
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_RESET_VALUE 0x000000ff
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cfg_itr_port                          */
/* Wide Register type referenced: cap_pxb_csr::cfg_itr_port                */
/* Wide Register template referenced: cap_pxb_csr::cfg_itr_port            */
#define CAP_PXB_CSR_CFG_ITR_PORT_OFFSET 0x26820
#define CAP_PXB_CSR_CFG_ITR_PORT_BYTE_OFFSET 0x9a080
#define CAP_PXB_CSR_CFG_ITR_PORT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_itr_port.cfg_itr_port_0_2             */
/* Register type referenced: cap_pxb_csr::cfg_itr_port::cfg_itr_port_0_2   */
/* Register template referenced: cap_pxb_csr::cfg_itr_port::cfg_itr_port_0_2 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_OFFSET 0x26820
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_BYTE_OFFSET 0x9a080
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_RESET_VALUE 0xe8a21680
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_itr_port.cfg_itr_port_1_2             */
/* Register type referenced: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2   */
/* Register template referenced: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_OFFSET 0x26821
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_BYTE_OFFSET 0x9a084
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_RESET_VALUE 0x00a02047
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_WRITE_MASK 0x00ffffff
/* Register member: cap_pxb_csr.cfg_tgt_port                               */
/* Register type referenced: cap_pxb_csr::cfg_tgt_port                     */
/* Register template referenced: cap_pxb_csr::cfg_tgt_port                 */
#define CAP_PXB_CSR_CFG_TGT_PORT_OFFSET 0x26830
#define CAP_PXB_CSR_CFG_TGT_PORT_BYTE_OFFSET 0x9a0c0
#define CAP_PXB_CSR_CFG_TGT_PORT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_RESET_VALUE 0x0002c120
#define CAP_PXB_CSR_CFG_TGT_PORT_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PORT_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PORT_WRITE_MASK 0x0007ffff
/* Register member: cap_pxb_csr.cfg_itr_tx_req                             */
/* Register type referenced: cap_pxb_csr::cfg_itr_tx_req                   */
/* Register template referenced: cap_pxb_csr::cfg_itr_tx_req               */
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_OFFSET 0x26838
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_BYTE_OFFSET 0x9a0e0
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_RESET_VALUE 0x00000249
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_WRITE_MASK 0x00000fff
/* Register member: cap_pxb_csr.cfg_tgt_req_notify                         */
/* Register type referenced: cap_pxb_csr::cfg_tgt_req_notify               */
/* Register template referenced: cap_pxb_csr::cfg_tgt_req_notify           */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_OFFSET 0x26840
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_BYTE_OFFSET 0x9a100
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_WRITE_MASK 0x000fffff
/* Wide Register member: cap_pxb_csr.cfg_tgt_req_notify_int                */
/* Wide Register type referenced: cap_pxb_csr::cfg_tgt_req_notify_int      */
/* Wide Register template referenced: cap_pxb_csr::cfg_tgt_req_notify_int  */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_OFFSET 0x26848
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_BYTE_OFFSET 0x9a120
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_tgt_req_notify_int.cfg_tgt_req_notify_int_0_3 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_0_3 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_0_3 */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_OFFSET 0x26848
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_BYTE_OFFSET 0x9a120
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_tgt_req_notify_int.cfg_tgt_req_notify_int_1_3 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_1_3 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_1_3 */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_OFFSET 0x26849
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BYTE_OFFSET 0x9a124
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_tgt_req_notify_int.cfg_tgt_req_notify_int_2_3 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_2_3 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_2_3 */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_OFFSET 0x2684a
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BYTE_OFFSET 0x9a128
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_WRITE_MASK 0x00000003
/* Register member: cap_pxb_csr.cfg_tgt_req_notify_ring_size               */
/* Register type referenced: cap_pxb_csr::cfg_tgt_req_notify_ring_size     */
/* Register template referenced: cap_pxb_csr::cfg_tgt_req_notify_ring_size */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_OFFSET 0x2684c
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_BYTE_OFFSET 0x9a130
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_RESET_VALUE 0x000003ff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_pxb_csr.cfg_tgt_req_indirect_int              */
/* Wide Register type referenced: cap_pxb_csr::cfg_tgt_req_indirect_int    */
/* Wide Register template referenced: cap_pxb_csr::cfg_tgt_req_indirect_int */
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_OFFSET 0x26850
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_BYTE_OFFSET 0x9a140
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_tgt_req_indirect_int.cfg_tgt_req_indirect_int_0_3 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_0_3 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_0_3 */
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_OFFSET 0x26850
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_BYTE_OFFSET 0x9a140
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_tgt_req_indirect_int.cfg_tgt_req_indirect_int_1_3 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_1_3 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_1_3 */
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_OFFSET 0x26851
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BYTE_OFFSET 0x9a144
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_tgt_req_indirect_int.cfg_tgt_req_indirect_int_2_3 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_2_3 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_2_3 */
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_OFFSET 0x26852
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BYTE_OFFSET 0x9a148
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_WRITE_MASK 0x00000003
/* Register member: cap_pxb_csr.cfg_tgt_doorbell_base                      */
/* Register type referenced: cap_pxb_csr::cfg_tgt_doorbell_base            */
/* Register template referenced: cap_pxb_csr::cfg_tgt_doorbell_base        */
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_OFFSET 0x26854
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_BYTE_OFFSET 0x9a150
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_RESET_VALUE 0x00003808
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_WRITE_MASK 0x00003fff
/* Register member: cap_pxb_csr.cfg_tgt_msg_filter                         */
/* Register type referenced: cap_pxb_csr::cfg_tgt_msg_filter               */
/* Register template referenced: cap_pxb_csr::cfg_tgt_msg_filter           */
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_OFFSET 0x26855
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_BYTE_OFFSET 0x9a154
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_WRITE_MASK 0x07ffffff
/* Register member: cap_pxb_csr.cfg_tgt_fence_ignore                       */
/* Register type referenced: cap_pxb_csr::cfg_tgt_fence_ignore             */
/* Register template referenced: cap_pxb_csr::cfg_tgt_fence_ignore         */
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_OFFSET 0x26856
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_BYTE_OFFSET 0x9a158
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cfg_tgt_rx_credit_bfr                 */
/* Wide Register type referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr       */
/* Wide Register template referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr   */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_OFFSET 0x26858
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_BYTE_OFFSET 0x9a160
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_0_6 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_6 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_6 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_OFFSET 0x26858
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_BYTE_OFFSET 0x9a160
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_RESET_VALUE 0x2001fc00
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_1_6 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_6 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_6 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_OFFSET 0x26859
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_BYTE_OFFSET 0x9a164
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_RESET_VALUE 0x5fd000ff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_2_6 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_6 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_6 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_OFFSET 0x2685a
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_BYTE_OFFSET 0x9a168
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RESET_VALUE 0x001ff600
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_3_6 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_6 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_6 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_OFFSET 0x2685b
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_BYTE_OFFSET 0x9a16c
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_RESET_VALUE 0xffa009fe
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_4_6 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_6 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_6 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_OFFSET 0x2685c
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_BYTE_OFFSET 0x9a170
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RESET_VALUE 0x00dff002
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_5_6 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_6 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_6 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_OFFSET 0x2685d
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_BYTE_OFFSET 0x9a174
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_RESET_VALUE 0x00003ffe
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_WRITE_MASK 0x0000ffff
/* Register member: cap_pxb_csr.cfg_tgt_ind_en                             */
/* Register type referenced: cap_pxb_csr::cfg_tgt_ind_en                   */
/* Register template referenced: cap_pxb_csr::cfg_tgt_ind_en               */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_OFFSET 0x26860
#define CAP_PXB_CSR_CFG_TGT_IND_EN_BYTE_OFFSET 0x9a180
#define CAP_PXB_CSR_CFG_TGT_IND_EN_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_IND_EN_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_IND_EN_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_IND_EN_WRITE_MASK 0x00003fff
/* Register member: cap_pxb_csr.cfg_tgt_notify_en                          */
/* Register type referenced: cap_pxb_csr::cfg_tgt_notify_en                */
/* Register template referenced: cap_pxb_csr::cfg_tgt_notify_en            */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_OFFSET 0x26861
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_BYTE_OFFSET 0x9a184
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_WRITE_MASK 0x00003fff
/* Wide Register member: cap_pxb_csr.cfg_pmt_tbl_id                        */
/* Wide Register type referenced: cap_pxb_csr::cfg_pmt_tbl_id              */
/* Wide Register template referenced: cap_pxb_csr::cfg_pmt_tbl_id          */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_OFFSET 0x26862
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_BYTE_OFFSET 0x9a188
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_pmt_tbl_id.cfg_pmt_tbl_id_0_2         */
/* Register type referenced: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2 */
/* Register template referenced: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_OFFSET 0x26862
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_BYTE_OFFSET 0x9a188
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_pmt_tbl_id.cfg_pmt_tbl_id_1_2         */
/* Register type referenced: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2 */
/* Register template referenced: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_OFFSET 0x26863
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_BYTE_OFFSET 0x9a18c
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.cfg_tgt_rc_key                             */
/* Register type referenced: cap_pxb_csr::cfg_tgt_rc_key                   */
/* Register template referenced: cap_pxb_csr::cfg_tgt_rc_key               */
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_OFFSET 0x26864
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_BYTE_OFFSET 0x9a190
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_WRITE_MASK 0x00000003
/* Wide Register member: cap_pxb_csr.cfg_pcie_local_memaddr_decode         */
/* Wide Register type referenced: cap_pxb_csr::cfg_pcie_local_memaddr_decode */
/* Wide Register template referenced: cap_pxb_csr::cfg_pcie_local_memaddr_decode */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_OFFSET 0x26868
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_BYTE_OFFSET 0x9a1a0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_0_4 */
/* Register type referenced: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4 */
/* Register template referenced: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_OFFSET 0x26868
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_BYTE_OFFSET 0x9a1a0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_1_4 */
/* Register type referenced: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4 */
/* Register template referenced: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_OFFSET 0x26869
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_BYTE_OFFSET 0x9a1a4
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RESET_VALUE 0xffff0000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_2_4 */
/* Register type referenced: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4 */
/* Register template referenced: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_OFFSET 0x2686a
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_BYTE_OFFSET 0x9a1a8
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RESET_VALUE 0xffffffff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_3_4 */
/* Register type referenced: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_3_4 */
/* Register template referenced: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_3_4 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_OFFSET 0x2686b
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_BYTE_OFFSET 0x9a1ac
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RESET_VALUE 0x0001ffff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_WRITE_MASK 0x0001ffff
/* Wide Register member: cap_pxb_csr.cfg_tgt_rc_legacy_int_addr            */
/* Wide Register type referenced: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr  */
/* Wide Register template referenced: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr */
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_OFFSET 0x26870
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_BYTE_OFFSET 0x9a1c0
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr.cfg_tgt_rc_legacy_int_addr_0_2 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_0_2 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_0_2 */
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_OFFSET 0x26870
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BYTE_OFFSET 0x9a1c0
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr.cfg_tgt_rc_legacy_int_addr_1_2 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_1_2 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_1_2 */
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_OFFSET 0x26871
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BYTE_OFFSET 0x9a1c4
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_WRITE_MASK 0x00000003
/* Register member: cap_pxb_csr.cfg_tgt_rc_legacy_int_data                 */
/* Register type referenced: cap_pxb_csr::cfg_tgt_rc_legacy_int_data       */
/* Register template referenced: cap_pxb_csr::cfg_tgt_rc_legacy_int_data   */
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_OFFSET 0x26880
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_BYTE_OFFSET 0x9a200
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.cfg_tgt_pmt_grst                           */
/* Register type referenced: cap_pxb_csr::cfg_tgt_pmt_grst                 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_pmt_grst             */
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_OFFSET 0x26881
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_BYTE_OFFSET 0x9a204
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_WRITE_MASK 0x00000001
/* Wide Register member: cap_pxb_csr.cfg_tgt_pmt_ind                       */
/* Wide Register type referenced: cap_pxb_csr::cfg_tgt_pmt_ind             */
/* Wide Register template referenced: cap_pxb_csr::cfg_tgt_pmt_ind         */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_OFFSET 0x26884
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_BYTE_OFFSET 0x9a210
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_0_4       */
/* Register type referenced: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_0_4 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_0_4 */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_OFFSET 0x26884
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_BYTE_OFFSET 0x9a210
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_1_4       */
/* Register type referenced: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_1_4 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_1_4 */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_OFFSET 0x26885
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_BYTE_OFFSET 0x9a214
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_2_4       */
/* Register type referenced: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_2_4 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_2_4 */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_OFFSET 0x26886
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_BYTE_OFFSET 0x9a218
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_3_4       */
/* Register type referenced: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_3_4 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_3_4 */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_OFFSET 0x26887
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_BYTE_OFFSET 0x9a21c
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.sta_tgt_pmt_ind                            */
/* Register type referenced: cap_pxb_csr::sta_tgt_pmt_ind                  */
/* Register template referenced: cap_pxb_csr::sta_tgt_pmt_ind              */
#define CAP_PXB_CSR_STA_TGT_PMT_IND_OFFSET 0x26888
#define CAP_PXB_CSR_STA_TGT_PMT_IND_BYTE_OFFSET 0x9a220
#define CAP_PXB_CSR_STA_TGT_PMT_IND_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_PMT_IND_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_PMT_IND_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_PMT_IND_RESET_MASK 0xfffff800
#define CAP_PXB_CSR_STA_TGT_PMT_IND_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_PMT_IND_WRITE_MASK 0x00000000
/* Memory member: cap_pxb_csr.dhs_tgt_pmt_ind                              */
/* Memory type referenced: cap_pxb_csr::dhs_tgt_pmt_ind                    */
/* Memory template referenced: cap_pxb_csr::dhs_tgt_pmt_ind                */
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_OFFSET 0x26889
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_BYTE_OFFSET 0x9a224
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_READ_MASK 0x3
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_WRITE_MASK 0x3
/* Register member: cap_pxb_csr.cfg_itr_ecc_disable                        */
/* Register type referenced: cap_pxb_csr::cfg_itr_ecc_disable              */
/* Register template referenced: cap_pxb_csr::cfg_itr_ecc_disable          */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_OFFSET 0x2688a
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_BYTE_OFFSET 0x9a228
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRITE_MASK 0x0003ffff
/* Register member: cap_pxb_csr.cfg_tgt_ecc_disable                        */
/* Register type referenced: cap_pxb_csr::cfg_tgt_ecc_disable              */
/* Register template referenced: cap_pxb_csr::cfg_tgt_ecc_disable          */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_OFFSET 0x2688b
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_BYTE_OFFSET 0x9a22c
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_WRITE_MASK 0x3fffffff
/* Register member: cap_pxb_csr.sta_itr_ecc_wrbfr_0                        */
/* Register type referenced: cap_pxb_csr::sta_itr_ecc_wrbfr_0              */
/* Register template referenced: cap_pxb_csr::sta_itr_ecc_wrbfr_0          */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_OFFSET 0x2688c
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_BYTE_OFFSET 0x9a230
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_RESET_MASK 0xffe00000
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_itr_ecc_wrbfr_1                        */
/* Register type referenced: cap_pxb_csr::sta_itr_ecc_wrbfr_1              */
/* Register template referenced: cap_pxb_csr::sta_itr_ecc_wrbfr_1          */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_OFFSET 0x2688d
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_BYTE_OFFSET 0x9a234
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_RESET_MASK 0xffe00000
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_itr_ecc_wrbfr_2                        */
/* Register type referenced: cap_pxb_csr::sta_itr_ecc_wrbfr_2              */
/* Register template referenced: cap_pxb_csr::sta_itr_ecc_wrbfr_2          */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_OFFSET 0x2688e
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_BYTE_OFFSET 0x9a238
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_RESET_MASK 0xffe00000
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_itr_ecc_wrbfr_3                        */
/* Register type referenced: cap_pxb_csr::sta_itr_ecc_wrbfr_3              */
/* Register template referenced: cap_pxb_csr::sta_itr_ecc_wrbfr_3          */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_OFFSET 0x2688f
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_BYTE_OFFSET 0x9a23c
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_RESET_MASK 0xffe00000
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_itr_ecc_pcihdrt                        */
/* Register type referenced: cap_pxb_csr::sta_itr_ecc_pcihdrt              */
/* Register template referenced: cap_pxb_csr::sta_itr_ecc_pcihdrt          */
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_OFFSET 0x26890
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_BYTE_OFFSET 0x9a240
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_RESET_MASK 0xffe00000
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_itr_ecc_portmap                        */
/* Register type referenced: cap_pxb_csr::sta_itr_ecc_portmap              */
/* Register template referenced: cap_pxb_csr::sta_itr_ecc_portmap          */
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_OFFSET 0x26891
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_BYTE_OFFSET 0x9a244
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_RESET_MASK 0xffff0000
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_itr_ecc_wrhdr                          */
/* Register type referenced: cap_pxb_csr::sta_itr_ecc_wrhdr                */
/* Register template referenced: cap_pxb_csr::sta_itr_ecc_wrhdr            */
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_OFFSET 0x26892
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_BYTE_OFFSET 0x9a248
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_RESET_MASK 0xfffe0000
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_itr_ecc_rdhdr                          */
/* Register type referenced: cap_pxb_csr::sta_itr_ecc_rdhdr                */
/* Register template referenced: cap_pxb_csr::sta_itr_ecc_rdhdr            */
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_OFFSET 0x26893
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_BYTE_OFFSET 0x9a24c
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_RESET_MASK 0xfffe0000
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_itr_ecc_cplbfr                         */
/* Register type referenced: cap_pxb_csr::sta_itr_ecc_cplbfr               */
/* Register template referenced: cap_pxb_csr::sta_itr_ecc_cplbfr           */
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_OFFSET 0x26894
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_BYTE_OFFSET 0x9a250
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_RESET_MASK 0xffc00000
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_rxcrbfr_0                      */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_0            */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_0        */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_OFFSET 0x26895
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_BYTE_OFFSET 0x9a254
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_RESET_MASK 0xffe00000
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_rxcrbfr_1                      */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_1            */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_1        */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_OFFSET 0x26896
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_BYTE_OFFSET 0x9a258
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_RESET_MASK 0xffe00000
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_rxcrbfr_2                      */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_2            */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_2        */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_OFFSET 0x26897
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_BYTE_OFFSET 0x9a25c
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_RESET_MASK 0xffe00000
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_rxcrbfr_3                      */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_3            */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_3        */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_OFFSET 0x26898
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_BYTE_OFFSET 0x9a260
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_RESET_MASK 0xffe00000
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_aximst_0                       */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_aximst_0             */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_aximst_0         */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_OFFSET 0x26899
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_BYTE_OFFSET 0x9a264
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_RESET_MASK 0xfffc0000
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_aximst_1                       */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_aximst_1             */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_aximst_1         */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_OFFSET 0x2689a
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_BYTE_OFFSET 0x9a268
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_RESET_MASK 0xfffc0000
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_aximst_2                       */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_aximst_2             */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_aximst_2         */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_OFFSET 0x2689b
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_BYTE_OFFSET 0x9a26c
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_RESET_MASK 0xfffc0000
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_aximst_3                       */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_aximst_3             */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_aximst_3         */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_OFFSET 0x2689c
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_BYTE_OFFSET 0x9a270
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_RESET_MASK 0xfffc0000
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_aximst_4                       */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_aximst_4             */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_aximst_4         */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_OFFSET 0x2689d
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_BYTE_OFFSET 0x9a274
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_RESET_MASK 0xfffc0000
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_rxinfo                         */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_rxinfo               */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_rxinfo           */
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_OFFSET 0x2689e
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_BYTE_OFFSET 0x9a278
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_RESET_MASK 0xfffc0000
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_cplst                          */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_cplst                */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_cplst            */
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_OFFSET 0x2689f
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_BYTE_OFFSET 0x9a27c
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_RESET_MASK 0xfffe0000
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_pmr                            */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_pmr                  */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_pmr              */
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_OFFSET 0x268a0
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_BYTE_OFFSET 0x9a280
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_RESET_MASK 0xfff00000
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_prt                            */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_prt                  */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_prt              */
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_OFFSET 0x268a1
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_BYTE_OFFSET 0x9a284
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_RESET_MASK 0xffc00000
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ecc_romask                         */
/* Register type referenced: cap_pxb_csr::sta_tgt_ecc_romask               */
/* Register template referenced: cap_pxb_csr::sta_tgt_ecc_romask           */
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_OFFSET 0x268a2
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_BYTE_OFFSET 0x9a288
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_RESET_MASK 0xffff0000
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_WRITE_MASK 0x00000000
/* Wide Register member: cap_pxb_csr.sat_tgt_rx_drop                       */
/* Wide Register type referenced: cap_pxb_csr::sat_tgt_rx_drop             */
/* Wide Register template referenced: cap_pxb_csr::sat_tgt_rx_drop         */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_OFFSET 0x268a4
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_BYTE_OFFSET 0x9a290
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::sat_tgt_rx_drop.sat_tgt_rx_drop_0_2       */
/* Register type referenced: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2 */
/* Register template referenced: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2 */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_OFFSET 0x268a4
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_BYTE_OFFSET 0x9a290
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::sat_tgt_rx_drop.sat_tgt_rx_drop_1_2       */
/* Register type referenced: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2 */
/* Register template referenced: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2 */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_OFFSET 0x268a5
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_BYTE_OFFSET 0x9a294
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.cfg_tgt_vf_cfg_stride                      */
/* Register type referenced: cap_pxb_csr::cfg_tgt_vf_cfg_stride            */
/* Register template referenced: cap_pxb_csr::cfg_tgt_vf_cfg_stride        */
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_OFFSET 0x268b0
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_BYTE_OFFSET 0x9a2c0
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_RESET_VALUE 0x3ff5365a
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_WRITE_MASK 0x3fffffff
/* Wide Register member: cap_pxb_csr.sta_tgt_axi_pending                   */
/* Wide Register type referenced: cap_pxb_csr::sta_tgt_axi_pending         */
/* Wide Register template referenced: cap_pxb_csr::sta_tgt_axi_pending     */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_OFFSET 0x268c0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_BYTE_OFFSET 0x9a300
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_WRITE_ACCESS 0
/* Register member: cap_pxb_csr::sta_tgt_axi_pending.sta_tgt_axi_pending_0_2 */
/* Register type referenced: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2 */
/* Register template referenced: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2 */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_OFFSET 0x268c0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_BYTE_OFFSET 0x9a300
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_tgt_axi_pending.sta_tgt_axi_pending_1_2 */
/* Register type referenced: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2 */
/* Register template referenced: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2 */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_OFFSET 0x268c1
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_BYTE_OFFSET 0x9a304
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_ind_info                           */
/* Register type referenced: cap_pxb_csr::sta_tgt_ind_info                 */
/* Register template referenced: cap_pxb_csr::sta_tgt_ind_info             */
#define CAP_PXB_CSR_STA_TGT_IND_INFO_OFFSET 0x268c8
#define CAP_PXB_CSR_STA_TGT_IND_INFO_BYTE_OFFSET 0x9a320
#define CAP_PXB_CSR_STA_TGT_IND_INFO_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_IND_INFO_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_IND_INFO_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_IND_INFO_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_STA_TGT_IND_INFO_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_IND_INFO_WRITE_MASK 0x00000000
/* Wide Register member: cap_pxb_csr.cnt_itr_tot_axi_wr                    */
/* Wide Register type referenced: cap_pxb_csr::cnt_itr_tot_axi_wr          */
/* Wide Register template referenced: cap_pxb_csr::cnt_itr_tot_axi_wr      */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_OFFSET 0x268d0
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_BYTE_OFFSET 0x9a340
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_itr_tot_axi_wr.cnt_itr_tot_axi_wr_0_2 */
/* Register type referenced: cap_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_0_2 */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_OFFSET 0x268d0
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_BYTE_OFFSET 0x9a340
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_itr_tot_axi_wr.cnt_itr_tot_axi_wr_1_2 */
/* Register type referenced: cap_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_1_2 */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_OFFSET 0x268d1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_BYTE_OFFSET 0x9a344
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cnt_itr_axi_wr64                      */
/* Wide Register type referenced: cap_pxb_csr::cnt_itr_axi_wr64            */
/* Wide Register template referenced: cap_pxb_csr::cnt_itr_axi_wr64        */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_OFFSET 0x268d2
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_BYTE_OFFSET 0x9a348
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_itr_axi_wr64.cnt_itr_axi_wr64_0_2     */
/* Register type referenced: cap_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_0_2 */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_OFFSET 0x268d2
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_BYTE_OFFSET 0x9a348
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_itr_axi_wr64.cnt_itr_axi_wr64_1_2     */
/* Register type referenced: cap_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_1_2 */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_OFFSET 0x268d3
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_BYTE_OFFSET 0x9a34c
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cnt_itr_axi_wr256                     */
/* Wide Register type referenced: cap_pxb_csr::cnt_itr_axi_wr256           */
/* Wide Register template referenced: cap_pxb_csr::cnt_itr_axi_wr256       */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_OFFSET 0x268d4
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_BYTE_OFFSET 0x9a350
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_itr_axi_wr256.cnt_itr_axi_wr256_0_2   */
/* Register type referenced: cap_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_0_2 */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_OFFSET 0x268d4
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_BYTE_OFFSET 0x9a350
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_itr_axi_wr256.cnt_itr_axi_wr256_1_2   */
/* Register type referenced: cap_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_1_2 */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_OFFSET 0x268d5
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_BYTE_OFFSET 0x9a354
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.sta_itr_tot_axi_wr                    */
/* Wide Register type referenced: cap_pxb_csr::sta_itr_tot_axi_wr          */
/* Wide Register template referenced: cap_pxb_csr::sta_itr_tot_axi_wr      */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_OFFSET 0x268d6
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_BYTE_OFFSET 0x9a358
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_WRITE_ACCESS 0
/* Register member: cap_pxb_csr::sta_itr_tot_axi_wr.sta_itr_tot_axi_wr_0_2 */
/* Register type referenced: cap_pxb_csr::sta_itr_tot_axi_wr::sta_itr_tot_axi_wr_0_2 */
/* Register template referenced: cap_pxb_csr::sta_itr_tot_axi_wr::sta_itr_tot_axi_wr_0_2 */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_OFFSET 0x268d6
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_BYTE_OFFSET 0x9a358
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_tot_axi_wr.sta_itr_tot_axi_wr_1_2 */
/* Register type referenced: cap_pxb_csr::sta_itr_tot_axi_wr::sta_itr_tot_axi_wr_1_2 */
/* Register template referenced: cap_pxb_csr::sta_itr_tot_axi_wr::sta_itr_tot_axi_wr_1_2 */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_OFFSET 0x268d7
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_BYTE_OFFSET 0x9a35c
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_RESET_MASK 0xfffc0000
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_pxb_csr.sta_itr_tot_axi_rd                    */
/* Wide Register type referenced: cap_pxb_csr::sta_itr_tot_axi_rd          */
/* Wide Register template referenced: cap_pxb_csr::sta_itr_tot_axi_rd      */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_OFFSET 0x268d8
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_BYTE_OFFSET 0x9a360
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_WRITE_ACCESS 0
/* Register member: cap_pxb_csr::sta_itr_tot_axi_rd.sta_itr_tot_axi_rd_0_2 */
/* Register type referenced: cap_pxb_csr::sta_itr_tot_axi_rd::sta_itr_tot_axi_rd_0_2 */
/* Register template referenced: cap_pxb_csr::sta_itr_tot_axi_rd::sta_itr_tot_axi_rd_0_2 */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_OFFSET 0x268d8
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_BYTE_OFFSET 0x9a360
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_tot_axi_rd.sta_itr_tot_axi_rd_1_2 */
/* Register type referenced: cap_pxb_csr::sta_itr_tot_axi_rd::sta_itr_tot_axi_rd_1_2 */
/* Register template referenced: cap_pxb_csr::sta_itr_tot_axi_rd::sta_itr_tot_axi_rd_1_2 */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_OFFSET 0x268d9
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_BYTE_OFFSET 0x9a364
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_RESET_MASK 0xfffc0000
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_pxb_csr.cnt_itr_tot_axi_rd                    */
/* Wide Register type referenced: cap_pxb_csr::cnt_itr_tot_axi_rd          */
/* Wide Register template referenced: cap_pxb_csr::cnt_itr_tot_axi_rd      */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_OFFSET 0x268da
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_BYTE_OFFSET 0x9a368
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_itr_tot_axi_rd.cnt_itr_tot_axi_rd_0_2 */
/* Register type referenced: cap_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_0_2 */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_OFFSET 0x268da
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_BYTE_OFFSET 0x9a368
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_itr_tot_axi_rd.cnt_itr_tot_axi_rd_1_2 */
/* Register type referenced: cap_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_1_2 */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_OFFSET 0x268db
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_BYTE_OFFSET 0x9a36c
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cnt_itr_axi_rd64                      */
/* Wide Register type referenced: cap_pxb_csr::cnt_itr_axi_rd64            */
/* Wide Register template referenced: cap_pxb_csr::cnt_itr_axi_rd64        */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_OFFSET 0x268dc
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_BYTE_OFFSET 0x9a370
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_itr_axi_rd64.cnt_itr_axi_rd64_0_2     */
/* Register type referenced: cap_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_0_2 */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_OFFSET 0x268dc
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_BYTE_OFFSET 0x9a370
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_itr_axi_rd64.cnt_itr_axi_rd64_1_2     */
/* Register type referenced: cap_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_1_2 */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_OFFSET 0x268dd
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_BYTE_OFFSET 0x9a374
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cnt_itr_axi_rd256                     */
/* Wide Register type referenced: cap_pxb_csr::cnt_itr_axi_rd256           */
/* Wide Register template referenced: cap_pxb_csr::cnt_itr_axi_rd256       */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_OFFSET 0x268de
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_BYTE_OFFSET 0x9a378
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_itr_axi_rd256.cnt_itr_axi_rd256_0_2   */
/* Register type referenced: cap_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_0_2 */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_OFFSET 0x268de
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_BYTE_OFFSET 0x9a378
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_itr_axi_rd256.cnt_itr_axi_rd256_1_2   */
/* Register type referenced: cap_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_1_2 */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_OFFSET 0x268df
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_BYTE_OFFSET 0x9a37c
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cnt_tgt_tot_axi_wr                    */
/* Wide Register type referenced: cap_pxb_csr::cnt_tgt_tot_axi_wr          */
/* Wide Register template referenced: cap_pxb_csr::cnt_tgt_tot_axi_wr      */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_OFFSET 0x268e0
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_BYTE_OFFSET 0x9a380
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_tgt_tot_axi_wr.cnt_tgt_tot_axi_wr_0_2 */
/* Register type referenced: cap_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_0_2 */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_OFFSET 0x268e0
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_BYTE_OFFSET 0x9a380
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_tgt_tot_axi_wr.cnt_tgt_tot_axi_wr_1_2 */
/* Register type referenced: cap_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_1_2 */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_OFFSET 0x268e1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_BYTE_OFFSET 0x9a384
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cnt_tgt_axi_wr64                      */
/* Wide Register type referenced: cap_pxb_csr::cnt_tgt_axi_wr64            */
/* Wide Register template referenced: cap_pxb_csr::cnt_tgt_axi_wr64        */
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_OFFSET 0x268e2
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_BYTE_OFFSET 0x9a388
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_tgt_axi_wr64.cnt_tgt_axi_wr64_0_2     */
/* Register type referenced: cap_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_0_2 */
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_OFFSET 0x268e2
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_BYTE_OFFSET 0x9a388
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_tgt_axi_wr64.cnt_tgt_axi_wr64_1_2     */
/* Register type referenced: cap_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_1_2 */
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_OFFSET 0x268e3
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_BYTE_OFFSET 0x9a38c
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cnt_tgt_db64_axi_wr                   */
/* Wide Register type referenced: cap_pxb_csr::cnt_tgt_db64_axi_wr         */
/* Wide Register template referenced: cap_pxb_csr::cnt_tgt_db64_axi_wr     */
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_OFFSET 0x268e4
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_BYTE_OFFSET 0x9a390
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_tgt_db64_axi_wr.cnt_tgt_db64_axi_wr_0_2 */
/* Register type referenced: cap_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_0_2 */
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_OFFSET 0x268e4
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_BYTE_OFFSET 0x9a390
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_tgt_db64_axi_wr.cnt_tgt_db64_axi_wr_1_2 */
/* Register type referenced: cap_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_1_2 */
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_OFFSET 0x268e5
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_BYTE_OFFSET 0x9a394
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cnt_tgt_db32_axi_wr                   */
/* Wide Register type referenced: cap_pxb_csr::cnt_tgt_db32_axi_wr         */
/* Wide Register template referenced: cap_pxb_csr::cnt_tgt_db32_axi_wr     */
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_OFFSET 0x268e6
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_BYTE_OFFSET 0x9a398
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_tgt_db32_axi_wr.cnt_tgt_db32_axi_wr_0_2 */
/* Register type referenced: cap_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_0_2 */
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_OFFSET 0x268e6
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_BYTE_OFFSET 0x9a398
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_tgt_db32_axi_wr.cnt_tgt_db32_axi_wr_1_2 */
/* Register type referenced: cap_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_1_2 */
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_OFFSET 0x268e7
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_BYTE_OFFSET 0x9a39c
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cnt_tgt_rsp_ca_ur                     */
/* Wide Register type referenced: cap_pxb_csr::cnt_tgt_rsp_ca_ur           */
/* Wide Register template referenced: cap_pxb_csr::cnt_tgt_rsp_ca_ur       */
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_OFFSET 0x268e8
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_BYTE_OFFSET 0x9a3a0
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_tgt_rsp_ca_ur.cnt_tgt_rsp_ca_ur_0_2   */
/* Register type referenced: cap_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_0_2 */
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_OFFSET 0x268e8
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_BYTE_OFFSET 0x9a3a0
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_tgt_rsp_ca_ur.cnt_tgt_rsp_ca_ur_1_2   */
/* Register type referenced: cap_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_1_2 */
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_OFFSET 0x268e9
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_BYTE_OFFSET 0x9a3a4
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cnt_tgt_tot_axi_rd                    */
/* Wide Register type referenced: cap_pxb_csr::cnt_tgt_tot_axi_rd          */
/* Wide Register template referenced: cap_pxb_csr::cnt_tgt_tot_axi_rd      */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_OFFSET 0x268ea
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_BYTE_OFFSET 0x9a3a8
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_tgt_tot_axi_rd.cnt_tgt_tot_axi_rd_0_2 */
/* Register type referenced: cap_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_0_2 */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_OFFSET 0x268ea
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_BYTE_OFFSET 0x9a3a8
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_tgt_tot_axi_rd.cnt_tgt_tot_axi_rd_1_2 */
/* Register type referenced: cap_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_1_2 */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_OFFSET 0x268eb
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_BYTE_OFFSET 0x9a3ac
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cnt_tgt_axi_rd64                      */
/* Wide Register type referenced: cap_pxb_csr::cnt_tgt_axi_rd64            */
/* Wide Register template referenced: cap_pxb_csr::cnt_tgt_axi_rd64        */
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_OFFSET 0x268ec
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_BYTE_OFFSET 0x9a3b0
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_tgt_axi_rd64.cnt_tgt_axi_rd64_0_2     */
/* Register type referenced: cap_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_0_2 */
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_OFFSET 0x268ec
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_BYTE_OFFSET 0x9a3b0
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_tgt_axi_rd64.cnt_tgt_axi_rd64_1_2     */
/* Register type referenced: cap_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_1_2 */
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_OFFSET 0x268ed
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_BYTE_OFFSET 0x9a3b4
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.sta_tgt_tot_axi_wr                    */
/* Wide Register type referenced: cap_pxb_csr::sta_tgt_tot_axi_wr          */
/* Wide Register template referenced: cap_pxb_csr::sta_tgt_tot_axi_wr      */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_OFFSET 0x268ee
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_BYTE_OFFSET 0x9a3b8
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_WRITE_ACCESS 0
/* Register member: cap_pxb_csr::sta_tgt_tot_axi_wr.sta_tgt_tot_axi_wr_0_2 */
/* Register type referenced: cap_pxb_csr::sta_tgt_tot_axi_wr::sta_tgt_tot_axi_wr_0_2 */
/* Register template referenced: cap_pxb_csr::sta_tgt_tot_axi_wr::sta_tgt_tot_axi_wr_0_2 */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_OFFSET 0x268ee
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_BYTE_OFFSET 0x9a3b8
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_tgt_tot_axi_wr.sta_tgt_tot_axi_wr_1_2 */
/* Register type referenced: cap_pxb_csr::sta_tgt_tot_axi_wr::sta_tgt_tot_axi_wr_1_2 */
/* Register template referenced: cap_pxb_csr::sta_tgt_tot_axi_wr::sta_tgt_tot_axi_wr_1_2 */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_OFFSET 0x268ef
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_BYTE_OFFSET 0x9a3bc
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_RESET_MASK 0xfffc0000
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_pxb_csr.sta_tgt_tot_axi_rd                    */
/* Wide Register type referenced: cap_pxb_csr::sta_tgt_tot_axi_rd          */
/* Wide Register template referenced: cap_pxb_csr::sta_tgt_tot_axi_rd      */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_OFFSET 0x268f0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_BYTE_OFFSET 0x9a3c0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_WRITE_ACCESS 0
/* Register member: cap_pxb_csr::sta_tgt_tot_axi_rd.sta_tgt_tot_axi_rd_0_2 */
/* Register type referenced: cap_pxb_csr::sta_tgt_tot_axi_rd::sta_tgt_tot_axi_rd_0_2 */
/* Register template referenced: cap_pxb_csr::sta_tgt_tot_axi_rd::sta_tgt_tot_axi_rd_0_2 */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_OFFSET 0x268f0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_BYTE_OFFSET 0x9a3c0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_tgt_tot_axi_rd.sta_tgt_tot_axi_rd_1_2 */
/* Register type referenced: cap_pxb_csr::sta_tgt_tot_axi_rd::sta_tgt_tot_axi_rd_1_2 */
/* Register template referenced: cap_pxb_csr::sta_tgt_tot_axi_rd::sta_tgt_tot_axi_rd_1_2 */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_OFFSET 0x268f1
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_BYTE_OFFSET 0x9a3c4
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_RESET_MASK 0xfffc0000
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_itr_axi_wr_num_ids                     */
/* Register type referenced: cap_pxb_csr::sta_itr_axi_wr_num_ids           */
/* Register template referenced: cap_pxb_csr::sta_itr_axi_wr_num_ids       */
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_OFFSET 0x268f2
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_BYTE_OFFSET 0x9a3c8
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_itr_axi_rd_num_ids                     */
/* Register type referenced: cap_pxb_csr::sta_itr_axi_rd_num_ids           */
/* Register template referenced: cap_pxb_csr::sta_itr_axi_rd_num_ids       */
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_OFFSET 0x268f3
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_BYTE_OFFSET 0x9a3cc
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_WRITE_MASK 0x00000000
/* Wide Register member: cap_pxb_csr.cnt_itr_tot_msg                       */
/* Wide Register type referenced: cap_pxb_csr::cnt_itr_tot_msg             */
/* Wide Register template referenced: cap_pxb_csr::cnt_itr_tot_msg         */
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_OFFSET 0x268f4
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_BYTE_OFFSET 0x9a3d0
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_itr_tot_msg.cnt_itr_tot_msg_0_2       */
/* Register type referenced: cap_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_0_2 */
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_OFFSET 0x268f4
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_BYTE_OFFSET 0x9a3d0
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_itr_tot_msg.cnt_itr_tot_msg_1_2       */
/* Register type referenced: cap_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_1_2 */
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_OFFSET 0x268f5
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_BYTE_OFFSET 0x9a3d4
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cnt_itr_intx_assert_msg               */
/* Wide Register type referenced: cap_pxb_csr::cnt_itr_intx_assert_msg     */
/* Wide Register template referenced: cap_pxb_csr::cnt_itr_intx_assert_msg */
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_OFFSET 0x268f6
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_BYTE_OFFSET 0x9a3d8
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_itr_intx_assert_msg.cnt_itr_intx_assert_msg_0_2 */
/* Register type referenced: cap_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_0_2 */
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_OFFSET 0x268f6
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_BYTE_OFFSET 0x9a3d8
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_itr_intx_assert_msg.cnt_itr_intx_assert_msg_1_2 */
/* Register type referenced: cap_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_1_2 */
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_OFFSET 0x268f7
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_BYTE_OFFSET 0x9a3dc
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cnt_itr_tot_atomic_req                */
/* Wide Register type referenced: cap_pxb_csr::cnt_itr_tot_atomic_req      */
/* Wide Register template referenced: cap_pxb_csr::cnt_itr_tot_atomic_req  */
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_OFFSET 0x268f8
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_BYTE_OFFSET 0x9a3e0
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cnt_itr_tot_atomic_req.cnt_itr_tot_atomic_req_0_2 */
/* Register type referenced: cap_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_0_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_0_2 */
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_OFFSET 0x268f8
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_BYTE_OFFSET 0x9a3e0
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cnt_itr_tot_atomic_req.cnt_itr_tot_atomic_req_1_2 */
/* Register type referenced: cap_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_1_2 */
/* Register template referenced: cap_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_1_2 */
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_OFFSET 0x268f9
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_BYTE_OFFSET 0x9a3e4
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_pxb_csr.sta_tgt_marker_rx                          */
/* Register type referenced: cap_pxb_csr::sta_tgt_marker_rx                */
/* Register template referenced: cap_pxb_csr::sta_tgt_marker_rx            */
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_OFFSET 0x268fa
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_BYTE_OFFSET 0x9a3e8
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_WRITE_MASK 0x00000000
/* Wide Register member: cap_pxb_csr.sta_tgt_req_debug                     */
/* Wide Register type referenced: cap_pxb_csr::sta_tgt_req_debug           */
/* Wide Register template referenced: cap_pxb_csr::sta_tgt_req_debug       */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_OFFSET 0x268fc
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_BYTE_OFFSET 0x9a3f0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_WRITE_ACCESS 0
/* Register member: cap_pxb_csr::sta_tgt_req_debug.sta_tgt_req_debug_0_4   */
/* Register type referenced: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4 */
/* Register template referenced: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_OFFSET 0x268fc
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_BYTE_OFFSET 0x9a3f0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_tgt_req_debug.sta_tgt_req_debug_1_4   */
/* Register type referenced: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4 */
/* Register template referenced: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_OFFSET 0x268fd
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_BYTE_OFFSET 0x9a3f4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_tgt_req_debug.sta_tgt_req_debug_2_4   */
/* Register type referenced: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4 */
/* Register template referenced: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_OFFSET 0x268fe
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_BYTE_OFFSET 0x9a3f8
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_tgt_req_debug.sta_tgt_req_debug_3_4   */
/* Register type referenced: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4 */
/* Register template referenced: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_OFFSET 0x268ff
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_BYTE_OFFSET 0x9a3fc
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_WRITE_MASK 0x00000000
/* Wide Register member: cap_pxb_csr.sta_itr_req_debug                     */
/* Wide Register type referenced: cap_pxb_csr::sta_itr_req_debug           */
/* Wide Register template referenced: cap_pxb_csr::sta_itr_req_debug       */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_OFFSET 0x26900
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_BYTE_OFFSET 0x9a400
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_WRITE_ACCESS 0
/* Register member: cap_pxb_csr::sta_itr_req_debug.sta_itr_req_debug_0_2   */
/* Register type referenced: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2 */
/* Register template referenced: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_OFFSET 0x26900
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_BYTE_OFFSET 0x9a400
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_req_debug.sta_itr_req_debug_1_2   */
/* Register type referenced: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2 */
/* Register template referenced: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_OFFSET 0x26901
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BYTE_OFFSET 0x9a404
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RESET_MASK 0xfff80000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_rxcrbfr_debug_0                    */
/* Register type referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_0          */
/* Register template referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_0      */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_OFFSET 0x26902
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_BYTE_OFFSET 0x9a408
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RESET_MASK 0xc0000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_rxcrbfr_debug_1                    */
/* Register type referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_1          */
/* Register template referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_1      */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_OFFSET 0x26903
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_BYTE_OFFSET 0x9a40c
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RESET_MASK 0xc0000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_rxcrbfr_debug_2                    */
/* Register type referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_2          */
/* Register template referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_2      */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_OFFSET 0x26904
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_BYTE_OFFSET 0x9a410
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RESET_MASK 0xc0000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_rxcrbfr_debug_3                    */
/* Register type referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_3          */
/* Register template referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_3      */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_OFFSET 0x26905
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_BYTE_OFFSET 0x9a414
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RESET_MASK 0xc0000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_rxcrbfr_debug_4                    */
/* Register type referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_4          */
/* Register template referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_4      */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_OFFSET 0x26906
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_BYTE_OFFSET 0x9a418
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RESET_MASK 0xc0000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_rxcrbfr_debug_5                    */
/* Register type referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_5          */
/* Register template referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_5      */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_OFFSET 0x26907
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_BYTE_OFFSET 0x9a41c
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RESET_MASK 0xc0000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_rxcrbfr_debug_6                    */
/* Register type referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_6          */
/* Register template referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_6      */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_OFFSET 0x26908
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_BYTE_OFFSET 0x9a420
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RESET_MASK 0xc0000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_tgt_rxcrbfr_debug_7                    */
/* Register type referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_7          */
/* Register template referenced: cap_pxb_csr::sta_tgt_rxcrbfr_debug_7      */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_OFFSET 0x26909
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_BYTE_OFFSET 0x9a424
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RESET_MASK 0xc0000000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WRITE_MASK 0x00000000
/* Wide Register member: cap_pxb_csr.cfg_itr_raw_tlp                       */
/* Wide Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp             */
/* Wide Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp         */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_OFFSET 0x26910
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_BYTE_OFFSET 0x9a440
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_0_12      */
/* Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_0_12 */
/* Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_0_12 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_OFFSET 0x26910
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_BYTE_OFFSET 0x9a440
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_1_12      */
/* Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_1_12 */
/* Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_1_12 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_OFFSET 0x26911
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_BYTE_OFFSET 0x9a444
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_2_12      */
/* Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_2_12 */
/* Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_2_12 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_OFFSET 0x26912
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_BYTE_OFFSET 0x9a448
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_3_12      */
/* Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_3_12 */
/* Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_3_12 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_OFFSET 0x26913
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_BYTE_OFFSET 0x9a44c
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_4_12      */
/* Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_4_12 */
/* Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_4_12 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_OFFSET 0x26914
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_BYTE_OFFSET 0x9a450
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_5_12      */
/* Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_5_12 */
/* Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_5_12 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_OFFSET 0x26915
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_BYTE_OFFSET 0x9a454
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_6_12      */
/* Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_6_12 */
/* Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_6_12 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_OFFSET 0x26916
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_BYTE_OFFSET 0x9a458
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_7_12      */
/* Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_7_12 */
/* Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_7_12 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_OFFSET 0x26917
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_BYTE_OFFSET 0x9a45c
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_8_12      */
/* Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_8_12 */
/* Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_8_12 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_OFFSET 0x26918
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_BYTE_OFFSET 0x9a460
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_9_12      */
/* Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_9_12 */
/* Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_9_12 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_OFFSET 0x26919
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_BYTE_OFFSET 0x9a464
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_10_12     */
/* Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_10_12 */
/* Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_10_12 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_OFFSET 0x2691a
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_BYTE_OFFSET 0x9a468
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_11_12     */
/* Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_11_12 */
/* Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_11_12 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_OFFSET 0x2691b
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_BYTE_OFFSET 0x9a46c
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.cfg_itr_raw_tlp_cmd                        */
/* Register type referenced: cap_pxb_csr::cfg_itr_raw_tlp_cmd              */
/* Register template referenced: cap_pxb_csr::cfg_itr_raw_tlp_cmd          */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_OFFSET 0x26920
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_BYTE_OFFSET 0x9a480
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.sta_itr_raw_tlp_data                  */
/* Wide Register type referenced: cap_pxb_csr::sta_itr_raw_tlp_data        */
/* Wide Register template referenced: cap_pxb_csr::sta_itr_raw_tlp_data    */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_OFFSET 0x26928
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_BYTE_OFFSET 0x9a4a0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_WRITE_ACCESS 0
/* Register member: cap_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_0_8 */
/* Register type referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_0_8 */
/* Register template referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_0_8 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_OFFSET 0x26928
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_BYTE_OFFSET 0x9a4a0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_1_8 */
/* Register type referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_1_8 */
/* Register template referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_1_8 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_OFFSET 0x26929
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_BYTE_OFFSET 0x9a4a4
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_2_8 */
/* Register type referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_2_8 */
/* Register template referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_2_8 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_OFFSET 0x2692a
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_BYTE_OFFSET 0x9a4a8
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_3_8 */
/* Register type referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_3_8 */
/* Register template referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_3_8 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_OFFSET 0x2692b
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_BYTE_OFFSET 0x9a4ac
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_4_8 */
/* Register type referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_4_8 */
/* Register template referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_4_8 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_OFFSET 0x2692c
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_BYTE_OFFSET 0x9a4b0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_5_8 */
/* Register type referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_5_8 */
/* Register template referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_5_8 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_OFFSET 0x2692d
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_BYTE_OFFSET 0x9a4b4
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_6_8 */
/* Register type referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_6_8 */
/* Register template referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_6_8 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_OFFSET 0x2692e
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_BYTE_OFFSET 0x9a4b8
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_7_8 */
/* Register type referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_7_8 */
/* Register template referenced: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_7_8 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_OFFSET 0x2692f
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_BYTE_OFFSET 0x9a4bc
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_itr_raw_tlp                            */
/* Register type referenced: cap_pxb_csr::sta_itr_raw_tlp                  */
/* Register template referenced: cap_pxb_csr::sta_itr_raw_tlp              */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_OFFSET 0x26930
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_BYTE_OFFSET 0x9a4c0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_WRITE_MASK 0x00000000
/* Wide Register member: cap_pxb_csr.sta_itr_tags_pending                  */
/* Wide Register type referenced: cap_pxb_csr::sta_itr_tags_pending        */
/* Wide Register template referenced: cap_pxb_csr::sta_itr_tags_pending    */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_OFFSET 0x26932
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_BYTE_OFFSET 0x9a4c8
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_WRITE_ACCESS 0
/* Register member: cap_pxb_csr::sta_itr_tags_pending.sta_itr_tags_pending_0_2 */
/* Register type referenced: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2 */
/* Register template referenced: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2 */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_OFFSET 0x26932
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_BYTE_OFFSET 0x9a4c8
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_tags_pending.sta_itr_tags_pending_1_2 */
/* Register type referenced: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2 */
/* Register template referenced: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2 */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_OFFSET 0x26933
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_BYTE_OFFSET 0x9a4cc
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_pxb_csr.sta_itr_portfifo_depth                */
/* Wide Register type referenced: cap_pxb_csr::sta_itr_portfifo_depth      */
/* Wide Register template referenced: cap_pxb_csr::sta_itr_portfifo_depth  */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_OFFSET 0x26934
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_BYTE_OFFSET 0x9a4d0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_WRITE_ACCESS 0
/* Register member: cap_pxb_csr::sta_itr_portfifo_depth.sta_itr_portfifo_depth_0_4 */
/* Register type referenced: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_4 */
/* Register template referenced: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_4 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_OFFSET 0x26934
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_BYTE_OFFSET 0x9a4d0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_portfifo_depth.sta_itr_portfifo_depth_1_4 */
/* Register type referenced: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_4 */
/* Register template referenced: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_4 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_OFFSET 0x26935
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_BYTE_OFFSET 0x9a4d4
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_portfifo_depth.sta_itr_portfifo_depth_2_4 */
/* Register type referenced: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_4 */
/* Register template referenced: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_4 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_OFFSET 0x26936
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_BYTE_OFFSET 0x9a4d8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_itr_portfifo_depth.sta_itr_portfifo_depth_3_4 */
/* Register type referenced: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_4 */
/* Register template referenced: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_4 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_OFFSET 0x26937
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_BYTE_OFFSET 0x9a4dc
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_itr_atomic_seq_cnt                     */
/* Register type referenced: cap_pxb_csr::sta_itr_atomic_seq_cnt           */
/* Register template referenced: cap_pxb_csr::sta_itr_atomic_seq_cnt       */
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_OFFSET 0x26938
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_BYTE_OFFSET 0x9a4e0
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_itr_cnxt_pending                       */
/* Register type referenced: cap_pxb_csr::sta_itr_cnxt_pending             */
/* Register template referenced: cap_pxb_csr::sta_itr_cnxt_pending         */
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_OFFSET 0x26939
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_BYTE_OFFSET 0x9a4e4
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.cfg_itr_atomic_seq_cnt                     */
/* Register type referenced: cap_pxb_csr::cfg_itr_atomic_seq_cnt           */
/* Register template referenced: cap_pxb_csr::cfg_itr_atomic_seq_cnt       */
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_OFFSET 0x2693a
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_BYTE_OFFSET 0x9a4e8
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.cfg_itr_axi_resp_order                     */
/* Register type referenced: cap_pxb_csr::cfg_itr_axi_resp_order           */
/* Register template referenced: cap_pxb_csr::cfg_itr_axi_resp_order       */
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_OFFSET 0x2693b
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_BYTE_OFFSET 0x9a4ec
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RESET_VALUE 0x00000200
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WRITE_MASK 0x000003ff
/* Wide Register member: cap_pxb_csr.sat_tgt_ind_reason                    */
/* Wide Register type referenced: cap_pxb_csr::sat_tgt_ind_reason          */
/* Wide Register template referenced: cap_pxb_csr::sat_tgt_ind_reason      */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_OFFSET 0x2693c
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_BYTE_OFFSET 0x9a4f0
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::sat_tgt_ind_reason.sat_tgt_ind_reason_0_4 */
/* Register type referenced: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4 */
/* Register template referenced: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_OFFSET 0x2693c
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_BYTE_OFFSET 0x9a4f0
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::sat_tgt_ind_reason.sat_tgt_ind_reason_1_4 */
/* Register type referenced: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4 */
/* Register template referenced: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_OFFSET 0x2693d
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_BYTE_OFFSET 0x9a4f4
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::sat_tgt_ind_reason.sat_tgt_ind_reason_2_4 */
/* Register type referenced: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4 */
/* Register template referenced: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_OFFSET 0x2693e
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_BYTE_OFFSET 0x9a4f8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::sat_tgt_ind_reason.sat_tgt_ind_reason_3_4 */
/* Register type referenced: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_3_4 */
/* Register template referenced: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_3_4 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_OFFSET 0x2693f
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BYTE_OFFSET 0x9a4fc
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_RESET_MASK 0xffff0000
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_WRITE_MASK 0x0000ffff
/* Register member: cap_pxb_csr.sat_itr_req_err                            */
/* Register type referenced: cap_pxb_csr::sat_itr_req_err                  */
/* Register template referenced: cap_pxb_csr::sat_itr_req_err              */
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_OFFSET 0x26940
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_BYTE_OFFSET 0x9a500
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.sat_itr_xfer_unexpected                    */
/* Register type referenced: cap_pxb_csr::sat_itr_xfer_unexpected          */
/* Register template referenced: cap_pxb_csr::sat_itr_xfer_unexpected      */
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_OFFSET 0x26941
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_BYTE_OFFSET 0x9a504
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.sat_itr_cpl_err                            */
/* Register type referenced: cap_pxb_csr::sat_itr_cpl_err                  */
/* Register template referenced: cap_pxb_csr::sat_itr_cpl_err              */
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_OFFSET 0x26942
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_BYTE_OFFSET 0x9a508
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.sat_itr_rsp_err                            */
/* Register type referenced: cap_pxb_csr::sat_itr_rsp_err                  */
/* Register template referenced: cap_pxb_csr::sat_itr_rsp_err              */
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_OFFSET 0x26943
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_BYTE_OFFSET 0x9a50c
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_WRITE_MASK 0x0000ffff
/* Register member: cap_pxb_csr.sat_itr_req_portgate                       */
/* Register type referenced: cap_pxb_csr::sat_itr_req_portgate             */
/* Register template referenced: cap_pxb_csr::sat_itr_req_portgate         */
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_OFFSET 0x26944
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_BYTE_OFFSET 0x9a510
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_WRITE_MASK 0x0000ffff
/* Register member: cap_pxb_csr.sat_tgt_rsp_err                            */
/* Register type referenced: cap_pxb_csr::sat_tgt_rsp_err                  */
/* Register template referenced: cap_pxb_csr::sat_tgt_rsp_err              */
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_OFFSET 0x26945
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_BYTE_OFFSET 0x9a514
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_WRITE_MASK 0x00ffffff
/* Register member: cap_pxb_csr.cfg_tgt_axi_attr                           */
/* Register type referenced: cap_pxb_csr::cfg_tgt_axi_attr                 */
/* Register template referenced: cap_pxb_csr::cfg_tgt_axi_attr             */
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_OFFSET 0x26946
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_BYTE_OFFSET 0x9a518
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_RESET_VALUE 0x000002ff
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_WRITE_MASK 0x0000ffff
/* Register member: cap_pxb_csr.cfg_debug_port                             */
/* Register type referenced: cap_pxb_csr::cfg_debug_port                   */
/* Register template referenced: cap_pxb_csr::cfg_debug_port               */
#define CAP_PXB_CSR_CFG_DEBUG_PORT_OFFSET 0x26947
#define CAP_PXB_CSR_CFG_DEBUG_PORT_BYTE_OFFSET 0x9a51c
#define CAP_PXB_CSR_CFG_DEBUG_PORT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_DEBUG_PORT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_DEBUG_PORT_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_DEBUG_PORT_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_DEBUG_PORT_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_DEBUG_PORT_WRITE_MASK 0x0000001f
/* Register member: cap_pxb_csr.cfg_diag_spare0                            */
/* Register type referenced: cap_pxb_csr::cfg_diag_spare0                  */
/* Register template referenced: cap_pxb_csr::cfg_diag_spare0              */
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_OFFSET 0x26948
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_BYTE_OFFSET 0x9a520
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.sta_diag_spare0                            */
/* Register type referenced: cap_pxb_csr::sta_diag_spare0                  */
/* Register template referenced: cap_pxb_csr::sta_diag_spare0              */
#define CAP_PXB_CSR_STA_DIAG_SPARE0_OFFSET 0x26949
#define CAP_PXB_CSR_STA_DIAG_SPARE0_BYTE_OFFSET 0x9a524
#define CAP_PXB_CSR_STA_DIAG_SPARE0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_DIAG_SPARE0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_DIAG_SPARE0_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_DIAG_SPARE0_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.cfg_diag_spare1                            */
/* Register type referenced: cap_pxb_csr::cfg_diag_spare1                  */
/* Register template referenced: cap_pxb_csr::cfg_diag_spare1              */
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_OFFSET 0x2694a
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_BYTE_OFFSET 0x9a528
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.sta_diag_spare1                            */
/* Register type referenced: cap_pxb_csr::sta_diag_spare1                  */
/* Register template referenced: cap_pxb_csr::sta_diag_spare1              */
#define CAP_PXB_CSR_STA_DIAG_SPARE1_OFFSET 0x2694b
#define CAP_PXB_CSR_STA_DIAG_SPARE1_BYTE_OFFSET 0x9a52c
#define CAP_PXB_CSR_STA_DIAG_SPARE1_READ_ACCESS 1
#define CAP_PXB_CSR_STA_DIAG_SPARE1_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_DIAG_SPARE1_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_DIAG_SPARE1_WRITE_MASK 0x00000000
/* Wide Register member: cap_pxb_csr.cfg_itr_rdlat_measure                 */
/* Wide Register type referenced: cap_pxb_csr::cfg_itr_rdlat_measure       */
/* Wide Register template referenced: cap_pxb_csr::cfg_itr_rdlat_measure   */
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_OFFSET 0x2694c
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_BYTE_OFFSET 0x9a530
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_itr_rdlat_measure.cfg_itr_rdlat_measure_0_2 */
/* Register type referenced: cap_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_0_2 */
/* Register template referenced: cap_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_0_2 */
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_OFFSET 0x2694c
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_BYTE_OFFSET 0x9a530
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_RESET_VALUE 0x01f403e8
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_itr_rdlat_measure.cfg_itr_rdlat_measure_1_2 */
/* Register type referenced: cap_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_1_2 */
/* Register template referenced: cap_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_1_2 */
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_OFFSET 0x2694d
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_BYTE_OFFSET 0x9a534
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_RESET_VALUE 0x000000fa
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_WRITE_MASK 0x0007ffff
/* Wide Register member: cap_pxb_csr.sat_itr_rdlat0                        */
/* Wide Register type referenced: cap_pxb_csr::sat_itr_rdlat0              */
/* Wide Register template referenced: cap_pxb_csr::sat_itr_rdlat0          */
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_OFFSET 0x2694e
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_BYTE_OFFSET 0x9a538
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::sat_itr_rdlat0.sat_itr_rdlat0_0_2         */
/* Register type referenced: cap_pxb_csr::sat_itr_rdlat0::sat_itr_rdlat0_0_2 */
/* Register template referenced: cap_pxb_csr::sat_itr_rdlat0::sat_itr_rdlat0_0_2 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_OFFSET 0x2694e
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_BYTE_OFFSET 0x9a538
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::sat_itr_rdlat0.sat_itr_rdlat0_1_2         */
/* Register type referenced: cap_pxb_csr::sat_itr_rdlat0::sat_itr_rdlat0_1_2 */
/* Register template referenced: cap_pxb_csr::sat_itr_rdlat0::sat_itr_rdlat0_1_2 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_OFFSET 0x2694f
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_BYTE_OFFSET 0x9a53c
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.sat_itr_rdlat1                        */
/* Wide Register type referenced: cap_pxb_csr::sat_itr_rdlat1              */
/* Wide Register template referenced: cap_pxb_csr::sat_itr_rdlat1          */
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_OFFSET 0x26950
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_BYTE_OFFSET 0x9a540
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::sat_itr_rdlat1.sat_itr_rdlat1_0_2         */
/* Register type referenced: cap_pxb_csr::sat_itr_rdlat1::sat_itr_rdlat1_0_2 */
/* Register template referenced: cap_pxb_csr::sat_itr_rdlat1::sat_itr_rdlat1_0_2 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_OFFSET 0x26950
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_BYTE_OFFSET 0x9a540
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::sat_itr_rdlat1.sat_itr_rdlat1_1_2         */
/* Register type referenced: cap_pxb_csr::sat_itr_rdlat1::sat_itr_rdlat1_1_2 */
/* Register template referenced: cap_pxb_csr::sat_itr_rdlat1::sat_itr_rdlat1_1_2 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_OFFSET 0x26951
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_BYTE_OFFSET 0x9a544
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.sat_itr_rdlat2                        */
/* Wide Register type referenced: cap_pxb_csr::sat_itr_rdlat2              */
/* Wide Register template referenced: cap_pxb_csr::sat_itr_rdlat2          */
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_OFFSET 0x26952
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_BYTE_OFFSET 0x9a548
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::sat_itr_rdlat2.sat_itr_rdlat2_0_2         */
/* Register type referenced: cap_pxb_csr::sat_itr_rdlat2::sat_itr_rdlat2_0_2 */
/* Register template referenced: cap_pxb_csr::sat_itr_rdlat2::sat_itr_rdlat2_0_2 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_OFFSET 0x26952
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_BYTE_OFFSET 0x9a548
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::sat_itr_rdlat2.sat_itr_rdlat2_1_2         */
/* Register type referenced: cap_pxb_csr::sat_itr_rdlat2::sat_itr_rdlat2_1_2 */
/* Register template referenced: cap_pxb_csr::sat_itr_rdlat2::sat_itr_rdlat2_1_2 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_OFFSET 0x26953
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_BYTE_OFFSET 0x9a54c
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.sat_itr_rdlat3                        */
/* Wide Register type referenced: cap_pxb_csr::sat_itr_rdlat3              */
/* Wide Register template referenced: cap_pxb_csr::sat_itr_rdlat3          */
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_OFFSET 0x26954
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_BYTE_OFFSET 0x9a550
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::sat_itr_rdlat3.sat_itr_rdlat3_0_2         */
/* Register type referenced: cap_pxb_csr::sat_itr_rdlat3::sat_itr_rdlat3_0_2 */
/* Register template referenced: cap_pxb_csr::sat_itr_rdlat3::sat_itr_rdlat3_0_2 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_OFFSET 0x26954
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_BYTE_OFFSET 0x9a550
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::sat_itr_rdlat3.sat_itr_rdlat3_1_2         */
/* Register type referenced: cap_pxb_csr::sat_itr_rdlat3::sat_itr_rdlat3_1_2 */
/* Register template referenced: cap_pxb_csr::sat_itr_rdlat3::sat_itr_rdlat3_1_2 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_OFFSET 0x26955
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_BYTE_OFFSET 0x9a554
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_RESET_MASK 0xffffff00
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cfg_sram_bist                         */
/* Wide Register type referenced: cap_pxb_csr::cfg_sram_bist               */
/* Wide Register template referenced: cap_pxb_csr::cfg_sram_bist           */
#define CAP_PXB_CSR_CFG_SRAM_BIST_OFFSET 0x26956
#define CAP_PXB_CSR_CFG_SRAM_BIST_BYTE_OFFSET 0x9a558
#define CAP_PXB_CSR_CFG_SRAM_BIST_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_SRAM_BIST_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_sram_bist.cfg_sram_bist_0_2           */
/* Register type referenced: cap_pxb_csr::cfg_sram_bist::cfg_sram_bist_0_2 */
/* Register template referenced: cap_pxb_csr::cfg_sram_bist::cfg_sram_bist_0_2 */
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_OFFSET 0x26956
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_BYTE_OFFSET 0x9a558
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_sram_bist.cfg_sram_bist_1_2           */
/* Register type referenced: cap_pxb_csr::cfg_sram_bist::cfg_sram_bist_1_2 */
/* Register template referenced: cap_pxb_csr::cfg_sram_bist::cfg_sram_bist_1_2 */
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_OFFSET 0x26957
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_BYTE_OFFSET 0x9a55c
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_WRITE_MASK 0x0000003f
/* Wide Register member: cap_pxb_csr.sta_sram_bist                         */
/* Wide Register type referenced: cap_pxb_csr::sta_sram_bist               */
/* Wide Register template referenced: cap_pxb_csr::sta_sram_bist           */
#define CAP_PXB_CSR_STA_SRAM_BIST_OFFSET 0x26958
#define CAP_PXB_CSR_STA_SRAM_BIST_BYTE_OFFSET 0x9a560
#define CAP_PXB_CSR_STA_SRAM_BIST_READ_ACCESS 1
#define CAP_PXB_CSR_STA_SRAM_BIST_WRITE_ACCESS 0
/* Register member: cap_pxb_csr::sta_sram_bist.sta_sram_bist_0_3           */
/* Register type referenced: cap_pxb_csr::sta_sram_bist::sta_sram_bist_0_3 */
/* Register template referenced: cap_pxb_csr::sta_sram_bist::sta_sram_bist_0_3 */
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_OFFSET 0x26958
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_BYTE_OFFSET 0x9a560
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_READ_ACCESS 1
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_sram_bist.sta_sram_bist_1_3           */
/* Register type referenced: cap_pxb_csr::sta_sram_bist::sta_sram_bist_1_3 */
/* Register template referenced: cap_pxb_csr::sta_sram_bist::sta_sram_bist_1_3 */
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_OFFSET 0x26959
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_BYTE_OFFSET 0x9a564
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_READ_ACCESS 1
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_sram_bist.sta_sram_bist_2_3           */
/* Register type referenced: cap_pxb_csr::sta_sram_bist::sta_sram_bist_2_3 */
/* Register template referenced: cap_pxb_csr::sta_sram_bist::sta_sram_bist_2_3 */
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_OFFSET 0x2695a
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_BYTE_OFFSET 0x9a568
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_READ_ACCESS 1
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_RESET_MASK 0xfffff000
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.cfg_tcam_bist                              */
/* Register type referenced: cap_pxb_csr::cfg_tcam_bist                    */
/* Register template referenced: cap_pxb_csr::cfg_tcam_bist                */
#define CAP_PXB_CSR_CFG_TCAM_BIST_OFFSET 0x2695c
#define CAP_PXB_CSR_CFG_TCAM_BIST_BYTE_OFFSET 0x9a570
#define CAP_PXB_CSR_CFG_TCAM_BIST_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TCAM_BIST_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TCAM_BIST_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_TCAM_BIST_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TCAM_BIST_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TCAM_BIST_WRITE_MASK 0x00000001
/* Register member: cap_pxb_csr.sta_tcam_bist                              */
/* Register type referenced: cap_pxb_csr::sta_tcam_bist                    */
/* Register template referenced: cap_pxb_csr::sta_tcam_bist                */
#define CAP_PXB_CSR_STA_TCAM_BIST_OFFSET 0x2695d
#define CAP_PXB_CSR_STA_TCAM_BIST_BYTE_OFFSET 0x9a574
#define CAP_PXB_CSR_STA_TCAM_BIST_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TCAM_BIST_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TCAM_BIST_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_TCAM_BIST_RESET_MASK 0xfffffffc
#define CAP_PXB_CSR_STA_TCAM_BIST_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TCAM_BIST_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.csr_intr                                   */
/* Register type referenced: cap_pxb_csr::csr_intr                         */
/* Register template referenced: cap_pxb_csr::csr_intr                     */
#define CAP_PXB_CSR_CSR_INTR_OFFSET 0x2695e
#define CAP_PXB_CSR_CSR_INTR_BYTE_OFFSET 0x9a578
#define CAP_PXB_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_PXB_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_PXB_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_pxb_csr.int_groups                                    */
/* Group type referenced: cap_pxb_csr::int_groups                          */
/* Group template referenced: cap_pxb_csr::intgrp_status                   */
#define CAP_PXB_CSR_INT_GROUPS_OFFSET 0x26960
#define CAP_PXB_CSR_INT_GROUPS_BYTE_OFFSET 0x9a580
#define CAP_PXB_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_pxb_csr.int_itr_ecc                                   */
/* Group type referenced: cap_pxb_csr::int_itr_ecc                         */
/* Group template referenced: cap_pxb_csr::intgrp                          */
#define CAP_PXB_CSR_INT_ITR_ECC_OFFSET 0x26964
#define CAP_PXB_CSR_INT_ITR_ECC_BYTE_OFFSET 0x9a590
#define CAP_PXB_CSR_INT_ITR_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_WRITE_ACCESS 1
/* Group member: cap_pxb_csr.int_tgt_ecc                                   */
/* Group type referenced: cap_pxb_csr::int_tgt_ecc                         */
/* Group template referenced: cap_pxb_csr::intgrp                          */
#define CAP_PXB_CSR_INT_TGT_ECC_OFFSET 0x26968
#define CAP_PXB_CSR_INT_TGT_ECC_BYTE_OFFSET 0x9a5a0
#define CAP_PXB_CSR_INT_TGT_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_WRITE_ACCESS 1
/* Group member: cap_pxb_csr.int_err                                       */
/* Group type referenced: cap_pxb_csr::int_err                             */
/* Group template referenced: cap_pxb_csr::intgrp                          */
#define CAP_PXB_CSR_INT_ERR_OFFSET 0x2696c
#define CAP_PXB_CSR_INT_ERR_BYTE_OFFSET 0x9a5b0
#define CAP_PXB_CSR_INT_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_WRITE_ACCESS 1
/* Register member: cap_pxb_csr.cfg_pxb_spare0                             */
/* Register type referenced: cap_pxb_csr::cfg_pxb_spare0                   */
/* Register template referenced: cap_pxb_csr::cfg_pxb_spare0               */
#define CAP_PXB_CSR_CFG_PXB_SPARE0_OFFSET 0x26970
#define CAP_PXB_CSR_CFG_PXB_SPARE0_BYTE_OFFSET 0x9a5c0
#define CAP_PXB_CSR_CFG_PXB_SPARE0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE0_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_PXB_SPARE0_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PXB_SPARE0_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PXB_SPARE0_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.cfg_pxb_spare1                             */
/* Register type referenced: cap_pxb_csr::cfg_pxb_spare1                   */
/* Register template referenced: cap_pxb_csr::cfg_pxb_spare1               */
#define CAP_PXB_CSR_CFG_PXB_SPARE1_OFFSET 0x26971
#define CAP_PXB_CSR_CFG_PXB_SPARE1_BYTE_OFFSET 0x9a5c4
#define CAP_PXB_CSR_CFG_PXB_SPARE1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE1_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_PXB_SPARE1_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PXB_SPARE1_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PXB_SPARE1_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.cfg_pxb_spare2                             */
/* Register type referenced: cap_pxb_csr::cfg_pxb_spare2                   */
/* Register template referenced: cap_pxb_csr::cfg_pxb_spare2               */
#define CAP_PXB_CSR_CFG_PXB_SPARE2_OFFSET 0x26972
#define CAP_PXB_CSR_CFG_PXB_SPARE2_BYTE_OFFSET 0x9a5c8
#define CAP_PXB_CSR_CFG_PXB_SPARE2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_PXB_SPARE2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PXB_SPARE2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PXB_SPARE2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.cfg_pxb_spare3                             */
/* Register type referenced: cap_pxb_csr::cfg_pxb_spare3                   */
/* Register template referenced: cap_pxb_csr::cfg_pxb_spare3               */
#define CAP_PXB_CSR_CFG_PXB_SPARE3_OFFSET 0x26973
#define CAP_PXB_CSR_CFG_PXB_SPARE3_BYTE_OFFSET 0x9a5cc
#define CAP_PXB_CSR_CFG_PXB_SPARE3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE3_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_PXB_SPARE3_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PXB_SPARE3_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PXB_SPARE3_WRITE_MASK 0xffffffff
/* Memory member: cap_pxb_csr.filter_addr_lo                               */
/* Memory type referenced: cap_pxb_csr::filter_addr_lo                     */
/* Memory template referenced: cap_pxb_csr::filter_addr_lo                 */
#define CAP_PXB_CSR_FILTER_ADDR_LO_OFFSET 0x26978
#define CAP_PXB_CSR_FILTER_ADDR_LO_BYTE_OFFSET 0x9a5e0
#define CAP_PXB_CSR_FILTER_ADDR_LO_READ_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_LO_WRITE_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_LO_READ_MASK 0xfffffff
#define CAP_PXB_CSR_FILTER_ADDR_LO_WRITE_MASK 0xfffffff
/* Memory member: cap_pxb_csr.filter_addr_hi                               */
/* Memory type referenced: cap_pxb_csr::filter_addr_hi                     */
/* Memory template referenced: cap_pxb_csr::filter_addr_hi                 */
#define CAP_PXB_CSR_FILTER_ADDR_HI_OFFSET 0x26980
#define CAP_PXB_CSR_FILTER_ADDR_HI_BYTE_OFFSET 0x9a600
#define CAP_PXB_CSR_FILTER_ADDR_HI_READ_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_HI_WRITE_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_HI_READ_MASK 0xfffffff
#define CAP_PXB_CSR_FILTER_ADDR_HI_WRITE_MASK 0xfffffff
/* Memory member: cap_pxb_csr.filter_addr_ctl                              */
/* Memory type referenced: cap_pxb_csr::filter_addr_ctl                    */
/* Memory template referenced: cap_pxb_csr::filter_addr_ctl                */
#define CAP_PXB_CSR_FILTER_ADDR_CTL_OFFSET 0x26988
#define CAP_PXB_CSR_FILTER_ADDR_CTL_BYTE_OFFSET 0x9a620
#define CAP_PXB_CSR_FILTER_ADDR_CTL_READ_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_CTL_WRITE_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_CTL_READ_MASK 0xf
#define CAP_PXB_CSR_FILTER_ADDR_CTL_WRITE_MASK 0xf
/* Register member: cap_pxb_csr.cfg_filter                                 */
/* Register type referenced: cap_pxb_csr::cfg_filter                       */
/* Register template referenced: cap_pxb_csr::cfg_filter                   */
#define CAP_PXB_CSR_CFG_FILTER_OFFSET 0x26990
#define CAP_PXB_CSR_CFG_FILTER_BYTE_OFFSET 0x9a640
#define CAP_PXB_CSR_CFG_FILTER_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_FILTER_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_FILTER_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_FILTER_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_FILTER_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_FILTER_WRITE_MASK 0x0000ffff
/* Wide Memory member: cap_pxb_csr.sta_inval_cam                           */
/* Wide Memory type referenced: cap_pxb_csr::sta_inval_cam                 */
/* Wide Memory template referenced: cap_pxb_csr::sta_inval_cam             */
#define CAP_PXB_CSR_STA_INVAL_CAM_OFFSET 0x26a00
#define CAP_PXB_CSR_STA_INVAL_CAM_BYTE_OFFSET 0x9a800
#define CAP_PXB_CSR_STA_INVAL_CAM_READ_ACCESS 1
#define CAP_PXB_CSR_STA_INVAL_CAM_WRITE_ACCESS 0
/* Register member: cap_pxb_csr.cfg_uid2sidLL                              */
/* Register type referenced: cap_pxb_csr::cfg_uid2sidLL                    */
/* Register template referenced: cap_pxb_csr::cfg_uid2sidLL                */
#define CAP_PXB_CSR_CFG_UID2SIDLL_OFFSET 0x26a80
#define CAP_PXB_CSR_CFG_UID2SIDLL_BYTE_OFFSET 0x9aa00
#define CAP_PXB_CSR_CFG_UID2SIDLL_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CFG_UID2SIDLL_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit0       */
/* Wide Register type referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0 */
/* Wide Register template referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_OFFSET 0x26a82
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_BYTE_OFFSET 0x9aa08
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0.cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
/* Register type referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
/* Register template referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_OFFSET 0x26a82
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_BYTE_OFFSET 0x9aa08
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_RESET_VALUE 0x11111100
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0.cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
/* Register type referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
/* Register template referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_OFFSET 0x26a83
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_BYTE_OFFSET 0x9aa0c
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_RESET_VALUE 0x00000011
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit1       */
/* Wide Register type referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1 */
/* Wide Register template referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_OFFSET 0x26a84
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_BYTE_OFFSET 0x9aa10
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1.cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
/* Register type referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
/* Register template referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_OFFSET 0x26a84
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_BYTE_OFFSET 0x9aa10
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_RESET_VALUE 0x22222200
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1.cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
/* Register type referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
/* Register template referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_OFFSET 0x26a85
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_BYTE_OFFSET 0x9aa14
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_RESET_VALUE 0x00000022
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit2       */
/* Wide Register type referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2 */
/* Wide Register template referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_OFFSET 0x26a86
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_BYTE_OFFSET 0x9aa18
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2.cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
/* Register type referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
/* Register template referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_OFFSET 0x26a86
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_BYTE_OFFSET 0x9aa18
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_RESET_VALUE 0x44444400
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2.cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
/* Register type referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
/* Register template referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_OFFSET 0x26a87
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_BYTE_OFFSET 0x9aa1c
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_RESET_VALUE 0x00000044
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cfg_uid2sidLL_hbm_hash_msk_bit3       */
/* Wide Register type referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3 */
/* Wide Register template referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_OFFSET 0x26a88
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_BYTE_OFFSET 0x9aa20
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3.cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
/* Register type referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
/* Register template referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_OFFSET 0x26a88
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_BYTE_OFFSET 0x9aa20
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_RESET_VALUE 0x88888800
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3.cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
/* Register type referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
/* Register template referenced: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_OFFSET 0x26a89
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_BYTE_OFFSET 0x9aa24
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_RESET_VALUE 0x00000088
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxb_csr.cfg_axi_bw_mon                        */
/* Wide Register type referenced: cap_pxb_csr::cfg_axi_bw_mon              */
/* Wide Register template referenced: cap_pxb_csr::cfg_axi_bw_mon          */
#define CAP_PXB_CSR_CFG_AXI_BW_MON_OFFSET 0x26a8a
#define CAP_PXB_CSR_CFG_AXI_BW_MON_BYTE_OFFSET 0x9aa28
#define CAP_PXB_CSR_CFG_AXI_BW_MON_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::cfg_axi_bw_mon.cfg_axi_bw_mon_0_2         */
/* Register type referenced: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2 */
/* Register template referenced: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2 */
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_OFFSET 0x26a8a
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_BYTE_OFFSET 0x9aa28
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RESET_VALUE 0x0f00ff04
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::cfg_axi_bw_mon.cfg_axi_bw_mon_1_2         */
/* Register type referenced: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2 */
/* Register template referenced: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2 */
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_OFFSET 0x26a8b
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_BYTE_OFFSET 0x9aa2c
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_RESET_VALUE 0x0000000f
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_pxb_csr.sta_axi_bw_mon_rd_latency                  */
/* Register type referenced: cap_pxb_csr::sta_axi_bw_mon_rd_latency        */
/* Register template referenced: cap_pxb_csr::sta_axi_bw_mon_rd_latency    */
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_OFFSET 0x26a8c
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_BYTE_OFFSET 0x9aa30
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_RESET_MASK 0xf0000000
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_axi_bw_mon_rd_bandwidth                */
/* Register type referenced: cap_pxb_csr::sta_axi_bw_mon_rd_bandwidth      */
/* Register template referenced: cap_pxb_csr::sta_axi_bw_mon_rd_bandwidth  */
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_OFFSET 0x26a8d
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_BYTE_OFFSET 0x9aa34
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_axi_bw_mon_rd_transactions             */
/* Register type referenced: cap_pxb_csr::sta_axi_bw_mon_rd_transactions   */
/* Register template referenced: cap_pxb_csr::sta_axi_bw_mon_rd_transactions */
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OFFSET 0x26a8e
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_BYTE_OFFSET 0x9aa38
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_RESET_MASK 0xff000000
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.cnt_axi_bw_mon_rd                          */
/* Register type referenced: cap_pxb_csr::cnt_axi_bw_mon_rd                */
/* Register template referenced: cap_pxb_csr::cnt_axi_bw_mon_rd            */
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_OFFSET 0x26a8f
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_BYTE_OFFSET 0x9aa3c
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr.sta_axi_bw_mon_wr_latency                  */
/* Register type referenced: cap_pxb_csr::sta_axi_bw_mon_wr_latency        */
/* Register template referenced: cap_pxb_csr::sta_axi_bw_mon_wr_latency    */
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_OFFSET 0x26a90
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_BYTE_OFFSET 0x9aa40
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_RESET_MASK 0xf0000000
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_axi_bw_mon_wr_bandwidth                */
/* Register type referenced: cap_pxb_csr::sta_axi_bw_mon_wr_bandwidth      */
/* Register template referenced: cap_pxb_csr::sta_axi_bw_mon_wr_bandwidth  */
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_OFFSET 0x26a91
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_BYTE_OFFSET 0x9aa44
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.sta_axi_bw_mon_wr_transactions             */
/* Register type referenced: cap_pxb_csr::sta_axi_bw_mon_wr_transactions   */
/* Register template referenced: cap_pxb_csr::sta_axi_bw_mon_wr_transactions */
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OFFSET 0x26a92
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_BYTE_OFFSET 0x9aa48
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_RESET_MASK 0xff000000
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr.cnt_axi_bw_mon_wr                          */
/* Register type referenced: cap_pxb_csr::cnt_axi_bw_mon_wr                */
/* Register template referenced: cap_pxb_csr::cnt_axi_bw_mon_wr            */
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_OFFSET 0x26a93
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_BYTE_OFFSET 0x9aa4c
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_WRITE_MASK 0xffffffff

/* Register type: cap_pxb_csr::base                                        */
/* Register template: cap_pxb_csr::base                                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_pxb_csr::base.scratch_reg                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_PXB_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_PXB_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_PXB_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_PXB_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_PXB_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_PXB_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::rdintr                                      */
/* Register template: cap_pxb_csr::rdintr                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/csr_rdintr.csr.pp, line: 2 */
/* Field member: cap_pxb_csr::rdintr.ireg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_RDINTR_IREG_MSB 31
#define CAP_PXB_CSR_RDINTR_IREG_LSB 0
#define CAP_PXB_CSR_RDINTR_IREG_WIDTH 32
#define CAP_PXB_CSR_RDINTR_IREG_READ_ACCESS 1
#define CAP_PXB_CSR_RDINTR_IREG_WRITE_ACCESS 1
#define CAP_PXB_CSR_RDINTR_IREG_RESET 0x00000000
#define CAP_PXB_CSR_RDINTR_IREG_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_RDINTR_IREG_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_RDINTR_IREG_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_RDINTR_IREG_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Memory type: cap_pxb_csr::dhs_itr_pcihdrt                          */
/* Wide Memory template: cap_pxb_csr::dhs_itr_pcihdrt                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 129 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_SIZE 0x2000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_BYTE_SIZE 0x8000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRIES 0x800
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_MSB 79
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_LSB 0
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_WIDTH 80
/* Wide Register member: cap_pxb_csr::dhs_itr_pcihdrt.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_pcihdrt::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_pcihdrt::entry  */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_pcihdrt::entry.entry_0_4          */
/* Register type referenced: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4 */
/* Register template referenced: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_pcihdrt::entry.entry_1_4          */
/* Register type referenced: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4 */
/* Register template referenced: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_pcihdrt::entry.entry_2_4          */
/* Register type referenced: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_2_4 */
/* Register template referenced: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_2_4 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_OFFSET 0x2
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RESET_MASK 0xffff0000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_WRITE_MASK 0x0000ffff
/* Register member: cap_pxb_csr::dhs_itr_pcihdrt::entry.entry_3_4          */
/* Register type referenced: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_3_4 */
/* Register template referenced: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_3_4 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_OFFSET 0x3
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_itr_pcihdrt::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_itr_pcihdrt::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 137 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4           */
/* Register template: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 137 */
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4.pasid_value_10_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_MSB 31
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_LSB 21
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_WIDTH 11
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_FIELD_MASK 0xffe00000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_GET(x) \
   (((x) & 0xffe00000) >> 21)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_SET(x) \
   (((x) << 21) & 0xffe00000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_MODIFY(r, x) \
   ((((x) << 21) & 0xffe00000) | ((r) & 0x001fffff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4.pasid_source */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_MSB 20
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_LSB 19
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_WIDTH 2
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_FIELD_MASK 0x00180000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_GET(x) \
   (((x) & 0x00180000) >> 19)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_SET(x) \
   (((x) << 19) & 0x00180000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_MODIFY(r, x) \
   ((((x) << 19) & 0x00180000) | ((r) & 0xffe7ffff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4.pasid_en   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_MSB 18
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_LSB 18
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_FIELD_MASK 0x00040000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4.td         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_MSB 17
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_LSB 17
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4.bdf        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_MSB 16
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_LSB 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_WIDTH 16
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_FIELD_MASK 0x0001fffe
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_GET(x) \
   (((x) & 0x0001fffe) >> 1)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_SET(x) \
   (((x) << 1) & 0x0001fffe)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_MODIFY(r, x) \
   ((((x) << 1) & 0x0001fffe) | ((r) & 0xfffe0001))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4.valid      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_MSB 0
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_LSB 0
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4           */
/* Register template: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 137 */
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.rsvd1_4_0  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_MSB 31
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_LSB 27
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_WIDTH 5
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_FIELD_MASK 0xf8000000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_GET(x) \
   (((x) & 0xf8000000) >> 27)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_SET(x) \
   (((x) << 27) & 0xf8000000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_MODIFY(r, x) \
   ((((x) << 27) & 0xf8000000) | ((r) & 0x07ffffff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.ln_rd      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_MSB 26
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_LSB 26
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_FIELD_MASK 0x04000000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.ln_wr      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_MSB 25
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_LSB 25
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_FIELD_MASK 0x02000000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.tc         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_MSB 24
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_LSB 22
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_WIDTH 3
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_FIELD_MASK 0x01c00000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_GET(x) \
   (((x) & 0x01c00000) >> 22)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_SET(x) \
   (((x) << 22) & 0x01c00000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_MODIFY(r, x) \
   ((((x) << 22) & 0x01c00000) | ((r) & 0xfe3fffff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.ats_at_rd  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_MSB 21
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_LSB 20
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_WIDTH 2
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_FIELD_MASK 0x00300000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_GET(x) \
   (((x) & 0x00300000) >> 20)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_SET(x) \
   (((x) << 20) & 0x00300000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_MODIFY(r, x) \
   ((((x) << 20) & 0x00300000) | ((r) & 0xffcfffff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.ats_at_wr  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_MSB 19
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_LSB 18
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_WIDTH 2
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_FIELD_MASK 0x000c0000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_GET(x) \
   (((x) & 0x000c0000) >> 18)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_SET(x) \
   (((x) << 18) & 0x000c0000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_MODIFY(r, x) \
   ((((x) << 18) & 0x000c0000) | ((r) & 0xfff3ffff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.attr0_wr   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_MSB 17
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_LSB 17
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.attr0_rd   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_MSB 16
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_LSB 16
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.rc_cfg1    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_MSB 15
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_LSB 15
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.attr2_1_wr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_MSB 14
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_LSB 13
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_WIDTH 2
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_FIELD_MASK 0x00006000
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_GET(x) \
   (((x) & 0x00006000) >> 13)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_SET(x) \
   (((x) << 13) & 0x00006000)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_MODIFY(r, x) \
   ((((x) << 13) & 0x00006000) | ((r) & 0xffff9fff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.attr2_1_rd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_MSB 12
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_LSB 11
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_WIDTH 2
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_FIELD_MASK 0x00001800
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_GET(x) \
   (((x) & 0x00001800) >> 11)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_SET(x) \
   (((x) << 11) & 0x00001800)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_MODIFY(r, x) \
   ((((x) << 11) & 0x00001800) | ((r) & 0xffffe7ff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.pasid_privl */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_MSB 10
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_LSB 10
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.pasid_exe  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_MSB 9
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_LSB 9
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.pasid_value_19_11 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_MSB 8
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_LSB 0
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_WIDTH 9
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_2_4           */
/* Register template: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_2_4       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 137 */
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_2_4.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_MSB 15
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_LSB 8
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_WIDTH 8
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_2_4.rsvd1_12_5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_MSB 7
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_LSB 0
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_WIDTH 8
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_3_4           */
/* Register template: cap_pxb_csr::dhs_itr_pcihdrt::entry::entry_3_4       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 137 */

/* Wide Memory type: cap_pxb_csr::dhs_itr_portmap                          */
/* Wide Memory template: cap_pxb_csr::dhs_itr_portmap                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 161 */
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_SIZE 0x100
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_BYTE_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRIES 0x80
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_MSB 54
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_LSB 0
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_WIDTH 55
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_MASK 0x007fffffffffffff
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_GET(x) ((x) & 0x007fffffffffffff)
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_SET(x) ((x) & 0x007fffffffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_portmap.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_portmap::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_portmap::entry  */
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_portmap::entry.entry_0_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_portmap::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_portmap::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_portmap::entry.entry_1_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_portmap::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_portmap::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_RESET_MASK 0xff800000
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_WRITE_MASK 0x007fffff

/* Wide Register type: cap_pxb_csr::dhs_itr_portmap::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_itr_portmap::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 169 */
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_portmap::entry::entry_0_2           */
/* Register template: cap_pxb_csr::dhs_itr_portmap::entry::entry_0_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 169 */
/* Field member: cap_pxb_csr::dhs_itr_portmap::entry::entry_0_2.dest_31_0  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_MSB 31
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_LSB 0
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_portmap::entry::entry_1_2           */
/* Register template: cap_pxb_csr::dhs_itr_portmap::entry::entry_1_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 169 */
/* Field member: cap_pxb_csr::dhs_itr_portmap::entry::entry_1_2.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_MSB 22
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_LSB 16
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x007f0000
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_GET(x) \
   (((x) & 0x007f0000) >> 16)
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_SET(x) \
   (((x) << 16) & 0x007f0000)
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   ((((x) << 16) & 0x007f0000) | ((r) & 0xff80ffff))
/* Field member: cap_pxb_csr::dhs_itr_portmap::entry::entry_1_2.dest_47_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_MSB 15
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_LSB 0
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_WIDTH 16
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_FIELD_MASK 0x0000ffff
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Memory type: cap_pxb_csr::dhs_tgt_pmt                              */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_pmt                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 175 */
#define CAP_PXB_CSR_DHS_TGT_PMT_SIZE 0x2000
#define CAP_PXB_CSR_DHS_TGT_PMT_BYTE_SIZE 0x8000
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRIES 0x400
#define CAP_PXB_CSR_DHS_TGT_PMT_MSB 128
#define CAP_PXB_CSR_DHS_TGT_PMT_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PMT_WIDTH 129
/* Wide Register member: cap_pxb_csr::dhs_tgt_pmt.entry                    */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_pmt::entry          */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_pmt::entry      */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_pmt::entry.entry_0_8              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_0_8    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_pmt::entry.entry_1_8              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_1_8    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_pmt::entry.entry_2_8              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_2_8    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_pmt::entry.entry_3_8              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_3_8    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_pmt::entry.entry_4_8              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_4_8    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffffe
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_WRITE_MASK 0x00000001
/* Register member: cap_pxb_csr::dhs_tgt_pmt::entry.entry_5_8              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_5_8    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_pmt::entry.entry_6_8              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_6_8    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_pmt::entry.entry_7_8              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_7_8    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_pmt::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_tgt_pmt::entry                     */
/* Wide Register template: cap_pxb_csr::dhs_tgt_pmt::entry                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 182 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_tgt_pmt::entry::entry_0_8               */
/* Register template: cap_pxb_csr::dhs_tgt_pmt::entry::entry_0_8           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 182 */
/* Field member: cap_pxb_csr::dhs_tgt_pmt::entry::entry_0_8.x_data_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_pmt::entry::entry_1_8               */
/* Register template: cap_pxb_csr::dhs_tgt_pmt::entry::entry_1_8           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 182 */
/* Field member: cap_pxb_csr::dhs_tgt_pmt::entry::entry_1_8.x_data_63_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_pmt::entry::entry_2_8               */
/* Register template: cap_pxb_csr::dhs_tgt_pmt::entry::entry_2_8           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 182 */
/* Field member: cap_pxb_csr::dhs_tgt_pmt::entry::entry_2_8.y_data_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_pmt::entry::entry_3_8               */
/* Register template: cap_pxb_csr::dhs_tgt_pmt::entry::entry_3_8           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 182 */
/* Field member: cap_pxb_csr::dhs_tgt_pmt::entry::entry_3_8.y_data_63_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_pmt::entry::entry_4_8               */
/* Register template: cap_pxb_csr::dhs_tgt_pmt::entry::entry_4_8           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 182 */
/* Field member: cap_pxb_csr::dhs_tgt_pmt::entry::entry_4_8.valid          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_MSB 0
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_WIDTH 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::dhs_tgt_pmt::entry::entry_5_8               */
/* Register template: cap_pxb_csr::dhs_tgt_pmt::entry::entry_5_8           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 182 */

/* Register type: cap_pxb_csr::dhs_tgt_pmt::entry::entry_6_8               */
/* Register template: cap_pxb_csr::dhs_tgt_pmt::entry::entry_6_8           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 182 */

/* Register type: cap_pxb_csr::dhs_tgt_pmt::entry::entry_7_8               */
/* Register template: cap_pxb_csr::dhs_tgt_pmt::entry::entry_7_8           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 182 */

/* Wide Memory type: cap_pxb_csr::dhs_tgt_pmr                              */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_pmr                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 189 */
#define CAP_PXB_CSR_DHS_TGT_PMR_SIZE 0x1000
#define CAP_PXB_CSR_DHS_TGT_PMR_BYTE_SIZE 0x4000
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRIES 0x400
#define CAP_PXB_CSR_DHS_TGT_PMR_MSB 117
#define CAP_PXB_CSR_DHS_TGT_PMR_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PMR_WIDTH 118
/* Wide Register member: cap_pxb_csr::dhs_tgt_pmr.entry                    */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_pmr::entry          */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_pmr::entry      */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_pmr::entry.entry_0_4              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_pmr::entry::entry_0_4    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_pmr::entry::entry_0_4 */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_pmr::entry.entry_1_4              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_pmr::entry::entry_1_4    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_pmr::entry::entry_1_4 */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_pmr::entry.entry_2_4              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_pmr::entry::entry_2_4    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_pmr::entry::entry_2_4 */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_pmr::entry.entry_3_4              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_pmr::entry::entry_3_4    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_pmr::entry::entry_3_4 */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_RESET_MASK 0xffc00000
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_WRITE_MASK 0x003fffff

/* Wide Register type: cap_pxb_csr::dhs_tgt_pmr::entry                     */
/* Wide Register template: cap_pxb_csr::dhs_tgt_pmr::entry                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 196 */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::dhs_tgt_pmr::entry::entry_0_4               */
/* Register template: cap_pxb_csr::dhs_tgt_pmr::entry::entry_0_4           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 196 */
/* Field member: cap_pxb_csr::dhs_tgt_pmr::entry::entry_0_4.entry_data_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_pmr::entry::entry_1_4               */
/* Register template: cap_pxb_csr::dhs_tgt_pmr::entry::entry_1_4           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 196 */
/* Field member: cap_pxb_csr::dhs_tgt_pmr::entry::entry_1_4.entry_data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_pmr::entry::entry_2_4               */
/* Register template: cap_pxb_csr::dhs_tgt_pmr::entry::entry_2_4           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 196 */
/* Field member: cap_pxb_csr::dhs_tgt_pmr::entry::entry_2_4.entry_data_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_pmr::entry::entry_3_4               */
/* Register template: cap_pxb_csr::dhs_tgt_pmr::entry::entry_3_4           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 196 */
/* Field member: cap_pxb_csr::dhs_tgt_pmr::entry::entry_3_4.ecc            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_MSB 21
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_LSB 14
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_WIDTH 8
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_FIELD_MASK 0x003fc000
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_GET(x) \
   (((x) & 0x003fc000) >> 14)
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_SET(x) \
   (((x) << 14) & 0x003fc000)
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_MODIFY(r, x) \
   ((((x) << 14) & 0x003fc000) | ((r) & 0xffc03fff))
/* Field member: cap_pxb_csr::dhs_tgt_pmr::entry::entry_3_4.entry_data_109_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_MSB 13
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_WIDTH 14
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_FIELD_MASK 0x00003fff
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_GET(x) \
   ((x) & 0x00003fff)
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_SET(x) \
   ((x) & 0x00003fff)
#define CAP_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_MODIFY(r, x) \
   (((x) & 0x00003fff) | ((r) & 0xffffc000))

/* Wide Memory type: cap_pxb_csr::dhs_tgt_prt                              */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_prt                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 202 */
#define CAP_PXB_CSR_DHS_TGT_PRT_SIZE 0x4000
#define CAP_PXB_CSR_DHS_TGT_PRT_BYTE_SIZE 0x10000
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRIES 0x1000
#define CAP_PXB_CSR_DHS_TGT_PRT_MSB 83
#define CAP_PXB_CSR_DHS_TGT_PRT_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PRT_WIDTH 84
/* Wide Register member: cap_pxb_csr::dhs_tgt_prt.entry                    */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_prt::entry          */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_prt::entry      */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_prt::entry.entry_0_4              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_prt::entry::entry_0_4    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_prt::entry::entry_0_4 */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_prt::entry.entry_1_4              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_prt::entry::entry_1_4    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_prt::entry::entry_1_4 */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_prt::entry.entry_2_4              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_prt::entry::entry_2_4    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_prt::entry::entry_2_4 */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_RESET_MASK 0xfff00000
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_WRITE_MASK 0x000fffff
/* Register member: cap_pxb_csr::dhs_tgt_prt::entry.entry_3_4              */
/* Register type referenced: cap_pxb_csr::dhs_tgt_prt::entry::entry_3_4    */
/* Register template referenced: cap_pxb_csr::dhs_tgt_prt::entry::entry_3_4 */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_tgt_prt::entry                     */
/* Wide Register template: cap_pxb_csr::dhs_tgt_prt::entry                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 209 */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::dhs_tgt_prt::entry::entry_0_4               */
/* Register template: cap_pxb_csr::dhs_tgt_prt::entry::entry_0_4           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 209 */
/* Field member: cap_pxb_csr::dhs_tgt_prt::entry::entry_0_4.entry_data_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_prt::entry::entry_1_4               */
/* Register template: cap_pxb_csr::dhs_tgt_prt::entry::entry_1_4           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 209 */
/* Field member: cap_pxb_csr::dhs_tgt_prt::entry::entry_1_4.entry_data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_prt::entry::entry_2_4               */
/* Register template: cap_pxb_csr::dhs_tgt_prt::entry::entry_2_4           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 209 */
/* Field member: cap_pxb_csr::dhs_tgt_prt::entry::entry_2_4.ecc            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_MSB 19
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_LSB 12
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_WIDTH 8
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_FIELD_MASK 0x000ff000
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_GET(x) \
   (((x) & 0x000ff000) >> 12)
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_SET(x) \
   (((x) << 12) & 0x000ff000)
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_MODIFY(r, x) \
   ((((x) << 12) & 0x000ff000) | ((r) & 0xfff00fff))
/* Field member: cap_pxb_csr::dhs_tgt_prt::entry::entry_2_4.entry_data_75_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_75_64_MSB 11
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_75_64_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_75_64_WIDTH 12
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_75_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_75_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_75_64_FIELD_MASK 0x00000fff
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_75_64_GET(x) \
   ((x) & 0x00000fff)
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_75_64_SET(x) \
   ((x) & 0x00000fff)
#define CAP_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_75_64_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: cap_pxb_csr::dhs_tgt_prt::entry::entry_3_4               */
/* Register template: cap_pxb_csr::dhs_tgt_prt::entry::entry_3_4           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 209 */

/* Wide Memory type: cap_pxb_csr::dhs_tgt_rxcrbfr0                         */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_rxcrbfr0                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 215 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_SIZE 0x2000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_BYTE_SIZE 0x8000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRIES 0x400
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_MSB 136
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_WIDTH 137
/* Wide Register member: cap_pxb_csr::dhs_tgt_rxcrbfr0.entry               */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry     */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_0_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_1_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_2_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_3_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_4_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_5_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_6_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_7_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry                */
/* Wide Register template: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 222 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_0_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_0_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 222 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_0_8.data_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_1_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_1_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 222 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_1_8.data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_2_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_2_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 222 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_2_8.data_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_3_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_3_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 222 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_3_8.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_4_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_4_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 222 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_4_8.ecc       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_5_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_5_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 222 */

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_6_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_6_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 222 */

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_7_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_7_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 222 */

/* Wide Memory type: cap_pxb_csr::dhs_tgt_rxcrbfr1                         */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_rxcrbfr1                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 228 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_SIZE 0x2000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_BYTE_SIZE 0x8000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRIES 0x400
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_MSB 136
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_WIDTH 137
/* Wide Register member: cap_pxb_csr::dhs_tgt_rxcrbfr1.entry               */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry     */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_0_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_1_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_2_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_3_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_4_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_5_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_6_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_7_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry                */
/* Wide Register template: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 235 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_0_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_0_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 235 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_0_8.data_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_1_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_1_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 235 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_1_8.data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_2_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_2_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 235 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_2_8.data_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_3_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_3_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 235 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_3_8.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_4_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_4_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 235 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_4_8.ecc       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_5_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_5_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 235 */

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_6_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_6_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 235 */

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_7_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_7_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 235 */

/* Wide Memory type: cap_pxb_csr::dhs_tgt_rxcrbfr2                         */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_rxcrbfr2                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 241 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_SIZE 0x2000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_BYTE_SIZE 0x8000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRIES 0x400
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_MSB 136
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_WIDTH 137
/* Wide Register member: cap_pxb_csr::dhs_tgt_rxcrbfr2.entry               */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry     */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_0_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_1_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_2_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_3_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_4_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_5_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_6_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_7_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry                */
/* Wide Register template: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 248 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_0_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_0_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 248 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_0_8.data_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_1_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_1_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 248 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_1_8.data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_2_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_2_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 248 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_2_8.data_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_3_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_3_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 248 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_3_8.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_4_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_4_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 248 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_4_8.ecc       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_5_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_5_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 248 */

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_6_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_6_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 248 */

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_7_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_7_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 248 */

/* Wide Memory type: cap_pxb_csr::dhs_tgt_rxcrbfr3                         */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_rxcrbfr3                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 254 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_SIZE 0x2000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_BYTE_SIZE 0x8000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRIES 0x400
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_MSB 136
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_WIDTH 137
/* Wide Register member: cap_pxb_csr::dhs_tgt_rxcrbfr3.entry               */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry     */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_0_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_1_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_2_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_3_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_4_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_5_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_6_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_7_8         */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry                */
/* Wide Register template: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 261 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_0_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_0_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 261 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_0_8.data_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_1_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_1_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 261 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_1_8.data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_2_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_2_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 261 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_2_8.data_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_3_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_3_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 261 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_3_8.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_4_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_4_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 261 */
/* Field member: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_4_8.ecc       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_5_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_5_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 261 */

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_6_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_6_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 261 */

/* Register type: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_7_8          */
/* Register template: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_7_8      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 261 */

/* Memory type: cap_pxb_csr::dhs_tgt_rxinfo                                */
/* Memory template: cap_pxb_csr::dhs_tgt_rxinfo                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 267 */
#define CAP_PXB_CSR_DHS_TGT_RXINFO_SIZE 0x400
#define CAP_PXB_CSR_DHS_TGT_RXINFO_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRIES 0x400
#define CAP_PXB_CSR_DHS_TGT_RXINFO_MSB 21
#define CAP_PXB_CSR_DHS_TGT_RXINFO_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXINFO_WIDTH 22
#define CAP_PXB_CSR_DHS_TGT_RXINFO_MASK 0x003fffff
#define CAP_PXB_CSR_DHS_TGT_RXINFO_GET(x) ((x) & 0x003fffff)
#define CAP_PXB_CSR_DHS_TGT_RXINFO_SET(x) ((x) & 0x003fffff)
/* Register member: cap_pxb_csr::dhs_tgt_rxinfo.entry                      */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rxinfo::entry            */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rxinfo::entry        */
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_RESET_MASK 0xffc00000
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_WRITE_MASK 0x003fffff

/* Register type: cap_pxb_csr::dhs_tgt_rxinfo::entry                       */
/* Register template: cap_pxb_csr::dhs_tgt_rxinfo::entry                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 274 */
/* Field member: cap_pxb_csr::dhs_tgt_rxinfo::entry.ecc                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_MSB 21
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_LSB 16
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_WIDTH 6
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_FIELD_MASK 0x003f0000
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_GET(x) \
   (((x) & 0x003f0000) >> 16)
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_SET(x) \
   (((x) << 16) & 0x003f0000)
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000) | ((r) & 0xffc0ffff))
/* Field member: cap_pxb_csr::dhs_tgt_rxinfo::entry.data                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_MSB 15
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_WIDTH 16
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_FIELD_MASK 0x0000ffff
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_GET(x) ((x) & 0x0000ffff)
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_SET(x) ((x) & 0x0000ffff)
#define CAP_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Memory type: cap_pxb_csr::dhs_tgt_cplst                            */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_cplst                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 280 */
#define CAP_PXB_CSR_DHS_TGT_CPLST_SIZE 0x200
#define CAP_PXB_CSR_DHS_TGT_CPLST_BYTE_SIZE 0x800
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRIES 0x80
#define CAP_PXB_CSR_DHS_TGT_CPLST_MSB 107
#define CAP_PXB_CSR_DHS_TGT_CPLST_LSB 0
#define CAP_PXB_CSR_DHS_TGT_CPLST_WIDTH 108
/* Wide Register member: cap_pxb_csr::dhs_tgt_cplst.entry                  */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_cplst::entry        */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_cplst::entry    */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_cplst::entry.entry_0_4            */
/* Register type referenced: cap_pxb_csr::dhs_tgt_cplst::entry::entry_0_4  */
/* Register template referenced: cap_pxb_csr::dhs_tgt_cplst::entry::entry_0_4 */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_cplst::entry.entry_1_4            */
/* Register type referenced: cap_pxb_csr::dhs_tgt_cplst::entry::entry_1_4  */
/* Register template referenced: cap_pxb_csr::dhs_tgt_cplst::entry::entry_1_4 */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_cplst::entry.entry_2_4            */
/* Register type referenced: cap_pxb_csr::dhs_tgt_cplst::entry::entry_2_4  */
/* Register template referenced: cap_pxb_csr::dhs_tgt_cplst::entry::entry_2_4 */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_cplst::entry.entry_3_4            */
/* Register type referenced: cap_pxb_csr::dhs_tgt_cplst::entry::entry_3_4  */
/* Register template referenced: cap_pxb_csr::dhs_tgt_cplst::entry::entry_3_4 */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_RESET_MASK 0xfffff000
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000fff

/* Wide Register type: cap_pxb_csr::dhs_tgt_cplst::entry                   */
/* Wide Register template: cap_pxb_csr::dhs_tgt_cplst::entry               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 287 */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::dhs_tgt_cplst::entry::entry_0_4             */
/* Register template: cap_pxb_csr::dhs_tgt_cplst::entry::entry_0_4         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 287 */
/* Field member: cap_pxb_csr::dhs_tgt_cplst::entry::entry_0_4.data_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_cplst::entry::entry_1_4             */
/* Register template: cap_pxb_csr::dhs_tgt_cplst::entry::entry_1_4         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 287 */
/* Field member: cap_pxb_csr::dhs_tgt_cplst::entry::entry_1_4.data_63_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_cplst::entry::entry_2_4             */
/* Register template: cap_pxb_csr::dhs_tgt_cplst::entry::entry_2_4         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 287 */
/* Field member: cap_pxb_csr::dhs_tgt_cplst::entry::entry_2_4.data_95_64   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_cplst::entry::entry_3_4             */
/* Register template: cap_pxb_csr::dhs_tgt_cplst::entry::entry_3_4         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 287 */
/* Field member: cap_pxb_csr::dhs_tgt_cplst::entry::entry_3_4.ecc          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_MSB 11
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_LSB 4
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_WIDTH 8
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_FIELD_MASK 0x00000ff0
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: cap_pxb_csr::dhs_tgt_cplst::entry::entry_3_4.data_99_96   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_MSB 3
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_LSB 0
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_WIDTH 4
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_FIELD_MASK 0x0000000f
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Memory type: cap_pxb_csr::dhs_tgt_romask                           */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_romask                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 293 */
#define CAP_PXB_CSR_DHS_TGT_ROMASK_SIZE 0x100
#define CAP_PXB_CSR_DHS_TGT_ROMASK_BYTE_SIZE 0x400
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRIES 0x80
#define CAP_PXB_CSR_DHS_TGT_ROMASK_MSB 38
#define CAP_PXB_CSR_DHS_TGT_ROMASK_LSB 0
#define CAP_PXB_CSR_DHS_TGT_ROMASK_WIDTH 39
#define CAP_PXB_CSR_DHS_TGT_ROMASK_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_TGT_ROMASK_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_TGT_ROMASK_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_tgt_romask.entry                 */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_romask::entry       */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_romask::entry   */
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_romask::entry.entry_0_2           */
/* Register type referenced: cap_pxb_csr::dhs_tgt_romask::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_romask::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_romask::entry.entry_1_2           */
/* Register type referenced: cap_pxb_csr::dhs_tgt_romask::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_romask::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_tgt_romask::entry                  */
/* Wide Register template: cap_pxb_csr::dhs_tgt_romask::entry              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 300 */
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_tgt_romask::entry::entry_0_2            */
/* Register template: cap_pxb_csr::dhs_tgt_romask::entry::entry_0_2        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 300 */
/* Field member: cap_pxb_csr::dhs_tgt_romask::entry::entry_0_2.data        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_romask::entry::entry_1_2            */
/* Register template: cap_pxb_csr::dhs_tgt_romask::entry::entry_1_2        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 300 */
/* Field member: cap_pxb_csr::dhs_tgt_romask::entry::entry_1_2.ecc         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_tgt_aximst0                          */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_aximst0                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 306 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_SIZE 0x400
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRIES 0x80
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_MSB 136
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_WIDTH 137
/* Wide Register member: cap_pxb_csr::dhs_tgt_aximst0.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_aximst0::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_aximst0::entry  */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_aximst0::entry.entry_0_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst0::entry.entry_1_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst0::entry.entry_2_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst0::entry.entry_3_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst0::entry.entry_4_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pxb_csr::dhs_tgt_aximst0::entry.entry_5_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_aximst0::entry.entry_6_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_aximst0::entry.entry_7_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_tgt_aximst0::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_tgt_aximst0::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 313 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_0_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_0_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 313 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_0_8.data_31_0  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_1_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_1_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 313 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_1_8.data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_2_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_2_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 313 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_2_8.data_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_3_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_3_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 313 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_3_8.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_4_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_4_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 313 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_4_8.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_5_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_5_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 313 */

/* Register type: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_6_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_6_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 313 */

/* Register type: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_7_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst0::entry::entry_7_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 313 */

/* Wide Memory type: cap_pxb_csr::dhs_tgt_aximst1                          */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_aximst1                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 318 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_SIZE 0x400
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRIES 0x80
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_MSB 136
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_WIDTH 137
/* Wide Register member: cap_pxb_csr::dhs_tgt_aximst1.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_aximst1::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_aximst1::entry  */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_aximst1::entry.entry_0_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst1::entry.entry_1_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst1::entry.entry_2_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst1::entry.entry_3_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst1::entry.entry_4_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pxb_csr::dhs_tgt_aximst1::entry.entry_5_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_aximst1::entry.entry_6_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_aximst1::entry.entry_7_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_tgt_aximst1::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_tgt_aximst1::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 325 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_0_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_0_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 325 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_0_8.data_31_0  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_1_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_1_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 325 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_1_8.data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_2_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_2_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 325 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_2_8.data_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_3_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_3_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 325 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_3_8.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_4_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_4_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 325 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_4_8.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_5_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_5_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 325 */

/* Register type: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_6_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_6_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 325 */

/* Register type: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_7_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst1::entry::entry_7_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 325 */

/* Wide Memory type: cap_pxb_csr::dhs_tgt_aximst2                          */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_aximst2                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 330 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_SIZE 0x400
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRIES 0x80
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_MSB 136
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_WIDTH 137
/* Wide Register member: cap_pxb_csr::dhs_tgt_aximst2.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_aximst2::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_aximst2::entry  */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_aximst2::entry.entry_0_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst2::entry.entry_1_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst2::entry.entry_2_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst2::entry.entry_3_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst2::entry.entry_4_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pxb_csr::dhs_tgt_aximst2::entry.entry_5_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_aximst2::entry.entry_6_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_aximst2::entry.entry_7_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_tgt_aximst2::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_tgt_aximst2::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 337 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_0_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_0_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 337 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_0_8.data_31_0  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_1_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_1_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 337 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_1_8.data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_2_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_2_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 337 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_2_8.data_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_3_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_3_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 337 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_3_8.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_4_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_4_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 337 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_4_8.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_5_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_5_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 337 */

/* Register type: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_6_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_6_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 337 */

/* Register type: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_7_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst2::entry::entry_7_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 337 */

/* Wide Memory type: cap_pxb_csr::dhs_tgt_aximst3                          */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_aximst3                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 342 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_SIZE 0x400
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRIES 0x80
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_MSB 136
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_WIDTH 137
/* Wide Register member: cap_pxb_csr::dhs_tgt_aximst3.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_aximst3::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_aximst3::entry  */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_aximst3::entry.entry_0_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst3::entry.entry_1_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst3::entry.entry_2_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst3::entry.entry_3_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst3::entry.entry_4_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pxb_csr::dhs_tgt_aximst3::entry.entry_5_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_aximst3::entry.entry_6_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_aximst3::entry.entry_7_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_tgt_aximst3::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_tgt_aximst3::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 349 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_0_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_0_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 349 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_0_8.data_31_0  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_1_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_1_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 349 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_1_8.data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_2_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_2_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 349 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_2_8.data_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_3_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_3_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 349 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_3_8.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_4_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_4_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 349 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_4_8.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_5_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_5_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 349 */

/* Register type: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_6_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_6_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 349 */

/* Register type: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_7_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst3::entry::entry_7_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 349 */

/* Wide Memory type: cap_pxb_csr::dhs_tgt_aximst4                          */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_aximst4                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 354 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_SIZE 0x400
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRIES 0x80
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_MSB 136
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_WIDTH 137
/* Wide Register member: cap_pxb_csr::dhs_tgt_aximst4.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_aximst4::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_aximst4::entry  */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_aximst4::entry.entry_0_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst4::entry.entry_1_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst4::entry.entry_2_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst4::entry.entry_3_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_aximst4::entry.entry_4_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pxb_csr::dhs_tgt_aximst4::entry.entry_5_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_aximst4::entry.entry_6_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_aximst4::entry.entry_7_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_tgt_aximst4::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_tgt_aximst4::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 361 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_0_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_0_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 361 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_0_8.data_31_0  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_1_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_1_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 361 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_1_8.data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_2_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_2_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 361 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_2_8.data_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_3_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_3_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 361 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_3_8.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_4_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_4_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 361 */
/* Field member: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_4_8.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_5_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_5_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 361 */

/* Register type: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_6_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_6_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 361 */

/* Register type: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_7_8           */
/* Register template: cap_pxb_csr::dhs_tgt_aximst4::entry::entry_7_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 361 */

/* Wide Memory type: cap_pxb_csr::dhs_itr_wrbfr0                           */
/* Wide Memory template: cap_pxb_csr::dhs_itr_wrbfr0                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 366 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_SIZE 0x2000
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_BYTE_SIZE 0x8000
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRIES 0x400
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_MSB 136
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_WIDTH 137
/* Wide Register member: cap_pxb_csr::dhs_itr_wrbfr0.entry                 */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry       */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry   */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_wrbfr0::entry.entry_0_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr0::entry.entry_1_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr0::entry.entry_2_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr0::entry.entry_3_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr0::entry.entry_4_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr0::entry.entry_5_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_itr_wrbfr0::entry.entry_6_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_itr_wrbfr0::entry.entry_7_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_itr_wrbfr0::entry                  */
/* Wide Register template: cap_pxb_csr::dhs_itr_wrbfr0::entry              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 373 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_0_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_0_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 373 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_0_8.data_31_0   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_1_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_1_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 373 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_1_8.data_63_32  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_2_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_2_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 373 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_2_8.data_95_64  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_3_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_3_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 373 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_3_8.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_4_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_4_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 373 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_4_8.ecc         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_5_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_5_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 373 */

/* Register type: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_6_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_6_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 373 */

/* Register type: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_7_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr0::entry::entry_7_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 373 */

/* Wide Memory type: cap_pxb_csr::dhs_itr_wrbfr1                           */
/* Wide Memory template: cap_pxb_csr::dhs_itr_wrbfr1                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 378 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_SIZE 0x2000
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_BYTE_SIZE 0x8000
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRIES 0x400
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_MSB 136
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_WIDTH 137
/* Wide Register member: cap_pxb_csr::dhs_itr_wrbfr1.entry                 */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry       */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry   */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_wrbfr1::entry.entry_0_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr1::entry.entry_1_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr1::entry.entry_2_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr1::entry.entry_3_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr1::entry.entry_4_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr1::entry.entry_5_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_itr_wrbfr1::entry.entry_6_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_itr_wrbfr1::entry.entry_7_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_itr_wrbfr1::entry                  */
/* Wide Register template: cap_pxb_csr::dhs_itr_wrbfr1::entry              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 385 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_0_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_0_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 385 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_0_8.data_31_0   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_1_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_1_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 385 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_1_8.data_63_32  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_2_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_2_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 385 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_2_8.data_95_64  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_3_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_3_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 385 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_3_8.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_4_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_4_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 385 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_4_8.ecc         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_5_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_5_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 385 */

/* Register type: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_6_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_6_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 385 */

/* Register type: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_7_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr1::entry::entry_7_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 385 */

/* Wide Memory type: cap_pxb_csr::dhs_itr_wrbfr2                           */
/* Wide Memory template: cap_pxb_csr::dhs_itr_wrbfr2                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 390 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_SIZE 0x2000
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_BYTE_SIZE 0x8000
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRIES 0x400
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_MSB 136
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_WIDTH 137
/* Wide Register member: cap_pxb_csr::dhs_itr_wrbfr2.entry                 */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry       */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry   */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_wrbfr2::entry.entry_0_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr2::entry.entry_1_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr2::entry.entry_2_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr2::entry.entry_3_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr2::entry.entry_4_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr2::entry.entry_5_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_itr_wrbfr2::entry.entry_6_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_itr_wrbfr2::entry.entry_7_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_itr_wrbfr2::entry                  */
/* Wide Register template: cap_pxb_csr::dhs_itr_wrbfr2::entry              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 397 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_0_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_0_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 397 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_0_8.data_31_0   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_1_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_1_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 397 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_1_8.data_63_32  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_2_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_2_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 397 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_2_8.data_95_64  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_3_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_3_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 397 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_3_8.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_4_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_4_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 397 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_4_8.ecc         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_5_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_5_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 397 */

/* Register type: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_6_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_6_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 397 */

/* Register type: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_7_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr2::entry::entry_7_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 397 */

/* Wide Memory type: cap_pxb_csr::dhs_itr_wrbfr3                           */
/* Wide Memory template: cap_pxb_csr::dhs_itr_wrbfr3                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 402 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_SIZE 0x2000
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_BYTE_SIZE 0x8000
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRIES 0x400
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_MSB 136
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_WIDTH 137
/* Wide Register member: cap_pxb_csr::dhs_itr_wrbfr3.entry                 */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry       */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry   */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_wrbfr3::entry.entry_0_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr3::entry.entry_1_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr3::entry.entry_2_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr3::entry.entry_3_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr3::entry.entry_4_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: cap_pxb_csr::dhs_itr_wrbfr3::entry.entry_5_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_itr_wrbfr3::entry.entry_6_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_itr_wrbfr3::entry.entry_7_8           */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_itr_wrbfr3::entry                  */
/* Wide Register template: cap_pxb_csr::dhs_itr_wrbfr3::entry              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 409 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_0_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_0_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 409 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_0_8.data_31_0   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_1_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_1_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 409 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_1_8.data_63_32  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_2_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_2_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 409 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_2_8.data_95_64  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_3_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_3_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 409 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_3_8.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_4_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_4_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 409 */
/* Field member: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_4_8.ecc         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_MSB 8
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_5_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_5_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 409 */

/* Register type: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_6_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_6_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 409 */

/* Register type: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_7_8            */
/* Register template: cap_pxb_csr::dhs_itr_wrbfr3::entry::entry_7_8        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 409 */

/* Wide Memory type: cap_pxb_csr::dhs_itr_wrhdr                            */
/* Wide Memory template: cap_pxb_csr::dhs_itr_wrhdr                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 414 */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_SIZE 0x200
#define CAP_PXB_CSR_DHS_ITR_WRHDR_BYTE_SIZE 0x800
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRIES 0x80
#define CAP_PXB_CSR_DHS_ITR_WRHDR_MSB 87
#define CAP_PXB_CSR_DHS_ITR_WRHDR_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRHDR_WIDTH 88
/* Wide Register member: cap_pxb_csr::dhs_itr_wrhdr.entry                  */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_wrhdr::entry        */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_wrhdr::entry    */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_wrhdr::entry.entry_0_4            */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_0_4  */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_0_4 */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrhdr::entry.entry_1_4            */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_1_4  */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_1_4 */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_wrhdr::entry.entry_2_4            */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_2_4  */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_2_4 */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_OFFSET 0x2
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_RESET_MASK 0xff000000
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_WRITE_MASK 0x00ffffff
/* Register member: cap_pxb_csr::dhs_itr_wrhdr::entry.entry_3_4            */
/* Register type referenced: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_3_4  */
/* Register template referenced: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_3_4 */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_OFFSET 0x3
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_itr_wrhdr::entry                   */
/* Wide Register template: cap_pxb_csr::dhs_itr_wrhdr::entry               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 421 */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_0_4             */
/* Register template: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_0_4         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 421 */
/* Field member: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_0_4.data_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_1_4             */
/* Register template: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_1_4         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 421 */
/* Field member: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_1_4.data_63_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_2_4             */
/* Register template: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_2_4         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 421 */
/* Field member: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_2_4.ecc          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_MSB 23
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_LSB 16
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_WIDTH 8
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_2_4.data_79_64   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_MSB 15
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_LSB 0
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_WIDTH 16
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_FIELD_MASK 0x0000ffff
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_3_4             */
/* Register template: cap_pxb_csr::dhs_itr_wrhdr::entry::entry_3_4         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 421 */

/* Wide Memory type: cap_pxb_csr::dhs_itr_rdhdr                            */
/* Wide Memory template: cap_pxb_csr::dhs_itr_rdhdr                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 427 */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_SIZE 0x200
#define CAP_PXB_CSR_DHS_ITR_RDHDR_BYTE_SIZE 0x800
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRIES 0x80
#define CAP_PXB_CSR_DHS_ITR_RDHDR_MSB 87
#define CAP_PXB_CSR_DHS_ITR_RDHDR_LSB 0
#define CAP_PXB_CSR_DHS_ITR_RDHDR_WIDTH 88
/* Wide Register member: cap_pxb_csr::dhs_itr_rdhdr.entry                  */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_rdhdr::entry        */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_rdhdr::entry    */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_rdhdr::entry.entry_0_4            */
/* Register type referenced: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_0_4  */
/* Register template referenced: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_0_4 */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_rdhdr::entry.entry_1_4            */
/* Register type referenced: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_1_4  */
/* Register template referenced: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_1_4 */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_rdhdr::entry.entry_2_4            */
/* Register type referenced: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_2_4  */
/* Register template referenced: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_2_4 */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_OFFSET 0x2
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_RESET_MASK 0xff000000
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_WRITE_MASK 0x00ffffff
/* Register member: cap_pxb_csr::dhs_itr_rdhdr::entry.entry_3_4            */
/* Register type referenced: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_3_4  */
/* Register template referenced: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_3_4 */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_OFFSET 0x3
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_itr_rdhdr::entry                   */
/* Wide Register template: cap_pxb_csr::dhs_itr_rdhdr::entry               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 434 */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_0_4             */
/* Register template: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_0_4         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 434 */
/* Field member: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_0_4.data_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_MSB 31
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_LSB 0
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_1_4             */
/* Register template: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_1_4         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 434 */
/* Field member: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_1_4.data_63_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_MSB 31
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_LSB 0
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_2_4             */
/* Register template: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_2_4         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 434 */
/* Field member: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_2_4.ecc          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_MSB 23
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_LSB 16
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_WIDTH 8
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_2_4.data_79_64   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_MSB 15
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_LSB 0
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_WIDTH 16
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_FIELD_MASK 0x0000ffff
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_3_4             */
/* Register template: cap_pxb_csr::dhs_itr_rdhdr::entry::entry_3_4         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 434 */

/* Wide Memory type: cap_pxb_csr::dhs_itr_rdcontext                        */
/* Wide Memory template: cap_pxb_csr::dhs_itr_rdcontext                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 440 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_SIZE 0x200
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_BYTE_SIZE 0x800
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRIES 0x80
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_MSB 85
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_LSB 0
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_WIDTH 86
/* Wide Register member: cap_pxb_csr::dhs_itr_rdcontext.entry              */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_rdcontext::entry    */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_rdcontext::entry */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_rdcontext::entry.entry_0_4        */
/* Register type referenced: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4 */
/* Register template referenced: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_rdcontext::entry.entry_1_4        */
/* Register type referenced: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4 */
/* Register template referenced: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_rdcontext::entry.entry_2_4        */
/* Register type referenced: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4 */
/* Register template referenced: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_OFFSET 0x2
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RESET_MASK 0xffc00000
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_WRITE_MASK 0x003fffff
/* Register member: cap_pxb_csr::dhs_itr_rdcontext::entry.entry_3_4        */
/* Register type referenced: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_3_4 */
/* Register template referenced: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_3_4 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_OFFSET 0x3
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_itr_rdcontext::entry               */
/* Wide Register template: cap_pxb_csr::dhs_itr_rdcontext::entry           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 447 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4         */
/* Register template: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 447 */
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4.rsize_2_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_MSB 31
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_LSB 29
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_WIDTH 3
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_FIELD_MASK 0xe0000000
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4.raddr    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_MSB 28
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_LSB 20
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_WIDTH 9
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_FIELD_MASK 0x1ff00000
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_GET(x) \
   (((x) & 0x1ff00000) >> 20)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_SET(x) \
   (((x) << 20) & 0x1ff00000)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_MODIFY(r, x) \
   ((((x) << 20) & 0x1ff00000) | ((r) & 0xe00fffff))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4.axi_id   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_MSB 19
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_LSB 13
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_FIELD_MASK 0x000fe000
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_GET(x) \
   (((x) & 0x000fe000) >> 13)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_SET(x) \
   (((x) << 13) & 0x000fe000)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_MODIFY(r, x) \
   ((((x) << 13) & 0x000fe000) | ((r) & 0xfff01fff))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4.tag      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_MSB 12
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_LSB 6
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_FIELD_MASK 0x00001fc0
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_GET(x) \
   (((x) & 0x00001fc0) >> 6)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_SET(x) \
   (((x) << 6) & 0x00001fc0)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_MODIFY(r, x) \
   ((((x) << 6) & 0x00001fc0) | ((r) & 0xffffe03f))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4.portid   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_MSB 5
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_LSB 3
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_WIDTH 3
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_FIELD_MASK 0x00000038
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_GET(x) \
   (((x) & 0x00000038) >> 3)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_SET(x) \
   (((x) << 3) & 0x00000038)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4.state    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_MSB 2
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_LSB 0
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_WIDTH 3
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_FIELD_MASK 0x00000007
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_GET(x) \
   ((x) & 0x00000007)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_SET(x) \
   ((x) & 0x00000007)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4         */
/* Register template: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 447 */
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4.bdf      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_MSB 31
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_LSB 16
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_WIDTH 16
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_FIELD_MASK 0xffff0000
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4.timer    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_MSB 15
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_LSB 6
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_WIDTH 10
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_FIELD_MASK 0x0000ffc0
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_GET(x) \
   (((x) & 0x0000ffc0) >> 6)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_SET(x) \
   (((x) << 6) & 0x0000ffc0)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffc0) | ((r) & 0xffff003f))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4.rsize_8_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_MSB 5
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_LSB 0
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_WIDTH 6
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_FIELD_MASK 0x0000003f
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4         */
/* Register template: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 447 */
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.is_narrow */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_MSB 21
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_LSB 21
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_FIELD_MASK 0x00200000
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.atomic_state */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_MSB 20
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_LSB 19
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_WIDTH 2
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_FIELD_MASK 0x00180000
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_GET(x) \
   (((x) & 0x00180000) >> 19)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_SET(x) \
   (((x) << 19) & 0x00180000)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_MODIFY(r, x) \
   ((((x) << 19) & 0x00180000) | ((r) & 0xffe7ffff))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.is_nonposted_wr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_MSB 18
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_LSB 18
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_FIELD_MASK 0x00040000
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.is_raw   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_MSB 17
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_LSB 17
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.seg_next */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_MSB 16
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_LSB 10
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_FIELD_MASK 0x0001fc00
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_GET(x) \
   (((x) & 0x0001fc00) >> 10)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_SET(x) \
   (((x) << 10) & 0x0001fc00)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_MODIFY(r, x) \
   ((((x) << 10) & 0x0001fc00) | ((r) & 0xfffe03ff))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.seg_last */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_MSB 9
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_LSB 9
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.seg_first */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_MSB 8
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_LSB 8
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.linesize */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_MSB 7
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_LSB 5
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_WIDTH 3
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_FIELD_MASK 0x000000e0
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_GET(x) \
   (((x) & 0x000000e0) >> 5)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_SET(x) \
   (((x) << 5) & 0x000000e0)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_MODIFY(r, x) \
   ((((x) << 5) & 0x000000e0) | ((r) & 0xffffff1f))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.lineaddr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_MSB 4
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_LSB 3
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_WIDTH 2
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_FIELD_MASK 0x00000018
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_GET(x) \
   (((x) & 0x00000018) >> 3)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_SET(x) \
   (((x) << 3) & 0x00000018)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000018) | ((r) & 0xffffffe7))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.terr     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_MSB 2
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_LSB 2
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.derr     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_MSB 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_LSB 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.aerr     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_MSB 0
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_LSB 0
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_WIDTH 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_3_4         */
/* Register template: cap_pxb_csr::dhs_itr_rdcontext::entry::entry_3_4     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 447 */

/* Memory type: cap_pxb_csr::dhs_tgt_rdcontext                             */
/* Memory template: cap_pxb_csr::dhs_tgt_rdcontext                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 471 */
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_SIZE 0x80
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_BYTE_SIZE 0x200
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRIES 0x80
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_MSB 6
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_WIDTH 7
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_MASK 0x7f
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_GET(x) ((x) & 0x7f)
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_SET(x) ((x) & 0x7f)
/* Register member: cap_pxb_csr::dhs_tgt_rdcontext.entry                   */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rdcontext::entry         */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rdcontext::entry     */
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_RESET_VALUE 0x00
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_RESET_MASK 0x80
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_READ_MASK 0xff
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_WRITE_MASK 0x7f

/* Register type: cap_pxb_csr::dhs_tgt_rdcontext::entry                    */
/* Register template: cap_pxb_csr::dhs_tgt_rdcontext::entry                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 478 */
/* Field member: cap_pxb_csr::dhs_tgt_rdcontext::entry.is_posted_wr        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_MSB 6
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_LSB 6
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_WIDTH 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_FIELD_MASK 0x40
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_GET(x) \
   (((x) & 0x40) >> 6)
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_SET(x) \
   (((x) << 6) & 0x40)
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_MODIFY(r, x) \
   ((((x) << 6) & 0x40) | ((r) & 0xbf))
/* Field member: cap_pxb_csr::dhs_tgt_rdcontext::entry.is_nonposted_wr     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_MSB 5
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_LSB 5
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_WIDTH 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_FIELD_MASK 0x20
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_GET(x) \
   (((x) & 0x20) >> 5)
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_SET(x) \
   (((x) << 5) & 0x20)
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_MODIFY(r, x) \
   ((((x) << 5) & 0x20) | ((r) & 0xdf))
/* Field member: cap_pxb_csr::dhs_tgt_rdcontext::entry.portid              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_MSB 4
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_LSB 2
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_WIDTH 3
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_FIELD_MASK 0x1c
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_GET(x) (((x) & 0x1c) >> 2)
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_SET(x) \
   (((x) << 2) & 0x1c)
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_MODIFY(r, x) \
   ((((x) << 2) & 0x1c) | ((r) & 0xe3))
/* Field member: cap_pxb_csr::dhs_tgt_rdcontext::entry.state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_MSB 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_WIDTH 2
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_FIELD_MASK 0x03
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_GET(x) ((x) & 0x03)
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_SET(x) ((x) & 0x03)
#define CAP_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_MODIFY(r, x) \
   (((x) & 0x03) | ((r) & 0xfc))

/* Memory type: cap_pxb_csr::dhs_tgt_rc_bdfmap                             */
/* Memory template: cap_pxb_csr::dhs_tgt_rc_bdfmap                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 486 */
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_SIZE 0x40
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_BYTE_SIZE 0x100
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRIES 0x40
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_MSB 30
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_WIDTH 31
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_MASK 0x7fffffff
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_GET(x) ((x) & 0x7fffffff)
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_SET(x) ((x) & 0x7fffffff)
/* Register member: cap_pxb_csr::dhs_tgt_rc_bdfmap.entry                   */
/* Register type referenced: cap_pxb_csr::dhs_tgt_rc_bdfmap::entry         */
/* Register template referenced: cap_pxb_csr::dhs_tgt_rc_bdfmap::entry     */
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RESET_MASK 0x80000000
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_WRITE_MASK 0x7fffffff

/* Register type: cap_pxb_csr::dhs_tgt_rc_bdfmap::entry                    */
/* Register template: cap_pxb_csr::dhs_tgt_rc_bdfmap::entry                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 493 */
/* Field member: cap_pxb_csr::dhs_tgt_rc_bdfmap::entry.VFID                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_MSB 30
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_LSB 20
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_WIDTH 11
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_FIELD_MASK 0x7ff00000
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_GET(x) \
   (((x) & 0x7ff00000) >> 20)
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_SET(x) \
   (((x) << 20) & 0x7ff00000)
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_MODIFY(r, x) \
   ((((x) << 20) & 0x7ff00000) | ((r) & 0x800fffff))
/* Field member: cap_pxb_csr::dhs_tgt_rc_bdfmap::entry.port_id             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_MSB 19
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_LSB 17
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_WIDTH 3
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_FIELD_MASK 0x000e0000
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_GET(x) \
   (((x) & 0x000e0000) >> 17)
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_SET(x) \
   (((x) << 17) & 0x000e0000)
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_MODIFY(r, x) \
   ((((x) << 17) & 0x000e0000) | ((r) & 0xfff1ffff))
/* Field member: cap_pxb_csr::dhs_tgt_rc_bdfmap::entry.rc_bdf              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_MSB 16
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_LSB 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_WIDTH 16
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_FIELD_MASK 0x0001fffe
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_GET(x) \
   (((x) & 0x0001fffe) >> 1)
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_SET(x) \
   (((x) << 1) & 0x0001fffe)
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_MODIFY(r, x) \
   ((((x) << 1) & 0x0001fffe) | ((r) & 0xfffe0001))
/* Field member: cap_pxb_csr::dhs_tgt_rc_bdfmap::entry.valid               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_MSB 0
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_LSB 0
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_WIDTH 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr0                          */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr0                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 501 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr0.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr0::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr0::entry  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr0::entry.entry_0_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr0::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr0::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr0::entry.entry_1_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr0::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr0::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr0::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr0::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 508 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr0::entry::entry_0_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr0::entry::entry_0_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 508 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr0::entry::entry_0_2.data       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr0::entry::entry_1_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr0::entry::entry_1_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 508 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr0::entry::entry_1_2.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr1                          */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr1                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 513 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr1.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr1::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr1::entry  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr1::entry.entry_0_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr1::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr1::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr1::entry.entry_1_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr1::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr1::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr1::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr1::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 520 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr1::entry::entry_0_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr1::entry::entry_0_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 520 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr1::entry::entry_0_2.data       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr1::entry::entry_1_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr1::entry::entry_1_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 520 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr1::entry::entry_1_2.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr2                          */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr2                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 525 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr2.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr2::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr2::entry  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr2::entry.entry_0_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr2::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr2::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr2::entry.entry_1_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr2::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr2::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr2::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr2::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 532 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr2::entry::entry_0_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr2::entry::entry_0_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 532 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr2::entry::entry_0_2.data       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr2::entry::entry_1_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr2::entry::entry_1_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 532 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr2::entry::entry_1_2.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr3                          */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr3                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 537 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr3.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr3::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr3::entry  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr3::entry.entry_0_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr3::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr3::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr3::entry.entry_1_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr3::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr3::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr3::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr3::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 544 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr3::entry::entry_0_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr3::entry::entry_0_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 544 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr3::entry::entry_0_2.data       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr3::entry::entry_1_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr3::entry::entry_1_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 544 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr3::entry::entry_1_2.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr4                          */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr4                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 549 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr4.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr4::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr4::entry  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr4::entry.entry_0_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr4::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr4::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr4::entry.entry_1_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr4::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr4::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr4::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr4::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 556 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr4::entry::entry_0_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr4::entry::entry_0_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 556 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr4::entry::entry_0_2.data       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr4::entry::entry_1_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr4::entry::entry_1_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 556 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr4::entry::entry_1_2.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr5                          */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr5                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 561 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr5.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr5::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr5::entry  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr5::entry.entry_0_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr5::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr5::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr5::entry.entry_1_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr5::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr5::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr5::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr5::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 568 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr5::entry::entry_0_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr5::entry::entry_0_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 568 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr5::entry::entry_0_2.data       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr5::entry::entry_1_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr5::entry::entry_1_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 568 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr5::entry::entry_1_2.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr6                          */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr6                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 573 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr6.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr6::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr6::entry  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr6::entry.entry_0_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr6::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr6::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr6::entry.entry_1_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr6::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr6::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr6::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr6::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 580 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr6::entry::entry_0_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr6::entry::entry_0_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 580 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr6::entry::entry_0_2.data       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr6::entry::entry_1_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr6::entry::entry_1_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 580 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr6::entry::entry_1_2.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr7                          */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr7                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 585 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr7.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr7::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr7::entry  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr7::entry.entry_0_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr7::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr7::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr7::entry.entry_1_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr7::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr7::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr7::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr7::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 592 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr7::entry::entry_0_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr7::entry::entry_0_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 592 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr7::entry::entry_0_2.data       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr7::entry::entry_1_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr7::entry::entry_1_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 592 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr7::entry::entry_1_2.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr8                          */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr8                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 597 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr8.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr8::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr8::entry  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr8::entry.entry_0_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr8::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr8::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr8::entry.entry_1_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr8::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr8::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr8::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr8::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 604 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr8::entry::entry_0_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr8::entry::entry_0_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 604 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr8::entry::entry_0_2.data       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr8::entry::entry_1_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr8::entry::entry_1_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 604 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr8::entry::entry_1_2.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr9                          */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr9                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 609 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr9.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr9::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr9::entry  */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr9::entry.entry_0_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr9::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr9::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr9::entry.entry_1_2          */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr9::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr9::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr9::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr9::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 616 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr9::entry::entry_0_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr9::entry::entry_0_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 616 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr9::entry::entry_0_2.data       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr9::entry::entry_1_2           */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr9::entry::entry_1_2       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 616 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr9::entry::entry_1_2.ecc        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr10                         */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr10                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 621 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr10.entry               */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr10::entry     */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr10::entry */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr10::entry.entry_0_2         */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr10::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr10::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr10::entry.entry_1_2         */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr10::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr10::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr10::entry                */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr10::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 628 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr10::entry::entry_0_2          */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr10::entry::entry_0_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 628 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr10::entry::entry_0_2.data      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr10::entry::entry_1_2          */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr10::entry::entry_1_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 628 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr10::entry::entry_1_2.ecc       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr11                         */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr11                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 633 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr11.entry               */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr11::entry     */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr11::entry */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr11::entry.entry_0_2         */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr11::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr11::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr11::entry.entry_1_2         */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr11::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr11::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr11::entry                */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr11::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 640 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr11::entry::entry_0_2          */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr11::entry::entry_0_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 640 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr11::entry::entry_0_2.data      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr11::entry::entry_1_2          */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr11::entry::entry_1_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 640 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr11::entry::entry_1_2.ecc       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr12                         */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr12                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 645 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr12.entry               */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr12::entry     */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr12::entry */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr12::entry.entry_0_2         */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr12::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr12::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr12::entry.entry_1_2         */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr12::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr12::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr12::entry                */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr12::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 652 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr12::entry::entry_0_2          */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr12::entry::entry_0_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 652 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr12::entry::entry_0_2.data      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr12::entry::entry_1_2          */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr12::entry::entry_1_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 652 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr12::entry::entry_1_2.ecc       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr13                         */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr13                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 657 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr13.entry               */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr13::entry     */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr13::entry */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr13::entry.entry_0_2         */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr13::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr13::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr13::entry.entry_1_2         */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr13::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr13::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr13::entry                */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr13::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 664 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr13::entry::entry_0_2          */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr13::entry::entry_0_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 664 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr13::entry::entry_0_2.data      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr13::entry::entry_1_2          */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr13::entry::entry_1_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 664 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr13::entry::entry_1_2.ecc       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr14                         */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr14                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 669 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr14.entry               */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr14::entry     */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr14::entry */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr14::entry.entry_0_2         */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr14::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr14::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr14::entry.entry_1_2         */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr14::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr14::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr14::entry                */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr14::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 676 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr14::entry::entry_0_2          */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr14::entry::entry_0_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 676 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr14::entry::entry_0_2.data      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr14::entry::entry_1_2          */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr14::entry::entry_1_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 676 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr14::entry::entry_1_2.ecc       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: cap_pxb_csr::dhs_itr_cplbfr15                         */
/* Wide Memory template: cap_pxb_csr::dhs_itr_cplbfr15                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 681 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_SIZE 0x400
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_BYTE_SIZE 0x1000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRIES 0x200
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_MSB 38
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_WIDTH 39
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::dhs_itr_cplbfr15.entry               */
/* Wide Register type referenced: cap_pxb_csr::dhs_itr_cplbfr15::entry     */
/* Wide Register template referenced: cap_pxb_csr::dhs_itr_cplbfr15::entry */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_itr_cplbfr15::entry.entry_0_2         */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr15::entry::entry_0_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr15::entry::entry_0_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_itr_cplbfr15::entry.entry_1_2         */
/* Register type referenced: cap_pxb_csr::dhs_itr_cplbfr15::entry::entry_1_2 */
/* Register template referenced: cap_pxb_csr::dhs_itr_cplbfr15::entry::entry_1_2 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: cap_pxb_csr::dhs_itr_cplbfr15::entry                */
/* Wide Register template: cap_pxb_csr::dhs_itr_cplbfr15::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 688 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::dhs_itr_cplbfr15::entry::entry_0_2          */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr15::entry::entry_0_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 688 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr15::entry::entry_0_2.data      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_MSB 31
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_itr_cplbfr15::entry::entry_1_2          */
/* Register template: cap_pxb_csr::dhs_itr_cplbfr15::entry::entry_1_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 688 */
/* Field member: cap_pxb_csr::dhs_itr_cplbfr15::entry::entry_1_2.ecc       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_MSB 6
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_LSB 0
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Memory type: cap_pxb_csr::dhs_tgt_notify                                */
/* Memory template: cap_pxb_csr::dhs_tgt_notify                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 693 */
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_SIZE 0x8
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_BYTE_SIZE 0x20
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRIES 0x8
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_MSB 31
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_LSB 0
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_SET(x) ((x) & 0xffffffff)
/* Register member: cap_pxb_csr::dhs_tgt_notify.entry                      */
/* Register type referenced: cap_pxb_csr::dhs_tgt_notify::entry            */
/* Register template referenced: cap_pxb_csr::dhs_tgt_notify::entry        */
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_WRITE_MASK 0xffffffff

/* Register type: cap_pxb_csr::dhs_tgt_notify::entry                       */
/* Register template: cap_pxb_csr::dhs_tgt_notify::entry                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 699 */
/* Field member: cap_pxb_csr::dhs_tgt_notify::entry.completed              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_MSB 31
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_LSB 16
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_WIDTH 16
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_FIELD_MASK 0xffff0000
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxb_csr::dhs_tgt_notify::entry.posted                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_MSB 15
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_LSB 0
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_WIDTH 16
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_FIELD_MASK 0x0000ffff
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_GET(x) ((x) & 0x0000ffff)
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_SET(x) ((x) & 0x0000ffff)
#define CAP_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Memory type: cap_pxb_csr::dhs_tgt_ind_rsp                          */
/* Wide Memory template: cap_pxb_csr::dhs_tgt_ind_rsp                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 705 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_SIZE 0x8
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_BYTE_SIZE 0x20
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRIES 0x1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_MSB 141
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_LSB 0
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_WIDTH 142
/* Wide Register member: cap_pxb_csr::dhs_tgt_ind_rsp.entry                */
/* Wide Register type referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry      */
/* Wide Register template referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry  */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pxb_csr::dhs_tgt_ind_rsp::entry.entry_0_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_0_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_0_8 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_ind_rsp::entry.entry_1_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_1_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_1_8 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_ind_rsp::entry.entry_2_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_2_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_2_8 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_ind_rsp::entry.entry_3_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_3_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_3_8 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxb_csr::dhs_tgt_ind_rsp::entry.entry_4_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_RESET_MASK 0xffffc000
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_WRITE_MASK 0x00003fff
/* Register member: cap_pxb_csr::dhs_tgt_ind_rsp::entry.entry_5_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_5_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_5_8 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_ind_rsp::entry.entry_6_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_6_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_6_8 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::dhs_tgt_ind_rsp::entry.entry_7_8          */
/* Register type referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_7_8 */
/* Register template referenced: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_7_8 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::dhs_tgt_ind_rsp::entry                 */
/* Wide Register template: cap_pxb_csr::dhs_tgt_ind_rsp::entry             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 712 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_0_8           */
/* Register template: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_0_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 712 */
/* Field member: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_0_8.data0      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_MSB 31
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_LSB 0
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_1_8           */
/* Register template: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_1_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 712 */
/* Field member: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_1_8.data1      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_MSB 31
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_LSB 0
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_2_8           */
/* Register template: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_2_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 712 */
/* Field member: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_2_8.data2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_MSB 31
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_LSB 0
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_3_8           */
/* Register template: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_3_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 712 */
/* Field member: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_3_8.data3      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_MSB 31
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_LSB 0
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_WIDTH 32
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8           */
/* Register template: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 712 */
/* Field member: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8.fetch_rsp  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_MSB 13
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_LSB 13
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_WIDTH 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8.axi_id     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_MSB 12
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_LSB 6
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_WIDTH 7
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_FIELD_MASK 0x00001fc0
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_GET(x) \
   (((x) & 0x00001fc0) >> 6)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_SET(x) \
   (((x) << 6) & 0x00001fc0)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_MODIFY(r, x) \
   ((((x) << 6) & 0x00001fc0) | ((r) & 0xffffe03f))
/* Field member: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8.port_id    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_MSB 5
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_LSB 3
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_WIDTH 3
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_FIELD_MASK 0x00000038
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_GET(x) \
   (((x) & 0x00000038) >> 3)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_SET(x) \
   (((x) << 3) & 0x00000038)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8.cpl_stat   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_MSB 2
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_LSB 0
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_WIDTH 3
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_FIELD_MASK 0x00000007
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_GET(x) \
   ((x) & 0x00000007)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_SET(x) \
   ((x) & 0x00000007)
#define CAP_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_5_8           */
/* Register template: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_5_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 712 */

/* Register type: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_6_8           */
/* Register template: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_6_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 712 */

/* Register type: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_7_8           */
/* Register template: cap_pxb_csr::dhs_tgt_ind_rsp::entry::entry_7_8       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 712 */

/* Register type: cap_pxb_csr::cfg_pc_port_type                            */
/* Register template: cap_pxb_csr::cfg_pc_port_type                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 724 */
/* Field member: cap_pxb_csr::cfg_pc_port_type.host_or_rc7                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_MSB 7
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_LSB 7
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_WIDTH 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_RESET 0x1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::cfg_pc_port_type.host_or_rc6                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_MSB 6
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_LSB 6
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_WIDTH 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_RESET 0x1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::cfg_pc_port_type.host_or_rc5                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_MSB 5
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_LSB 5
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_WIDTH 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_RESET 0x1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::cfg_pc_port_type.host_or_rc4                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_MSB 4
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_LSB 4
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_WIDTH 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_RESET 0x1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::cfg_pc_port_type.host_or_rc3                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_MSB 3
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_LSB 3
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_WIDTH 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_RESET 0x1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::cfg_pc_port_type.host_or_rc2                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_MSB 2
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_LSB 2
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_WIDTH 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_RESET 0x1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::cfg_pc_port_type.host_or_rc1                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_MSB 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_LSB 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_WIDTH 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_RESET 0x1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::cfg_pc_port_type.host_or_rc0                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_MSB 0
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_LSB 0
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_WIDTH 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_RESET 0x1
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_pxb_csr::cfg_itr_port                           */
/* Wide Register template: cap_pxb_csr::cfg_itr_port                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 737 */
#define CAP_PXB_CSR_CFG_ITR_PORT_SIZE 0x2
#define CAP_PXB_CSR_CFG_ITR_PORT_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cfg_itr_port::cfg_itr_port_0_2              */
/* Register template: cap_pxb_csr::cfg_itr_port::cfg_itr_port_0_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 737 */
/* Field member: cap_pxb_csr::cfg_itr_port::cfg_itr_port_0_2.timer_limit_7_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_LIMIT_7_0_MSB 31
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_LIMIT_7_0_LSB 24
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_LIMIT_7_0_WIDTH 8
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_LIMIT_7_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_LIMIT_7_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_LIMIT_7_0_RESET 0xe8
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_LIMIT_7_0_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_LIMIT_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_LIMIT_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_LIMIT_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::cfg_itr_port::cfg_itr_port_0_2.timer_tick    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_TICK_MSB 23
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_TICK_LSB 8
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_TICK_WIDTH 16
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_TICK_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_TICK_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_TICK_RESET 0xa216
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_TICK_FIELD_MASK 0x00ffff00
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_TICK_GET(x) \
   (((x) & 0x00ffff00) >> 8)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_TICK_SET(x) \
   (((x) << 8) & 0x00ffff00)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_TIMER_TICK_MODIFY(r, x) \
   ((((x) << 8) & 0x00ffff00) | ((r) & 0xff0000ff))
/* Field member: cap_pxb_csr::cfg_itr_port::cfg_itr_port_0_2.rdreq_limit   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_RDREQ_LIMIT_MSB 7
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_RDREQ_LIMIT_LSB 0
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_RDREQ_LIMIT_WIDTH 8
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_RDREQ_LIMIT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_RDREQ_LIMIT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_RDREQ_LIMIT_RESET 0x80
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_RDREQ_LIMIT_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_RDREQ_LIMIT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_RDREQ_LIMIT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_2_RDREQ_LIMIT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2              */
/* Register template: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 737 */
/* Field member: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2.adr_extn_en   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ADR_EXTN_EN_MSB 23
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ADR_EXTN_EN_LSB 23
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ADR_EXTN_EN_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ADR_EXTN_EN_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ADR_EXTN_EN_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ADR_EXTN_EN_RESET 0x1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ADR_EXTN_EN_FIELD_MASK 0x00800000
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ADR_EXTN_EN_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ADR_EXTN_EN_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ADR_EXTN_EN_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2.arb_txfifocnt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TXFIFOCNT_MSB 22
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TXFIFOCNT_LSB 18
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TXFIFOCNT_WIDTH 5
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TXFIFOCNT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TXFIFOCNT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TXFIFOCNT_RESET 0x08
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TXFIFOCNT_FIELD_MASK 0x007c0000
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TXFIFOCNT_GET(x) \
   (((x) & 0x007c0000) >> 18)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TXFIFOCNT_SET(x) \
   (((x) << 18) & 0x007c0000)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TXFIFOCNT_MODIFY(r, x) \
   ((((x) << 18) & 0x007c0000) | ((r) & 0xff83ffff))
/* Field member: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2.arb_tagcnt_chk_dis */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TAGCNT_CHK_DIS_MSB 17
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TAGCNT_CHK_DIS_LSB 17
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TAGCNT_CHK_DIS_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TAGCNT_CHK_DIS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TAGCNT_CHK_DIS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TAGCNT_CHK_DIS_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TAGCNT_CHK_DIS_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TAGCNT_CHK_DIS_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TAGCNT_CHK_DIS_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_TAGCNT_CHK_DIS_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2.arb_cnxtcnt_chk_dis */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CNXTCNT_CHK_DIS_MSB 16
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CNXTCNT_CHK_DIS_LSB 16
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CNXTCNT_CHK_DIS_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CNXTCNT_CHK_DIS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CNXTCNT_CHK_DIS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CNXTCNT_CHK_DIS_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CNXTCNT_CHK_DIS_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CNXTCNT_CHK_DIS_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CNXTCNT_CHK_DIS_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CNXTCNT_CHK_DIS_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2.arb_cr_dis_rd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_RD_MSB 15
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_RD_LSB 15
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_RD_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_RD_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_RD_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_RD_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_RD_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_RD_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_RD_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_RD_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2.arb_cr_dis_wr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_WR_MSB 14
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_WR_LSB 14
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_WR_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_WR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_WR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_WR_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_WR_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_WR_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_WR_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DIS_WR_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2.arb_cr_data   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DATA_MSB 13
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DATA_LSB 8
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DATA_WIDTH 6
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DATA_RESET 0x20
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DATA_FIELD_MASK 0x00003f00
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DATA_GET(x) \
   (((x) & 0x00003f00) >> 8)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DATA_SET(x) \
   (((x) << 8) & 0x00003f00)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_DATA_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00) | ((r) & 0xffffc0ff))
/* Field member: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2.arb_cr_hdr    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_HDR_MSB 7
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_HDR_LSB 3
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_HDR_WIDTH 5
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_HDR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_HDR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_HDR_RESET 0x08
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_HDR_FIELD_MASK 0x000000f8
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_HDR_GET(x) \
   (((x) & 0x000000f8) >> 3)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_HDR_SET(x) \
   (((x) << 3) & 0x000000f8)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_ARB_CR_HDR_MODIFY(r, x) \
   ((((x) << 3) & 0x000000f8) | ((r) & 0xffffff07))
/* Field member: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2.bus_adjust    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_BUS_ADJUST_MSB 2
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_BUS_ADJUST_LSB 2
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_BUS_ADJUST_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_BUS_ADJUST_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_BUS_ADJUST_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_BUS_ADJUST_RESET 0x1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_BUS_ADJUST_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_BUS_ADJUST_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_BUS_ADJUST_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_BUS_ADJUST_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::cfg_itr_port::cfg_itr_port_1_2.timer_limit_9_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_TIMER_LIMIT_9_8_MSB 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_TIMER_LIMIT_9_8_LSB 0
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_TIMER_LIMIT_9_8_WIDTH 2
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_TIMER_LIMIT_9_8_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_TIMER_LIMIT_9_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_TIMER_LIMIT_9_8_RESET 0x3
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_TIMER_LIMIT_9_8_FIELD_MASK 0x00000003
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_TIMER_LIMIT_9_8_GET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_TIMER_LIMIT_9_8_SET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_2_TIMER_LIMIT_9_8_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pxb_csr::cfg_tgt_port                                */
/* Register template: cap_pxb_csr::cfg_tgt_port                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 754 */
/* Field member: cap_pxb_csr::cfg_tgt_port.fence_dis                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_MSB 18
#define CAP_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_LSB 18
#define CAP_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_FIELD_MASK 0x00040000
#define CAP_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_GET(x) (((x) & 0x00040000) >> 18)
#define CAP_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxb_csr::cfg_tgt_port.fbe_holes_allow                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_MSB 17
#define CAP_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_LSB 17
#define CAP_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_RESET 0x1
#define CAP_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::cfg_tgt_port.skip_notify_if_qfull            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_MSB 16
#define CAP_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_LSB 16
#define CAP_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::cfg_tgt_port.depth_thres                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_MSB 15
#define CAP_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_LSB 12
#define CAP_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_WIDTH 4
#define CAP_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_RESET 0xc
#define CAP_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_FIELD_MASK 0x0000f000
#define CAP_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define CAP_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_SET(x) \
   (((x) << 12) & 0x0000f000)
#define CAP_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: cap_pxb_csr::cfg_tgt_port.td_miss                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PORT_TD_MISS_MSB 11
#define CAP_PXB_CSR_CFG_TGT_PORT_TD_MISS_LSB 11
#define CAP_PXB_CSR_CFG_TGT_PORT_TD_MISS_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_PORT_TD_MISS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_TD_MISS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_TD_MISS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_PORT_TD_MISS_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_CFG_TGT_PORT_TD_MISS_GET(x) (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_CFG_TGT_PORT_TD_MISS_SET(x) (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_CFG_TGT_PORT_TD_MISS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::cfg_tgt_port.single_pnd                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_MSB 10
#define CAP_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_LSB 10
#define CAP_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_GET(x) (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::cfg_tgt_port.halt                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PORT_HALT_MSB 9
#define CAP_PXB_CSR_CFG_TGT_PORT_HALT_LSB 9
#define CAP_PXB_CSR_CFG_TGT_PORT_HALT_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_PORT_HALT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_HALT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_HALT_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_PORT_HALT_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_CFG_TGT_PORT_HALT_GET(x) (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_CFG_TGT_PORT_HALT_SET(x) (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_CFG_TGT_PORT_HALT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::cfg_tgt_port.bus_adjust                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_MSB 8
#define CAP_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_LSB 8
#define CAP_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_RESET 0x1
#define CAP_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_GET(x) (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_SET(x) (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::cfg_tgt_port.id_limit                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_MSB 7
#define CAP_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_LSB 0
#define CAP_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_WIDTH 8
#define CAP_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_RESET 0x20
#define CAP_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_GET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_SET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::cfg_itr_tx_req                              */
/* Register template: cap_pxb_csr::cfg_itr_tx_req                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 768 */
/* Field member: cap_pxb_csr::cfg_itr_tx_req.cnxt_avl_guardband            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_MSB 11
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_LSB 9
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_WIDTH 3
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_RESET 0x1
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_FIELD_MASK 0x00000e00
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_GET(x) \
   (((x) & 0x00000e00) >> 9)
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_SET(x) \
   (((x) << 9) & 0x00000e00)
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_MODIFY(r, x) \
   ((((x) << 9) & 0x00000e00) | ((r) & 0xfffff1ff))
/* Field member: cap_pxb_csr::cfg_itr_tx_req.tag_avl_guardband             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_MSB 8
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_LSB 6
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_WIDTH 3
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_RESET 0x1
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_FIELD_MASK 0x000001c0
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_SET(x) \
   (((x) << 6) & 0x000001c0)
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: cap_pxb_csr::cfg_itr_tx_req.rd_sgl_pnd                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_MSB 5
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_LSB 5
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::cfg_itr_tx_req.macfifo_thres                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_MSB 4
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_LSB 0
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_WIDTH 5
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_RESET 0x09
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_FIELD_MASK 0x0000001f
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_GET(x) ((x) & 0x0000001f)
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_SET(x) ((x) & 0x0000001f)
#define CAP_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_pxb_csr::cfg_tgt_req_notify                          */
/* Register template: cap_pxb_csr::cfg_tgt_req_notify                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 778 */
/* Field member: cap_pxb_csr::cfg_tgt_req_notify.base_addr_35_16           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_35_16_MSB 19
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_35_16_LSB 0
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_35_16_WIDTH 20
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_35_16_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_35_16_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_35_16_RESET 0x00000
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_35_16_FIELD_MASK 0x000fffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_35_16_GET(x) \
   ((x) & 0x000fffff)
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_35_16_SET(x) \
   ((x) & 0x000fffff)
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_35_16_MODIFY(r, x) \
   (((x) & 0x000fffff) | ((r) & 0xfff00000))

/* Wide Register type: cap_pxb_csr::cfg_tgt_req_notify_int                 */
/* Wide Register template: cap_pxb_csr::cfg_tgt_req_notify_int             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 784 */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_SIZE 0x4
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_0_3 */
/* Register template: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_0_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 784 */
/* Field member: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_0_3.intr_data */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_MSB 31
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_LSB 0
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_WIDTH 32
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_RESET 0x00000000
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_1_3 */
/* Register template: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_1_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 784 */
/* Field member: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_1_3.base_addr_35_2_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_35_2_31_0_MSB 31
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_35_2_31_0_LSB 0
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_35_2_31_0_WIDTH 32
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_35_2_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_35_2_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_35_2_31_0_RESET 0x00000000
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_35_2_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_35_2_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_35_2_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_35_2_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_2_3 */
/* Register template: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_2_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 784 */
/* Field member: cap_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_2_3.base_addr_35_2_33_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_35_2_33_32_MSB 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_35_2_33_32_LSB 0
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_35_2_33_32_WIDTH 2
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_35_2_33_32_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_35_2_33_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_35_2_33_32_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_35_2_33_32_FIELD_MASK 0x00000003
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_35_2_33_32_GET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_35_2_33_32_SET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_35_2_33_32_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pxb_csr::cfg_tgt_req_notify_ring_size                */
/* Register template: cap_pxb_csr::cfg_tgt_req_notify_ring_size            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 791 */
/* Field member: cap_pxb_csr::cfg_tgt_req_notify_ring_size.mask            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_MSB 15
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_LSB 0
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_WIDTH 16
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_RESET 0x03ff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_FIELD_MASK 0x0000ffff
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_pxb_csr::cfg_tgt_req_indirect_int               */
/* Wide Register template: cap_pxb_csr::cfg_tgt_req_indirect_int           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 797 */
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_SIZE 0x4
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_0_3 */
/* Register template: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_0_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 797 */
/* Field member: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_0_3.intr_data */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_MSB 31
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_LSB 0
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_WIDTH 32
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_RESET 0x00000000
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_1_3 */
/* Register template: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_1_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 797 */
/* Field member: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_1_3.base_addr_35_2_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_35_2_31_0_MSB 31
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_35_2_31_0_LSB 0
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_35_2_31_0_WIDTH 32
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_35_2_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_35_2_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_35_2_31_0_RESET 0x00000000
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_35_2_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_35_2_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_35_2_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_35_2_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_2_3 */
/* Register template: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_2_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 797 */
/* Field member: cap_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_2_3.base_addr_35_2_33_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_35_2_33_32_MSB 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_35_2_33_32_LSB 0
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_35_2_33_32_WIDTH 2
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_35_2_33_32_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_35_2_33_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_35_2_33_32_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_35_2_33_32_FIELD_MASK 0x00000003
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_35_2_33_32_GET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_35_2_33_32_SET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_35_2_33_32_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pxb_csr::cfg_tgt_doorbell_base                       */
/* Register template: cap_pxb_csr::cfg_tgt_doorbell_base                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 804 */
/* Field member: cap_pxb_csr::cfg_tgt_doorbell_base.db_32b_sel             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_MSB 13
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_LSB 12
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_WIDTH 2
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_RESET 0x3
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_FIELD_MASK 0x00003000
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_GET(x) \
   (((x) & 0x00003000) >> 12)
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_SET(x) \
   (((x) << 12) & 0x00003000)
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000) | ((r) & 0xffffcfff))
/* Field member: cap_pxb_csr::cfg_tgt_doorbell_base.db_host_sel            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_MSB 11
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_LSB 10
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_WIDTH 2
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_RESET 0x2
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_FIELD_MASK 0x00000c00
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_GET(x) \
   (((x) & 0x00000c00) >> 10)
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_SET(x) \
   (((x) << 10) & 0x00000c00)
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: cap_pxb_csr::cfg_tgt_doorbell_base.addr_33_24             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_33_24_MSB 9
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_33_24_LSB 0
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_33_24_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_33_24_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_33_24_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_33_24_RESET 0x008
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_33_24_FIELD_MASK 0x000003ff
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_33_24_GET(x) \
   ((x) & 0x000003ff)
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_33_24_SET(x) \
   ((x) & 0x000003ff)
#define CAP_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_33_24_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pxb_csr::cfg_tgt_msg_filter                          */
/* Register template: cap_pxb_csr::cfg_tgt_msg_filter                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 812 */
/* Field member: cap_pxb_csr::cfg_tgt_msg_filter.drop_en2                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_MSB 26
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_LSB 26
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_FIELD_MASK 0x04000000
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_pxb_csr::cfg_tgt_msg_filter.msg_code2                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_MSB 25
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_LSB 18
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_WIDTH 8
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_RESET 0x00
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_FIELD_MASK 0x03fc0000
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_GET(x) \
   (((x) & 0x03fc0000) >> 18)
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_SET(x) \
   (((x) << 18) & 0x03fc0000)
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000) | ((r) & 0xfc03ffff))
/* Field member: cap_pxb_csr::cfg_tgt_msg_filter.drop_en1                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_MSB 17
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_LSB 17
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::cfg_tgt_msg_filter.msg_code1                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_MSB 16
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_LSB 9
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_WIDTH 8
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_RESET 0x00
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_FIELD_MASK 0x0001fe00
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_GET(x) \
   (((x) & 0x0001fe00) >> 9)
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_SET(x) \
   (((x) << 9) & 0x0001fe00)
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_MODIFY(r, x) \
   ((((x) << 9) & 0x0001fe00) | ((r) & 0xfffe01ff))
/* Field member: cap_pxb_csr::cfg_tgt_msg_filter.drop_en0                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_MSB 8
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_LSB 8
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::cfg_tgt_msg_filter.msg_code0                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_MSB 7
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_LSB 0
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_WIDTH 8
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_RESET 0x00
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_GET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_SET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::cfg_tgt_fence_ignore                        */
/* Register template: cap_pxb_csr::cfg_tgt_fence_ignore                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 823 */
/* Field member: cap_pxb_csr::cfg_tgt_fence_ignore.from_mask               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_MSB 7
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_LSB 0
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_WIDTH 8
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_RESET 0x00
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_GET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_SET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cfg_tgt_rx_credit_bfr                  */
/* Wide Register template: cap_pxb_csr::cfg_tgt_rx_credit_bfr              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 829 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_SIZE 0x8
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_6 */
/* Register template: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 829 */
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_6.adr_base1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE1_MSB 31
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE1_LSB 22
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE1_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE1_RESET 0x080
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE1_FIELD_MASK 0xffc00000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE1_GET(x) \
   (((x) & 0xffc00000) >> 22)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE1_SET(x) \
   (((x) << 22) & 0xffc00000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE1_MODIFY(r, x) \
   ((((x) << 22) & 0xffc00000) | ((r) & 0x003fffff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_6.rst_rxfifo0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_RST_RXFIFO0_MSB 21
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_RST_RXFIFO0_LSB 21
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_RST_RXFIFO0_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_RST_RXFIFO0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_RST_RXFIFO0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_RST_RXFIFO0_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_RST_RXFIFO0_FIELD_MASK 0x00200000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_RST_RXFIFO0_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_RST_RXFIFO0_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_RST_RXFIFO0_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_6.update0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_UPDATE0_MSB 20
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_UPDATE0_LSB 20
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_UPDATE0_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_UPDATE0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_UPDATE0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_UPDATE0_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_UPDATE0_FIELD_MASK 0x00100000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_UPDATE0_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_UPDATE0_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_UPDATE0_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_6.adr_limit0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_LIMIT0_MSB 19
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_LIMIT0_LSB 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_LIMIT0_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_LIMIT0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_LIMIT0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_LIMIT0_RESET 0x07f
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_LIMIT0_FIELD_MASK 0x000ffc00
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_LIMIT0_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_LIMIT0_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_LIMIT0_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_6.adr_base0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE0_MSB 9
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE0_LSB 0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE0_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE0_RESET 0x000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE0_FIELD_MASK 0x000003ff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE0_GET(x) \
   ((x) & 0x000003ff)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE0_SET(x) \
   ((x) & 0x000003ff)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_6_ADR_BASE0_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_6 */
/* Register template: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 829 */
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_6.adr_limit2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT2_MSB 31
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT2_LSB 22
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT2_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT2_RESET 0x17f
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT2_FIELD_MASK 0xffc00000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT2_GET(x) \
   (((x) & 0xffc00000) >> 22)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT2_SET(x) \
   (((x) << 22) & 0xffc00000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT2_MODIFY(r, x) \
   ((((x) << 22) & 0xffc00000) | ((r) & 0x003fffff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_6.adr_base2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_BASE2_MSB 21
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_BASE2_LSB 12
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_BASE2_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_BASE2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_BASE2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_BASE2_RESET 0x100
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_BASE2_FIELD_MASK 0x003ff000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_BASE2_GET(x) \
   (((x) & 0x003ff000) >> 12)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_BASE2_SET(x) \
   (((x) << 12) & 0x003ff000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_BASE2_MODIFY(r, x) \
   ((((x) << 12) & 0x003ff000) | ((r) & 0xffc00fff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_6.rst_rxfifo1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_RST_RXFIFO1_MSB 11
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_RST_RXFIFO1_LSB 11
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_RST_RXFIFO1_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_RST_RXFIFO1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_RST_RXFIFO1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_RST_RXFIFO1_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_RST_RXFIFO1_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_RST_RXFIFO1_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_RST_RXFIFO1_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_RST_RXFIFO1_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_6.update1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_UPDATE1_MSB 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_UPDATE1_LSB 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_UPDATE1_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_UPDATE1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_UPDATE1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_UPDATE1_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_UPDATE1_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_UPDATE1_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_UPDATE1_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_UPDATE1_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_6.adr_limit1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT1_MSB 9
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT1_LSB 0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT1_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT1_RESET 0x0ff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT1_FIELD_MASK 0x000003ff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT1_GET(x) \
   ((x) & 0x000003ff)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT1_SET(x) \
   ((x) & 0x000003ff)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_6_ADR_LIMIT1_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_6 */
/* Register template: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 829 */
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_6.adr_base4_7_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE4_7_0_MSB 31
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE4_7_0_LSB 24
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE4_7_0_WIDTH 8
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE4_7_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE4_7_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE4_7_0_RESET 0x00
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE4_7_0_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE4_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE4_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE4_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_6.rst_rxfifo3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO3_MSB 23
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO3_LSB 23
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO3_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO3_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO3_FIELD_MASK 0x00800000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO3_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO3_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO3_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_6.update3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE3_MSB 22
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE3_LSB 22
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE3_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE3_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE3_FIELD_MASK 0x00400000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE3_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE3_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE3_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_6.adr_limit3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_LIMIT3_MSB 21
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_LIMIT3_LSB 12
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_LIMIT3_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_LIMIT3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_LIMIT3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_LIMIT3_RESET 0x1ff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_LIMIT3_FIELD_MASK 0x003ff000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_LIMIT3_GET(x) \
   (((x) & 0x003ff000) >> 12)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_LIMIT3_SET(x) \
   (((x) << 12) & 0x003ff000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_LIMIT3_MODIFY(r, x) \
   ((((x) << 12) & 0x003ff000) | ((r) & 0xffc00fff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_6.adr_base3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE3_MSB 11
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE3_LSB 2
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE3_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE3_RESET 0x180
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE3_FIELD_MASK 0x00000ffc
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE3_GET(x) \
   (((x) & 0x00000ffc) >> 2)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE3_SET(x) \
   (((x) << 2) & 0x00000ffc)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_ADR_BASE3_MODIFY(r, x) \
   ((((x) << 2) & 0x00000ffc) | ((r) & 0xfffff003))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_6.rst_rxfifo2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO2_MSB 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO2_LSB 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO2_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO2_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO2_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO2_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO2_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_RST_RXFIFO2_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_6.update2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE2_MSB 0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE2_LSB 0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE2_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE2_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE2_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE2_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE2_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_6_UPDATE2_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_6 */
/* Register template: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 829 */
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_6.adr_limit5_7_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT5_7_0_MSB 31
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT5_7_0_LSB 24
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT5_7_0_WIDTH 8
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT5_7_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT5_7_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT5_7_0_RESET 0xff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT5_7_0_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT5_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT5_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT5_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_6.adr_base5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE5_MSB 23
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE5_LSB 14
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE5_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE5_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE5_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE5_RESET 0x280
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE5_FIELD_MASK 0x00ffc000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE5_GET(x) \
   (((x) & 0x00ffc000) >> 14)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE5_SET(x) \
   (((x) << 14) & 0x00ffc000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE5_MODIFY(r, x) \
   ((((x) << 14) & 0x00ffc000) | ((r) & 0xff003fff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_6.rst_rxfifo4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_RST_RXFIFO4_MSB 13
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_RST_RXFIFO4_LSB 13
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_RST_RXFIFO4_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_RST_RXFIFO4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_RST_RXFIFO4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_RST_RXFIFO4_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_RST_RXFIFO4_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_RST_RXFIFO4_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_RST_RXFIFO4_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_RST_RXFIFO4_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_6.update4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_UPDATE4_MSB 12
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_UPDATE4_LSB 12
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_UPDATE4_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_UPDATE4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_UPDATE4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_UPDATE4_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_UPDATE4_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_UPDATE4_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_UPDATE4_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_UPDATE4_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_6.adr_limit4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT4_MSB 11
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT4_LSB 2
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT4_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT4_RESET 0x27f
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT4_FIELD_MASK 0x00000ffc
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT4_GET(x) \
   (((x) & 0x00000ffc) >> 2)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT4_SET(x) \
   (((x) << 2) & 0x00000ffc)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_LIMIT4_MODIFY(r, x) \
   ((((x) << 2) & 0x00000ffc) | ((r) & 0xfffff003))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_6.adr_base4_9_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE4_9_8_MSB 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE4_9_8_LSB 0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE4_9_8_WIDTH 2
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE4_9_8_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE4_9_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE4_9_8_RESET 0x2
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE4_9_8_FIELD_MASK 0x00000003
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE4_9_8_GET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE4_9_8_SET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_6_ADR_BASE4_9_8_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_6 */
/* Register template: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 829 */
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_6.adr_base7_5_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE7_5_0_MSB 31
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE7_5_0_LSB 26
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE7_5_0_WIDTH 6
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE7_5_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE7_5_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE7_5_0_RESET 0x00
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE7_5_0_FIELD_MASK 0xfc000000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE7_5_0_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE7_5_0_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE7_5_0_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_6.rst_rxfifo6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO6_MSB 25
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO6_LSB 25
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO6_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO6_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO6_FIELD_MASK 0x02000000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO6_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO6_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO6_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_6.update6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE6_MSB 24
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE6_LSB 24
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE6_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE6_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE6_FIELD_MASK 0x01000000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE6_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE6_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE6_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_6.adr_limit6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT6_MSB 23
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT6_LSB 14
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT6_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT6_RESET 0x37f
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT6_FIELD_MASK 0x00ffc000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT6_GET(x) \
   (((x) & 0x00ffc000) >> 14)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT6_SET(x) \
   (((x) << 14) & 0x00ffc000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT6_MODIFY(r, x) \
   ((((x) << 14) & 0x00ffc000) | ((r) & 0xff003fff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_6.adr_base6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE6_MSB 13
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE6_LSB 4
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE6_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE6_RESET 0x300
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE6_FIELD_MASK 0x00003ff0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE6_GET(x) \
   (((x) & 0x00003ff0) >> 4)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE6_SET(x) \
   (((x) << 4) & 0x00003ff0)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_BASE6_MODIFY(r, x) \
   ((((x) << 4) & 0x00003ff0) | ((r) & 0xffffc00f))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_6.rst_rxfifo5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO5_MSB 3
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO5_LSB 3
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO5_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO5_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO5_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO5_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO5_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO5_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO5_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_RST_RXFIFO5_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_6.update5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE5_MSB 2
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE5_LSB 2
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE5_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE5_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE5_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE5_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE5_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE5_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE5_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_UPDATE5_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_6.adr_limit5_9_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT5_9_8_MSB 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT5_9_8_LSB 0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT5_9_8_WIDTH 2
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT5_9_8_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT5_9_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT5_9_8_RESET 0x2
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT5_9_8_FIELD_MASK 0x00000003
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT5_9_8_GET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT5_9_8_SET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_6_ADR_LIMIT5_9_8_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_6 */
/* Register template: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 829 */
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_6.rst_rxfifo7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_RST_RXFIFO7_MSB 15
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_RST_RXFIFO7_LSB 15
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_RST_RXFIFO7_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_RST_RXFIFO7_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_RST_RXFIFO7_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_RST_RXFIFO7_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_RST_RXFIFO7_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_RST_RXFIFO7_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_RST_RXFIFO7_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_RST_RXFIFO7_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_6.update7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_UPDATE7_MSB 14
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_UPDATE7_LSB 14
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_UPDATE7_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_UPDATE7_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_UPDATE7_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_UPDATE7_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_UPDATE7_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_UPDATE7_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_UPDATE7_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_UPDATE7_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_6.adr_limit7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_LIMIT7_MSB 13
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_LIMIT7_LSB 4
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_LIMIT7_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_LIMIT7_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_LIMIT7_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_LIMIT7_RESET 0x3ff
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_LIMIT7_FIELD_MASK 0x00003ff0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_LIMIT7_GET(x) \
   (((x) & 0x00003ff0) >> 4)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_LIMIT7_SET(x) \
   (((x) << 4) & 0x00003ff0)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_LIMIT7_MODIFY(r, x) \
   ((((x) << 4) & 0x00003ff0) | ((r) & 0xffffc00f))
/* Field member: cap_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_6.adr_base7_9_6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_BASE7_9_6_MSB 3
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_BASE7_9_6_LSB 0
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_BASE7_9_6_WIDTH 4
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_BASE7_9_6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_BASE7_9_6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_BASE7_9_6_RESET 0xe
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_BASE7_9_6_FIELD_MASK 0x0000000f
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_BASE7_9_6_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_BASE7_9_6_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_6_ADR_BASE7_9_6_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_pxb_csr::cfg_tgt_ind_en                              */
/* Register template: cap_pxb_csr::cfg_tgt_ind_en                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 869 */
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.prt_ecc_err                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_MSB 13
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_LSB 13
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.pmr_ecc_err                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_MSB 12
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_LSB 12
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.cfg_bdf_oor                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_MSB 11
#define CAP_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_LSB 11
#define CAP_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.vfid_oor                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_MSB 10
#define CAP_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_LSB 10
#define CAP_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_GET(x) (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.prt_oor                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_MSB 9
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_LSB 9
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_GET(x) (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_SET(x) (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.rc_vfid_miss                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_MSB 8
#define CAP_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_LSB 8
#define CAP_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.prt_invalid                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_MSB 7
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_LSB 7
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.pmr_invalid                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_MSB 6
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_LSB 6
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.pmt_miss                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_MSB 5
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_LSB 5
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_SET(x) (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.atomic                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_MSB 4
#define CAP_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_LSB 4
#define CAP_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_SET(x) (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.unsupp                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_MSB 3
#define CAP_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_LSB 3
#define CAP_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_SET(x) (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.db_pmv                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_MSB 2
#define CAP_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_LSB 2
#define CAP_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.pmv                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMV_MSB 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMV_LSB 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMV_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMV_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMV_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMV_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMV_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMV_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMV_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_PMV_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::cfg_tgt_ind_en.msg                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_IND_EN_MSG_MSB 0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_MSG_LSB 0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_MSG_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_MSG_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_MSG_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_IND_EN_MSG_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_IND_EN_MSG_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_CFG_TGT_IND_EN_MSG_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_MSG_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_TGT_IND_EN_MSG_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::cfg_tgt_notify_en                           */
/* Register template: cap_pxb_csr::cfg_tgt_notify_en                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 888 */
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.prt_ecc_err                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_MSB 13
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_LSB 13
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.pmr_ecc_err                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_MSB 12
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_LSB 12
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.cfg_bdf_oor                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_MSB 11
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_LSB 11
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.vfid_oor                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_MSB 10
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_LSB 10
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.prt_oor                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_MSB 9
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_LSB 9
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.rc_vfid_miss               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_MSB 8
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_LSB 8
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.prt_invalid                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_MSB 7
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_LSB 7
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.pmr_invalid                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_MSB 6
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_LSB 6
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.pmt_miss                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_MSB 5
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_LSB 5
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.atomic                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_MSB 4
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_LSB 4
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.unsupp                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_MSB 3
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_LSB 3
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.db_pmv                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_MSB 2
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_LSB 2
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.pmv                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_MSB 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_LSB 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::cfg_tgt_notify_en.msg                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_MSB 0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_LSB 0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_pxb_csr::cfg_pmt_tbl_id                         */
/* Wide Register template: cap_pxb_csr::cfg_pmt_tbl_id                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 907 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_SIZE 0x2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2          */
/* Register template: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 907 */
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.default_tbl_id3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_MSB 31
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_LSB 30
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_FIELD_MASK 0xc0000000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.rc_tbl_id3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_MSB 29
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_LSB 28
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_FIELD_MASK 0x30000000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_GET(x) \
   (((x) & 0x30000000) >> 28)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_SET(x) \
   (((x) << 28) & 0x30000000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_MODIFY(r, x) \
   ((((x) << 28) & 0x30000000) | ((r) & 0xcfffffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.cfg_tbl_id3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_MSB 27
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_LSB 26
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_FIELD_MASK 0x0c000000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_GET(x) \
   (((x) & 0x0c000000) >> 26)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_SET(x) \
   (((x) << 26) & 0x0c000000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_MODIFY(r, x) \
   ((((x) << 26) & 0x0c000000) | ((r) & 0xf3ffffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.memio_tbl_id3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_MSB 25
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_LSB 24
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_FIELD_MASK 0x03000000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_GET(x) \
   (((x) & 0x03000000) >> 24)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_SET(x) \
   (((x) << 24) & 0x03000000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_MODIFY(r, x) \
   ((((x) << 24) & 0x03000000) | ((r) & 0xfcffffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.default_tbl_id2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_MSB 23
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_LSB 22
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_FIELD_MASK 0x00c00000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_GET(x) \
   (((x) & 0x00c00000) >> 22)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_SET(x) \
   (((x) << 22) & 0x00c00000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_MODIFY(r, x) \
   ((((x) << 22) & 0x00c00000) | ((r) & 0xff3fffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.rc_tbl_id2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_MSB 21
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_LSB 20
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_FIELD_MASK 0x00300000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_GET(x) \
   (((x) & 0x00300000) >> 20)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_SET(x) \
   (((x) << 20) & 0x00300000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_MODIFY(r, x) \
   ((((x) << 20) & 0x00300000) | ((r) & 0xffcfffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.cfg_tbl_id2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_MSB 19
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_LSB 18
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_FIELD_MASK 0x000c0000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_GET(x) \
   (((x) & 0x000c0000) >> 18)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_SET(x) \
   (((x) << 18) & 0x000c0000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_MODIFY(r, x) \
   ((((x) << 18) & 0x000c0000) | ((r) & 0xfff3ffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.memio_tbl_id2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_MSB 17
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_LSB 16
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_FIELD_MASK 0x00030000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_GET(x) \
   (((x) & 0x00030000) >> 16)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_SET(x) \
   (((x) << 16) & 0x00030000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000) | ((r) & 0xfffcffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.default_tbl_id1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_MSB 15
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_LSB 14
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_FIELD_MASK 0x0000c000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_GET(x) \
   (((x) & 0x0000c000) >> 14)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_SET(x) \
   (((x) << 14) & 0x0000c000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000) | ((r) & 0xffff3fff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.rc_tbl_id1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_MSB 13
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_LSB 12
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_FIELD_MASK 0x00003000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_GET(x) \
   (((x) & 0x00003000) >> 12)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_SET(x) \
   (((x) << 12) & 0x00003000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000) | ((r) & 0xffffcfff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.cfg_tbl_id1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_MSB 11
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_LSB 10
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_FIELD_MASK 0x00000c00
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_GET(x) \
   (((x) & 0x00000c00) >> 10)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_SET(x) \
   (((x) << 10) & 0x00000c00)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.memio_tbl_id1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_MSB 9
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_LSB 8
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_FIELD_MASK 0x00000300
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_GET(x) \
   (((x) & 0x00000300) >> 8)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_SET(x) \
   (((x) << 8) & 0x00000300)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.default_tbl_id0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_MSB 7
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_LSB 6
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_FIELD_MASK 0x000000c0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_GET(x) \
   (((x) & 0x000000c0) >> 6)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_SET(x) \
   (((x) << 6) & 0x000000c0)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.rc_tbl_id0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_MSB 5
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_LSB 4
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_FIELD_MASK 0x00000030
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_GET(x) \
   (((x) & 0x00000030) >> 4)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_SET(x) \
   (((x) << 4) & 0x00000030)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.cfg_tbl_id0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_MSB 3
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_LSB 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_FIELD_MASK 0x0000000c
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_GET(x) \
   (((x) & 0x0000000c) >> 2)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_SET(x) \
   (((x) << 2) & 0x0000000c)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.memio_tbl_id0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_MSB 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_LSB 0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_FIELD_MASK 0x00000003
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_GET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_SET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2          */
/* Register template: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 907 */
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.default_tbl_id7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_MSB 31
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_LSB 30
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_FIELD_MASK 0xc0000000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.rc_tbl_id7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_MSB 29
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_LSB 28
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_FIELD_MASK 0x30000000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_GET(x) \
   (((x) & 0x30000000) >> 28)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_SET(x) \
   (((x) << 28) & 0x30000000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_MODIFY(r, x) \
   ((((x) << 28) & 0x30000000) | ((r) & 0xcfffffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.cfg_tbl_id7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_MSB 27
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_LSB 26
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_FIELD_MASK 0x0c000000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_GET(x) \
   (((x) & 0x0c000000) >> 26)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_SET(x) \
   (((x) << 26) & 0x0c000000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_MODIFY(r, x) \
   ((((x) << 26) & 0x0c000000) | ((r) & 0xf3ffffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.memio_tbl_id7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_MSB 25
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_LSB 24
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_FIELD_MASK 0x03000000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_GET(x) \
   (((x) & 0x03000000) >> 24)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_SET(x) \
   (((x) << 24) & 0x03000000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_MODIFY(r, x) \
   ((((x) << 24) & 0x03000000) | ((r) & 0xfcffffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.default_tbl_id6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_MSB 23
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_LSB 22
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_FIELD_MASK 0x00c00000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_GET(x) \
   (((x) & 0x00c00000) >> 22)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_SET(x) \
   (((x) << 22) & 0x00c00000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_MODIFY(r, x) \
   ((((x) << 22) & 0x00c00000) | ((r) & 0xff3fffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.rc_tbl_id6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_MSB 21
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_LSB 20
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_FIELD_MASK 0x00300000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_GET(x) \
   (((x) & 0x00300000) >> 20)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_SET(x) \
   (((x) << 20) & 0x00300000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_MODIFY(r, x) \
   ((((x) << 20) & 0x00300000) | ((r) & 0xffcfffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.cfg_tbl_id6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_MSB 19
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_LSB 18
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_FIELD_MASK 0x000c0000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_GET(x) \
   (((x) & 0x000c0000) >> 18)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_SET(x) \
   (((x) << 18) & 0x000c0000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_MODIFY(r, x) \
   ((((x) << 18) & 0x000c0000) | ((r) & 0xfff3ffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.memio_tbl_id6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_MSB 17
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_LSB 16
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_FIELD_MASK 0x00030000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_GET(x) \
   (((x) & 0x00030000) >> 16)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_SET(x) \
   (((x) << 16) & 0x00030000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000) | ((r) & 0xfffcffff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.default_tbl_id5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_MSB 15
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_LSB 14
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_FIELD_MASK 0x0000c000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_GET(x) \
   (((x) & 0x0000c000) >> 14)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_SET(x) \
   (((x) << 14) & 0x0000c000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000) | ((r) & 0xffff3fff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.rc_tbl_id5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_MSB 13
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_LSB 12
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_FIELD_MASK 0x00003000
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_GET(x) \
   (((x) & 0x00003000) >> 12)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_SET(x) \
   (((x) << 12) & 0x00003000)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000) | ((r) & 0xffffcfff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.cfg_tbl_id5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_MSB 11
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_LSB 10
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_FIELD_MASK 0x00000c00
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_GET(x) \
   (((x) & 0x00000c00) >> 10)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_SET(x) \
   (((x) << 10) & 0x00000c00)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.memio_tbl_id5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_MSB 9
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_LSB 8
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_FIELD_MASK 0x00000300
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_GET(x) \
   (((x) & 0x00000300) >> 8)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_SET(x) \
   (((x) << 8) & 0x00000300)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.default_tbl_id4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_MSB 7
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_LSB 6
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_FIELD_MASK 0x000000c0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_GET(x) \
   (((x) & 0x000000c0) >> 6)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_SET(x) \
   (((x) << 6) & 0x000000c0)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.rc_tbl_id4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_MSB 5
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_LSB 4
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_FIELD_MASK 0x00000030
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_GET(x) \
   (((x) & 0x00000030) >> 4)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_SET(x) \
   (((x) << 4) & 0x00000030)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.cfg_tbl_id4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_MSB 3
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_LSB 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_FIELD_MASK 0x0000000c
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_GET(x) \
   (((x) & 0x0000000c) >> 2)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_SET(x) \
   (((x) << 2) & 0x0000000c)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: cap_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.memio_tbl_id4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_MSB 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_LSB 0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_WIDTH 2
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_RESET 0x0
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_FIELD_MASK 0x00000003
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_GET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_SET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pxb_csr::cfg_tgt_rc_key                              */
/* Register template: cap_pxb_csr::cfg_tgt_rc_key                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 944 */
/* Field member: cap_pxb_csr::cfg_tgt_rc_key.sel                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_SEL_MSB 1
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_SEL_LSB 0
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_SEL_WIDTH 2
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_SEL_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_SEL_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_SEL_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_SEL_FIELD_MASK 0x00000003
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_SEL_GET(x) ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_SEL_SET(x) ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_TGT_RC_KEY_SEL_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: cap_pxb_csr::cfg_pcie_local_memaddr_decode          */
/* Wide Register template: cap_pxb_csr::cfg_pcie_local_memaddr_decode      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 950 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_SIZE 0x4
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4 */
/* Register template: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 950 */
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region10_1_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_MSB 31
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_LSB 30
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_WIDTH 2
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_FIELD_MASK 0xc0000000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region9 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_MSB 29
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_LSB 27
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_FIELD_MASK 0x38000000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_GET(x) \
   (((x) & 0x38000000) >> 27)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_SET(x) \
   (((x) << 27) & 0x38000000)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_MODIFY(r, x) \
   ((((x) << 27) & 0x38000000) | ((r) & 0xc7ffffff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_MSB 26
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_LSB 24
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_FIELD_MASK 0x07000000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_GET(x) \
   (((x) & 0x07000000) >> 24)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_SET(x) \
   (((x) << 24) & 0x07000000)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_MODIFY(r, x) \
   ((((x) << 24) & 0x07000000) | ((r) & 0xf8ffffff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_MSB 23
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_LSB 21
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_FIELD_MASK 0x00e00000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_GET(x) \
   (((x) & 0x00e00000) >> 21)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_SET(x) \
   (((x) << 21) & 0x00e00000)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_MODIFY(r, x) \
   ((((x) << 21) & 0x00e00000) | ((r) & 0xff1fffff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_MSB 20
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_LSB 18
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_FIELD_MASK 0x001c0000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_GET(x) \
   (((x) & 0x001c0000) >> 18)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_SET(x) \
   (((x) << 18) & 0x001c0000)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_MODIFY(r, x) \
   ((((x) << 18) & 0x001c0000) | ((r) & 0xffe3ffff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_MSB 17
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_LSB 15
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_FIELD_MASK 0x00038000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_GET(x) \
   (((x) & 0x00038000) >> 15)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_SET(x) \
   (((x) << 15) & 0x00038000)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_MODIFY(r, x) \
   ((((x) << 15) & 0x00038000) | ((r) & 0xfffc7fff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_MSB 14
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_LSB 12
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_FIELD_MASK 0x00007000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_GET(x) \
   (((x) & 0x00007000) >> 12)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_SET(x) \
   (((x) << 12) & 0x00007000)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_MODIFY(r, x) \
   ((((x) << 12) & 0x00007000) | ((r) & 0xffff8fff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_MSB 11
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_LSB 9
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_FIELD_MASK 0x00000e00
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_GET(x) \
   (((x) & 0x00000e00) >> 9)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_SET(x) \
   (((x) << 9) & 0x00000e00)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_MODIFY(r, x) \
   ((((x) << 9) & 0x00000e00) | ((r) & 0xfffff1ff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_MSB 8
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_LSB 6
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_FIELD_MASK 0x000001c0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_SET(x) \
   (((x) << 6) & 0x000001c0)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_MSB 5
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_LSB 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_FIELD_MASK 0x00000038
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_GET(x) \
   (((x) & 0x00000038) >> 3)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_SET(x) \
   (((x) << 3) & 0x00000038)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_MSB 2
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_LSB 0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_FIELD_MASK 0x00000007
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_GET(x) \
   ((x) & 0x00000007)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_SET(x) \
   ((x) & 0x00000007)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4 */
/* Register template: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 950 */
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.atomic_page_id_7_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_MSB 31
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_LSB 24
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_WIDTH 8
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_RESET 0xff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.rc_cfg */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_MSB 23
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_LSB 20
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_WIDTH 4
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_RESET 0xf
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_FIELD_MASK 0x00f00000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_GET(x) \
   (((x) & 0x00f00000) >> 20)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_SET(x) \
   (((x) << 20) & 0x00f00000)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000) | ((r) & 0xff0fffff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.atomic */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_MSB 19
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_LSB 16
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_WIDTH 4
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_RESET 0xf
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_FIELD_MASK 0x000f0000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_GET(x) \
   (((x) & 0x000f0000) >> 16)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_SET(x) \
   (((x) << 16) & 0x000f0000)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.region15 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_MSB 15
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_LSB 13
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_FIELD_MASK 0x0000e000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_GET(x) \
   (((x) & 0x0000e000) >> 13)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_SET(x) \
   (((x) << 13) & 0x0000e000)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_MODIFY(r, x) \
   ((((x) << 13) & 0x0000e000) | ((r) & 0xffff1fff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.region14 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_MSB 12
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_LSB 10
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_FIELD_MASK 0x00001c00
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_GET(x) \
   (((x) & 0x00001c00) >> 10)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_SET(x) \
   (((x) << 10) & 0x00001c00)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_MODIFY(r, x) \
   ((((x) << 10) & 0x00001c00) | ((r) & 0xffffe3ff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.region13 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_MSB 9
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_LSB 7
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_FIELD_MASK 0x00000380
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_GET(x) \
   (((x) & 0x00000380) >> 7)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_SET(x) \
   (((x) << 7) & 0x00000380)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_MODIFY(r, x) \
   ((((x) << 7) & 0x00000380) | ((r) & 0xfffffc7f))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.region12 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_MSB 6
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_LSB 4
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_FIELD_MASK 0x00000070
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_GET(x) \
   (((x) & 0x00000070) >> 4)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_SET(x) \
   (((x) << 4) & 0x00000070)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070) | ((r) & 0xffffff8f))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.region11 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_MSB 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_LSB 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_WIDTH 3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_FIELD_MASK 0x0000000e
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_GET(x) \
   (((x) & 0x0000000e) >> 1)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_SET(x) \
   (((x) << 1) & 0x0000000e)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000e) | ((r) & 0xfffffff1))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.region10_2_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_MSB 0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_LSB 0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_WIDTH 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_RESET 0x0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4 */
/* Register template: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 950 */
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4.rc_io64k_1_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_MSB 31
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_LSB 30
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_WIDTH 2
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_RESET 0x3
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_FIELD_MASK 0xc0000000
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4.rc_cfg_page_id */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_MSB 29
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_LSB 11
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_WIDTH 19
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_RESET 0x7ffff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_FIELD_MASK 0x3ffff800
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_GET(x) \
   (((x) & 0x3ffff800) >> 11)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_SET(x) \
   (((x) << 11) & 0x3ffff800)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_MODIFY(r, x) \
   ((((x) << 11) & 0x3ffff800) | ((r) & 0xc00007ff))
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4.atomic_page_id_18_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_MSB 10
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_LSB 0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_WIDTH 11
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_RESET 0x7ff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_FIELD_MASK 0x000007ff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_GET(x) \
   ((x) & 0x000007ff)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_SET(x) \
   ((x) & 0x000007ff)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_3_4 */
/* Register template: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_3_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 950 */
/* Field member: cap_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_3_4.rc_io64k_18_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_MSB 16
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_LSB 0
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_WIDTH 17
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_RESET 0x1ffff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_FIELD_MASK 0x0001ffff
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Wide Register type: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr             */
/* Wide Register template: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 976 */
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_SIZE 0x2
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_0_2 */
/* Register template: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 976 */
/* Field member: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_0_2.base_35_2_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_35_2_31_0_MSB 31
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_35_2_31_0_LSB 0
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_35_2_31_0_WIDTH 32
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_35_2_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_35_2_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_35_2_31_0_RESET 0x00000000
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_35_2_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_35_2_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_35_2_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_35_2_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_1_2 */
/* Register template: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 976 */
/* Field member: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_1_2.base_35_2_33_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_35_2_33_32_MSB 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_35_2_33_32_LSB 0
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_35_2_33_32_WIDTH 2
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_35_2_33_32_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_35_2_33_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_35_2_33_32_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_35_2_33_32_FIELD_MASK 0x00000003
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_35_2_33_32_GET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_35_2_33_32_SET(x) \
   ((x) & 0x00000003)
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_35_2_33_32_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pxb_csr::cfg_tgt_rc_legacy_int_data                  */
/* Register template: cap_pxb_csr::cfg_tgt_rc_legacy_int_data              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 982 */
/* Field member: cap_pxb_csr::cfg_tgt_rc_legacy_int_data.val               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_MSB 31
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_LSB 0
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_WIDTH 32
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_RESET 0x00000000
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_tgt_pmt_grst                            */
/* Register template: cap_pxb_csr::cfg_tgt_pmt_grst                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 988 */
/* Field member: cap_pxb_csr::cfg_tgt_pmt_grst.vld                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_VLD_MSB 0
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_VLD_LSB 0
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_VLD_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_VLD_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_VLD_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_VLD_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_VLD_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_VLD_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_TGT_PMT_GRST_VLD_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_pxb_csr::cfg_tgt_pmt_ind                        */
/* Wide Register template: cap_pxb_csr::cfg_tgt_pmt_ind                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 995 */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_SIZE 0x4
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_0_4        */
/* Register template: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_0_4    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 995 */
/* Field member: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_0_4.key_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_MSB 31
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_LSB 0
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_WIDTH 32
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_RESET 0x00000000
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_1_4        */
/* Register template: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_1_4    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 995 */
/* Field member: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_1_4.key_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_MSB 31
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_LSB 0
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_WIDTH 32
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_RESET 0x00000000
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_2_4        */
/* Register template: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_2_4    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 995 */
/* Field member: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_2_4.mask_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_MSB 31
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_LSB 0
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_WIDTH 32
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_RESET 0x00000000
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_3_4        */
/* Register template: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_3_4    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 995 */
/* Field member: cap_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_3_4.mask_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_MSB 31
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_LSB 0
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_WIDTH 32
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_RESET 0x00000000
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_tgt_pmt_ind                             */
/* Register template: cap_pxb_csr::sta_tgt_pmt_ind                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1002 */
/* Field member: cap_pxb_csr::sta_tgt_pmt_ind.hit_addr                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_MSB 10
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_LSB 1
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_FIELD_MASK 0x000007fe
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_GET(x) (((x) & 0x000007fe) >> 1)
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_SET(x) \
   (((x) << 1) & 0x000007fe)
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_MODIFY(r, x) \
   ((((x) << 1) & 0x000007fe) | ((r) & 0xfffff801))
/* Field member: cap_pxb_csr::sta_tgt_pmt_ind.hit                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_MSB 0
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_LSB 0
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_PMT_IND_HIT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: cap_pxb_csr::dhs_tgt_pmt_ind                               */
/* Memory template: cap_pxb_csr::dhs_tgt_pmt_ind                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1008 */
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_SIZE 0x1
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_BYTE_SIZE 0x4
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRIES 0x1
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_MSB 1
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_WIDTH 2
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_MASK 0x03
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_GET(x) ((x) & 0x03)
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_SET(x) ((x) & 0x03)
/* Register member: cap_pxb_csr::dhs_tgt_pmt_ind.entry                     */
/* Register type referenced: cap_pxb_csr::dhs_tgt_pmt_ind::entry           */
/* Register template referenced: cap_pxb_csr::dhs_tgt_pmt_ind::entry       */
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_RESET_VALUE 0x00
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_RESET_MASK 0xfc
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_READ_MASK 0xff
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_WRITE_MASK 0x03

/* Register type: cap_pxb_csr::dhs_tgt_pmt_ind::entry                      */
/* Register template: cap_pxb_csr::dhs_tgt_pmt_ind::entry                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1015 */
/* Field member: cap_pxb_csr::dhs_tgt_pmt_ind::entry.cmd                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_MSB 1
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_LSB 0
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_WIDTH 2
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_READ_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_WRITE_ACCESS 1
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_FIELD_MASK 0x03
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_GET(x) ((x) & 0x03)
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_SET(x) ((x) & 0x03)
#define CAP_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_MODIFY(r, x) \
   (((x) & 0x03) | ((r) & 0xfc))

/* Register type: cap_pxb_csr::cfg_itr_ecc_disable                         */
/* Register template: cap_pxb_csr::cfg_itr_ecc_disable                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1020 */
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.cplbfr_dhs               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_MSB 17
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_LSB 17
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.cplbfr_det               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_MSB 16
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_LSB 16
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.cplbfr_cor               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_MSB 15
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_LSB 15
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.rdhdr_dhs                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_MSB 14
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_LSB 14
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.rdhdr_det                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_MSB 13
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_LSB 13
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.rdhdr_cor                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_MSB 12
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_LSB 12
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.wrhdr_dhs                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_MSB 11
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_LSB 11
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.wrhdr_det                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_MSB 10
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_LSB 10
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.wrhdr_cor                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_MSB 9
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_LSB 9
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.wrbfr_dhs                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_MSB 8
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_LSB 8
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.wrbfr_det                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_MSB 7
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_LSB 7
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.wrbfr_cor                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_MSB 6
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_LSB 6
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.portmap_dhs              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_MSB 5
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_LSB 5
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.portmap_det              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_MSB 4
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_LSB 4
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.portmap_cor              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_MSB 3
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_LSB 3
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.pcihdrt_dhs              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_MSB 2
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_LSB 2
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.pcihdrt_det              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_MSB 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_LSB 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::cfg_itr_ecc_disable.pcihdrt_cor              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_MSB 0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_LSB 0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::cfg_tgt_ecc_disable                         */
/* Register template: cap_pxb_csr::cfg_tgt_ecc_disable                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1043 */
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.rxcrbfr_dhs              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_MSB 29
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_LSB 26
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_WIDTH 4
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_FIELD_MASK 0x3c000000
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_GET(x) \
   (((x) & 0x3c000000) >> 26)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_SET(x) \
   (((x) << 26) & 0x3c000000)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_MODIFY(r, x) \
   ((((x) << 26) & 0x3c000000) | ((r) & 0xc3ffffff))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.rxcrbfr_det              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_MSB 25
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_LSB 22
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_WIDTH 4
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_FIELD_MASK 0x03c00000
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_GET(x) \
   (((x) & 0x03c00000) >> 22)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_SET(x) \
   (((x) << 22) & 0x03c00000)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000) | ((r) & 0xfc3fffff))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.rxcrbfr_cor              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_MSB 21
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_LSB 18
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_WIDTH 4
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_FIELD_MASK 0x003c0000
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_GET(x) \
   (((x) & 0x003c0000) >> 18)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_SET(x) \
   (((x) << 18) & 0x003c0000)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_MODIFY(r, x) \
   ((((x) << 18) & 0x003c0000) | ((r) & 0xffc3ffff))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.romask_dhs               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_MSB 17
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_LSB 17
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.romask_det               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_MSB 16
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_LSB 16
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.romask_cor               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_MSB 15
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_LSB 15
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.aximst_dhs               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_MSB 14
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_LSB 14
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.aximst_det               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_MSB 13
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_LSB 13
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.aximst_cor               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_MSB 12
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_LSB 12
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.cplst_dhs                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_MSB 11
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_LSB 11
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.cplst_det                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_MSB 10
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_LSB 10
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.cplst_cor                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_MSB 9
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_LSB 9
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.prt_dhs                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_MSB 8
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_LSB 8
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.prt_det                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_MSB 7
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_LSB 7
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.prt_cor                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_MSB 6
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_LSB 6
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.pmr_dhs                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_MSB 5
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_LSB 5
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.pmr_det                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_MSB 4
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_LSB 4
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.pmr_cor                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_MSB 3
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_LSB 3
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.rxinfo_dhs               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_MSB 2
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_LSB 2
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.rxinfo_det               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_MSB 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_LSB 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::cfg_tgt_ecc_disable.rxinfo_cor               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_MSB 0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_LSB 0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_itr_ecc_wrbfr_0                         */
/* Register template: cap_pxb_csr::sta_itr_ecc_wrbfr_0                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1070 */
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_0.addr                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_MSB 20
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_LSB 11
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_WIDTH 10
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_FIELD_MASK 0x001ff800
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_0.syndrome                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_MSB 10
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_WIDTH 9
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_0.correctable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_0.uncorrectable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_itr_ecc_wrbfr_1                         */
/* Register template: cap_pxb_csr::sta_itr_ecc_wrbfr_1                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1078 */
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_1.addr                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_MSB 20
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_LSB 11
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_WIDTH 10
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_FIELD_MASK 0x001ff800
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_1.syndrome                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_MSB 10
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_WIDTH 9
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_1.correctable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_1.uncorrectable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_itr_ecc_wrbfr_2                         */
/* Register template: cap_pxb_csr::sta_itr_ecc_wrbfr_2                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1086 */
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_2.addr                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_MSB 20
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_LSB 11
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_WIDTH 10
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_FIELD_MASK 0x001ff800
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_2.syndrome                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_MSB 10
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_WIDTH 9
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_2.correctable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_2.uncorrectable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_itr_ecc_wrbfr_3                         */
/* Register template: cap_pxb_csr::sta_itr_ecc_wrbfr_3                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1094 */
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_3.addr                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_MSB 20
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_LSB 11
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_WIDTH 10
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_FIELD_MASK 0x001ff800
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_3.syndrome                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_MSB 10
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_WIDTH 9
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_3.correctable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrbfr_3.uncorrectable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_itr_ecc_pcihdrt                         */
/* Register template: cap_pxb_csr::sta_itr_ecc_pcihdrt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1102 */
/* Field member: cap_pxb_csr::sta_itr_ecc_pcihdrt.addr                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_MSB 20
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_LSB 10
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_WIDTH 11
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_FIELD_MASK 0x001ffc00
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_GET(x) \
   (((x) & 0x001ffc00) >> 10)
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_SET(x) \
   (((x) << 10) & 0x001ffc00)
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x001ffc00) | ((r) & 0xffe003ff))
/* Field member: cap_pxb_csr::sta_itr_ecc_pcihdrt.syndrome                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_MSB 9
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxb_csr::sta_itr_ecc_pcihdrt.correctable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_itr_ecc_pcihdrt.uncorrectable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_itr_ecc_portmap                         */
/* Register template: cap_pxb_csr::sta_itr_ecc_portmap                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1111 */
/* Field member: cap_pxb_csr::sta_itr_ecc_portmap.addr                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_MSB 15
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_LSB 9
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_WIDTH 7
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_FIELD_MASK 0x0000fe00
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_GET(x) (((x) & 0x0000fe00) >> 9)
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_SET(x) \
   (((x) << 9) & 0x0000fe00)
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_MODIFY(r, x) \
   ((((x) << 9) & 0x0000fe00) | ((r) & 0xffff01ff))
/* Field member: cap_pxb_csr::sta_itr_ecc_portmap.syndrome                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_MSB 8
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_WIDTH 7
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_FIELD_MASK 0x000001fc
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_GET(x) \
   (((x) & 0x000001fc) >> 2)
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_SET(x) \
   (((x) << 2) & 0x000001fc)
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000001fc) | ((r) & 0xfffffe03))
/* Field member: cap_pxb_csr::sta_itr_ecc_portmap.correctable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_itr_ecc_portmap.uncorrectable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_itr_ecc_wrhdr                           */
/* Register template: cap_pxb_csr::sta_itr_ecc_wrhdr                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1120 */
/* Field member: cap_pxb_csr::sta_itr_ecc_wrhdr.addr                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_MSB 16
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_LSB 10
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_WIDTH 7
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_FIELD_MASK 0x0001fc00
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_GET(x) (((x) & 0x0001fc00) >> 10)
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_SET(x) \
   (((x) << 10) & 0x0001fc00)
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0001fc00) | ((r) & 0xfffe03ff))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrhdr.syndrome                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_MSB 9
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrhdr.correctable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_itr_ecc_wrhdr.uncorrectable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_itr_ecc_rdhdr                           */
/* Register template: cap_pxb_csr::sta_itr_ecc_rdhdr                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1129 */
/* Field member: cap_pxb_csr::sta_itr_ecc_rdhdr.addr                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_MSB 16
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_LSB 10
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_WIDTH 7
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_FIELD_MASK 0x0001fc00
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_GET(x) (((x) & 0x0001fc00) >> 10)
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_SET(x) \
   (((x) << 10) & 0x0001fc00)
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0001fc00) | ((r) & 0xfffe03ff))
/* Field member: cap_pxb_csr::sta_itr_ecc_rdhdr.syndrome                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_MSB 9
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxb_csr::sta_itr_ecc_rdhdr.correctable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_itr_ecc_rdhdr.uncorrectable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_itr_ecc_cplbfr                          */
/* Register template: cap_pxb_csr::sta_itr_ecc_cplbfr                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1138 */
/* Field member: cap_pxb_csr::sta_itr_ecc_cplbfr.addr                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_MSB 21
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_LSB 9
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_WIDTH 13
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_FIELD_MASK 0x003ffe00
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_GET(x) (((x) & 0x003ffe00) >> 9)
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_SET(x) (((x) << 9) & 0x003ffe00)
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_MODIFY(r, x) \
   ((((x) << 9) & 0x003ffe00) | ((r) & 0xffc001ff))
/* Field member: cap_pxb_csr::sta_itr_ecc_cplbfr.syndrome                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_MSB 8
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_WIDTH 7
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_FIELD_MASK 0x000001fc
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_GET(x) \
   (((x) & 0x000001fc) >> 2)
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_SET(x) \
   (((x) << 2) & 0x000001fc)
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000001fc) | ((r) & 0xfffffe03))
/* Field member: cap_pxb_csr::sta_itr_ecc_cplbfr.correctable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_itr_ecc_cplbfr.uncorrectable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_0                       */
/* Register template: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_0                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1147 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_0.addr                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_MSB 20
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_LSB 11
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_FIELD_MASK 0x001ff800
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_0.syndrome               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_MSB 10
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_WIDTH 9
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_0.correctable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_0.uncorrectable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_1                       */
/* Register template: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_1                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1155 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_1.addr                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_MSB 20
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_LSB 11
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_FIELD_MASK 0x001ff800
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_1.syndrome               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_MSB 10
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_WIDTH 9
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_1.correctable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_1.uncorrectable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_2                       */
/* Register template: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_2                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1163 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_2.addr                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_MSB 20
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_LSB 11
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_FIELD_MASK 0x001ff800
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_2.syndrome               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_MSB 10
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_WIDTH 9
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_2.correctable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_2.uncorrectable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_3                       */
/* Register template: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_3                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1171 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_3.addr                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_MSB 20
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_LSB 11
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_FIELD_MASK 0x001ff800
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_3.syndrome               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_MSB 10
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_WIDTH 9
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_3.correctable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxcrbfr_3.uncorrectable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_aximst_0                        */
/* Register template: cap_pxb_csr::sta_tgt_ecc_aximst_0                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1179 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_0.addr                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_MSB 17
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_LSB 11
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_WIDTH 7
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_FIELD_MASK 0x0003f800
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_GET(x) \
   (((x) & 0x0003f800) >> 11)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_SET(x) \
   (((x) << 11) & 0x0003f800)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x0003f800) | ((r) & 0xfffc07ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_0.syndrome                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_MSB 10
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_WIDTH 9
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_0.correctable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_0.uncorrectable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_aximst_1                        */
/* Register template: cap_pxb_csr::sta_tgt_ecc_aximst_1                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1187 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_1.addr                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_MSB 17
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_LSB 11
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_WIDTH 7
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_FIELD_MASK 0x0003f800
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_GET(x) \
   (((x) & 0x0003f800) >> 11)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_SET(x) \
   (((x) << 11) & 0x0003f800)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x0003f800) | ((r) & 0xfffc07ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_1.syndrome                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_MSB 10
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_WIDTH 9
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_1.correctable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_1.uncorrectable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_aximst_2                        */
/* Register template: cap_pxb_csr::sta_tgt_ecc_aximst_2                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1195 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_2.addr                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_MSB 17
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_LSB 11
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_WIDTH 7
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_FIELD_MASK 0x0003f800
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_GET(x) \
   (((x) & 0x0003f800) >> 11)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_SET(x) \
   (((x) << 11) & 0x0003f800)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x0003f800) | ((r) & 0xfffc07ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_2.syndrome                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_MSB 10
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_WIDTH 9
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_2.correctable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_2.uncorrectable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_aximst_3                        */
/* Register template: cap_pxb_csr::sta_tgt_ecc_aximst_3                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1203 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_3.addr                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_MSB 17
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_LSB 11
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_WIDTH 7
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_FIELD_MASK 0x0003f800
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_GET(x) \
   (((x) & 0x0003f800) >> 11)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_SET(x) \
   (((x) << 11) & 0x0003f800)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x0003f800) | ((r) & 0xfffc07ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_3.syndrome                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_MSB 10
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_WIDTH 9
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_3.correctable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_3.uncorrectable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_aximst_4                        */
/* Register template: cap_pxb_csr::sta_tgt_ecc_aximst_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1211 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_4.addr                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_MSB 17
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_LSB 11
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_WIDTH 7
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_FIELD_MASK 0x0003f800
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_GET(x) \
   (((x) & 0x0003f800) >> 11)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_SET(x) \
   (((x) << 11) & 0x0003f800)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x0003f800) | ((r) & 0xfffc07ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_4.syndrome                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_MSB 10
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_WIDTH 9
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_FIELD_MASK 0x000007fc
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_4.correctable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_aximst_4.uncorrectable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_rxinfo                          */
/* Register template: cap_pxb_csr::sta_tgt_ecc_rxinfo                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1219 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxinfo.addr                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_MSB 17
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_LSB 8
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_FIELD_MASK 0x0003ff00
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_GET(x) (((x) & 0x0003ff00) >> 8)
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_SET(x) (((x) << 8) & 0x0003ff00)
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_MODIFY(r, x) \
   ((((x) << 8) & 0x0003ff00) | ((r) & 0xfffc00ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxinfo.syndrome                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_MSB 7
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_WIDTH 6
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_FIELD_MASK 0x000000fc
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_GET(x) \
   (((x) & 0x000000fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_SET(x) \
   (((x) << 2) & 0x000000fc)
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000000fc) | ((r) & 0xffffff03))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxinfo.correctable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_rxinfo.uncorrectable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_cplst                           */
/* Register template: cap_pxb_csr::sta_tgt_ecc_cplst                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1227 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_cplst.addr                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_MSB 16
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_LSB 10
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_WIDTH 7
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_FIELD_MASK 0x0001fc00
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_GET(x) (((x) & 0x0001fc00) >> 10)
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_SET(x) \
   (((x) << 10) & 0x0001fc00)
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0001fc00) | ((r) & 0xfffe03ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_cplst.syndrome                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_MSB 9
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxb_csr::sta_tgt_ecc_cplst.correctable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_cplst.uncorrectable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_pmr                             */
/* Register template: cap_pxb_csr::sta_tgt_ecc_pmr                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1235 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_pmr.addr                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_ADDR_MSB 19
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_ADDR_LSB 10
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_ADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_ADDR_FIELD_MASK 0x000ffc00
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_ADDR_GET(x) (((x) & 0x000ffc00) >> 10)
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_ADDR_SET(x) (((x) << 10) & 0x000ffc00)
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_pmr.syndrome                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_MSB 9
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_GET(x) (((x) & 0x000003fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxb_csr::sta_tgt_ecc_pmr.correctable                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_pmr.uncorrectable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_prt                             */
/* Register template: cap_pxb_csr::sta_tgt_ecc_prt                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1243 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_prt.addr                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_ADDR_MSB 21
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_ADDR_LSB 10
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_ADDR_WIDTH 12
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_ADDR_FIELD_MASK 0x003ffc00
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_ADDR_GET(x) (((x) & 0x003ffc00) >> 10)
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_ADDR_SET(x) (((x) << 10) & 0x003ffc00)
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x003ffc00) | ((r) & 0xffc003ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_prt.syndrome                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_MSB 9
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_GET(x) (((x) & 0x000003fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxb_csr::sta_tgt_ecc_prt.correctable                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_prt.uncorrectable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_ecc_romask                          */
/* Register template: cap_pxb_csr::sta_tgt_ecc_romask                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1251 */
/* Field member: cap_pxb_csr::sta_tgt_ecc_romask.addr                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_MSB 15
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_LSB 9
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_WIDTH 7
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_FIELD_MASK 0x0000fe00
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_GET(x) (((x) & 0x0000fe00) >> 9)
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_SET(x) (((x) << 9) & 0x0000fe00)
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_MODIFY(r, x) \
   ((((x) << 9) & 0x0000fe00) | ((r) & 0xffff01ff))
/* Field member: cap_pxb_csr::sta_tgt_ecc_romask.syndrome                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_MSB 8
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_LSB 2
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_WIDTH 7
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_FIELD_MASK 0x000001fc
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_GET(x) \
   (((x) & 0x000001fc) >> 2)
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_SET(x) \
   (((x) << 2) & 0x000001fc)
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000001fc) | ((r) & 0xfffffe03))
/* Field member: cap_pxb_csr::sta_tgt_ecc_romask.correctable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_MSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_LSB 1
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_ecc_romask.uncorrectable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_MSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_LSB 0
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_pxb_csr::sat_tgt_rx_drop                        */
/* Wide Register template: cap_pxb_csr::sat_tgt_rx_drop                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1259 */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SIZE 0x2
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2        */
/* Register template: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1259 */
/* Field member: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2.port3   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_MSB 31
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_LSB 24
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2.port2   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_MSB 23
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_LSB 16
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2.port1   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_MSB 15
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_LSB 8
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2.port0   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_MSB 7
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_LSB 0
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2        */
/* Register template: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1259 */
/* Field member: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2.port7   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_MSB 31
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_LSB 24
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2.port6   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_MSB 23
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_LSB 16
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2.port5   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_MSB 15
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_LSB 8
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2.port4   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_MSB 7
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_LSB 0
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::cfg_tgt_vf_cfg_stride                       */
/* Register template: cap_pxb_csr::cfg_tgt_vf_cfg_stride                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1271 */
/* Field member: cap_pxb_csr::cfg_tgt_vf_cfg_stride.resource_dwsize        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_RESOURCE_DWSIZE_MSB 29
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_RESOURCE_DWSIZE_LSB 20
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_RESOURCE_DWSIZE_WIDTH 10
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_RESOURCE_DWSIZE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_RESOURCE_DWSIZE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_RESOURCE_DWSIZE_RESET 0x3ff
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_RESOURCE_DWSIZE_FIELD_MASK 0x3ff00000
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_RESOURCE_DWSIZE_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_RESOURCE_DWSIZE_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_RESOURCE_DWSIZE_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: cap_pxb_csr::cfg_tgt_vf_cfg_stride.f_shift                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_F_SHIFT_MSB 19
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_F_SHIFT_LSB 15
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_F_SHIFT_WIDTH 5
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_F_SHIFT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_F_SHIFT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_F_SHIFT_RESET 0x0a
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_F_SHIFT_FIELD_MASK 0x000f8000
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_F_SHIFT_GET(x) \
   (((x) & 0x000f8000) >> 15)
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_F_SHIFT_SET(x) \
   (((x) << 15) & 0x000f8000)
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_F_SHIFT_MODIFY(r, x) \
   ((((x) << 15) & 0x000f8000) | ((r) & 0xfff07fff))
/* Field member: cap_pxb_csr::cfg_tgt_vf_cfg_stride.d_shift                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_D_SHIFT_MSB 14
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_D_SHIFT_LSB 10
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_D_SHIFT_WIDTH 5
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_D_SHIFT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_D_SHIFT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_D_SHIFT_RESET 0x0d
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_D_SHIFT_FIELD_MASK 0x00007c00
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_D_SHIFT_GET(x) \
   (((x) & 0x00007c00) >> 10)
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_D_SHIFT_SET(x) \
   (((x) << 10) & 0x00007c00)
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_D_SHIFT_MODIFY(r, x) \
   ((((x) << 10) & 0x00007c00) | ((r) & 0xffff83ff))
/* Field member: cap_pxb_csr::cfg_tgt_vf_cfg_stride.b_shift                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_B_SHIFT_MSB 9
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_B_SHIFT_LSB 5
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_B_SHIFT_WIDTH 5
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_B_SHIFT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_B_SHIFT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_B_SHIFT_RESET 0x12
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_B_SHIFT_FIELD_MASK 0x000003e0
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_B_SHIFT_GET(x) \
   (((x) & 0x000003e0) >> 5)
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_B_SHIFT_SET(x) \
   (((x) << 5) & 0x000003e0)
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_B_SHIFT_MODIFY(r, x) \
   ((((x) << 5) & 0x000003e0) | ((r) & 0xfffffc1f))
/* Field member: cap_pxb_csr::cfg_tgt_vf_cfg_stride.p_shift                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_P_SHIFT_MSB 4
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_P_SHIFT_LSB 0
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_P_SHIFT_WIDTH 5
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_P_SHIFT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_P_SHIFT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_P_SHIFT_RESET 0x1a
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_P_SHIFT_FIELD_MASK 0x0000001f
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_P_SHIFT_GET(x) ((x) & 0x0000001f)
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_P_SHIFT_SET(x) ((x) & 0x0000001f)
#define CAP_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_P_SHIFT_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Wide Register type: cap_pxb_csr::sta_tgt_axi_pending                    */
/* Wide Register template: cap_pxb_csr::sta_tgt_axi_pending                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1281 */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_SIZE 0x2
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2 */
/* Register template: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1281 */
/* Field member: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2.ids_p3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_MSB 31
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_LSB 24
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2.ids_p2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_MSB 23
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_LSB 16
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2.ids_p1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_MSB 15
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_LSB 8
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2.ids_p0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_MSB 7
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_LSB 0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2 */
/* Register template: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1281 */
/* Field member: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2.ids_p7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_MSB 31
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_LSB 24
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2.ids_p6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_MSB 23
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_LSB 16
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2.ids_p5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_MSB 15
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_LSB 8
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2.ids_p4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_MSB 7
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_LSB 0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sta_tgt_ind_info                            */
/* Register template: cap_pxb_csr::sta_tgt_ind_info                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1293 */
/* Field member: cap_pxb_csr::sta_tgt_ind_info.ramaddr                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_MSB 7
#define CAP_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_LSB 1
#define CAP_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_WIDTH 7
#define CAP_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_FIELD_MASK 0x000000fe
#define CAP_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_GET(x) (((x) & 0x000000fe) >> 1)
#define CAP_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_SET(x) \
   (((x) << 1) & 0x000000fe)
#define CAP_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_MODIFY(r, x) \
   ((((x) << 1) & 0x000000fe) | ((r) & 0xffffff01))
/* Field member: cap_pxb_csr::sta_tgt_ind_info.pending                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_IND_INFO_PENDING_MSB 0
#define CAP_PXB_CSR_STA_TGT_IND_INFO_PENDING_LSB 0
#define CAP_PXB_CSR_STA_TGT_IND_INFO_PENDING_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_IND_INFO_PENDING_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_IND_INFO_PENDING_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_IND_INFO_PENDING_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_IND_INFO_PENDING_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_IND_INFO_PENDING_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_IND_INFO_PENDING_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_pxb_csr::cnt_itr_tot_axi_wr                     */
/* Wide Register template: cap_pxb_csr::cnt_itr_tot_axi_wr                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1299 */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_SIZE 0x2
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_0_2  */
/* Register template: cap_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1299 */
/* Field member: cap_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_0_2.req_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_MSB 31
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_LSB 0
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_1_2  */
/* Register template: cap_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1299 */
/* Field member: cap_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_1_2.req_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_MSB 7
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_LSB 0
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_itr_axi_wr64                       */
/* Wide Register template: cap_pxb_csr::cnt_itr_axi_wr64                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1306 */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_SIZE 0x2
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_0_2      */
/* Register template: cap_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_0_2  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1306 */
/* Field member: cap_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_0_2.req_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_MSB 31
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_LSB 0
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_1_2      */
/* Register template: cap_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_1_2  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1306 */
/* Field member: cap_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_1_2.req_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_MSB 7
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_LSB 0
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_itr_axi_wr256                      */
/* Wide Register template: cap_pxb_csr::cnt_itr_axi_wr256                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1313 */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_SIZE 0x2
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_0_2    */
/* Register template: cap_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1313 */
/* Field member: cap_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_0_2.req_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_MSB 31
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_LSB 0
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_1_2    */
/* Register template: cap_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1313 */
/* Field member: cap_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_1_2.req_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_MSB 7
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_LSB 0
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::sta_itr_tot_axi_wr                     */
/* Wide Register template: cap_pxb_csr::sta_itr_tot_axi_wr                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1320 */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_SIZE 0x2
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::sta_itr_tot_axi_wr::sta_itr_tot_axi_wr_0_2  */
/* Register template: cap_pxb_csr::sta_itr_tot_axi_wr::sta_itr_tot_axi_wr_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1320 */
/* Field member: cap_pxb_csr::sta_itr_tot_axi_wr::sta_itr_tot_axi_wr_0_2.num_bytes_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_NUM_BYTES_31_0_MSB 31
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_NUM_BYTES_31_0_LSB 0
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_NUM_BYTES_31_0_WIDTH 32
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_NUM_BYTES_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_NUM_BYTES_31_0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_NUM_BYTES_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_NUM_BYTES_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_NUM_BYTES_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_0_2_NUM_BYTES_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_itr_tot_axi_wr::sta_itr_tot_axi_wr_1_2  */
/* Register template: cap_pxb_csr::sta_itr_tot_axi_wr::sta_itr_tot_axi_wr_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1320 */
/* Field member: cap_pxb_csr::sta_itr_tot_axi_wr::sta_itr_tot_axi_wr_1_2.num_bytes_49_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_NUM_BYTES_49_32_MSB 17
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_NUM_BYTES_49_32_LSB 0
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_NUM_BYTES_49_32_WIDTH 18
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_NUM_BYTES_49_32_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_NUM_BYTES_49_32_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_NUM_BYTES_49_32_FIELD_MASK 0x0003ffff
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_NUM_BYTES_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_NUM_BYTES_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_WR_STA_ITR_TOT_AXI_WR_1_2_NUM_BYTES_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Wide Register type: cap_pxb_csr::sta_itr_tot_axi_rd                     */
/* Wide Register template: cap_pxb_csr::sta_itr_tot_axi_rd                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1327 */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_SIZE 0x2
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::sta_itr_tot_axi_rd::sta_itr_tot_axi_rd_0_2  */
/* Register template: cap_pxb_csr::sta_itr_tot_axi_rd::sta_itr_tot_axi_rd_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1327 */
/* Field member: cap_pxb_csr::sta_itr_tot_axi_rd::sta_itr_tot_axi_rd_0_2.num_bytes_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_NUM_BYTES_31_0_MSB 31
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_NUM_BYTES_31_0_LSB 0
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_NUM_BYTES_31_0_WIDTH 32
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_NUM_BYTES_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_NUM_BYTES_31_0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_NUM_BYTES_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_NUM_BYTES_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_NUM_BYTES_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_0_2_NUM_BYTES_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_itr_tot_axi_rd::sta_itr_tot_axi_rd_1_2  */
/* Register template: cap_pxb_csr::sta_itr_tot_axi_rd::sta_itr_tot_axi_rd_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1327 */
/* Field member: cap_pxb_csr::sta_itr_tot_axi_rd::sta_itr_tot_axi_rd_1_2.num_bytes_49_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_NUM_BYTES_49_32_MSB 17
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_NUM_BYTES_49_32_LSB 0
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_NUM_BYTES_49_32_WIDTH 18
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_NUM_BYTES_49_32_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_NUM_BYTES_49_32_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_NUM_BYTES_49_32_FIELD_MASK 0x0003ffff
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_NUM_BYTES_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_NUM_BYTES_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_PXB_CSR_STA_ITR_TOT_AXI_RD_STA_ITR_TOT_AXI_RD_1_2_NUM_BYTES_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Wide Register type: cap_pxb_csr::cnt_itr_tot_axi_rd                     */
/* Wide Register template: cap_pxb_csr::cnt_itr_tot_axi_rd                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1334 */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_SIZE 0x2
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_0_2  */
/* Register template: cap_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1334 */
/* Field member: cap_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_0_2.req_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_MSB 31
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_LSB 0
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_1_2  */
/* Register template: cap_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1334 */
/* Field member: cap_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_1_2.req_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_MSB 7
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_LSB 0
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_itr_axi_rd64                       */
/* Wide Register template: cap_pxb_csr::cnt_itr_axi_rd64                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1341 */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_SIZE 0x2
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_0_2      */
/* Register template: cap_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_0_2  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1341 */
/* Field member: cap_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_0_2.req_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_MSB 31
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_LSB 0
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_1_2      */
/* Register template: cap_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_1_2  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1341 */
/* Field member: cap_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_1_2.req_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_MSB 7
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_LSB 0
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_itr_axi_rd256                      */
/* Wide Register template: cap_pxb_csr::cnt_itr_axi_rd256                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1348 */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_SIZE 0x2
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_0_2    */
/* Register template: cap_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1348 */
/* Field member: cap_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_0_2.req_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_MSB 31
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_LSB 0
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_1_2    */
/* Register template: cap_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1348 */
/* Field member: cap_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_1_2.req_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_MSB 7
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_LSB 0
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_tgt_tot_axi_wr                     */
/* Wide Register template: cap_pxb_csr::cnt_tgt_tot_axi_wr                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1355 */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_SIZE 0x2
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_0_2  */
/* Register template: cap_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1355 */
/* Field member: cap_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_0_2.req_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_MSB 31
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_LSB 0
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_1_2  */
/* Register template: cap_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1355 */
/* Field member: cap_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_1_2.req_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_MSB 7
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_LSB 0
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_tgt_axi_wr64                       */
/* Wide Register template: cap_pxb_csr::cnt_tgt_axi_wr64                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1362 */
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_SIZE 0x2
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_0_2      */
/* Register template: cap_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_0_2  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1362 */
/* Field member: cap_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_0_2.req_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_MSB 31
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_LSB 0
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_1_2      */
/* Register template: cap_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_1_2  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1362 */
/* Field member: cap_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_1_2.req_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_MSB 7
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_LSB 0
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_tgt_db64_axi_wr                    */
/* Wide Register template: cap_pxb_csr::cnt_tgt_db64_axi_wr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1369 */
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_SIZE 0x2
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_0_2 */
/* Register template: cap_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1369 */
/* Field member: cap_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_0_2.req_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_MSB 31
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_LSB 0
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_1_2 */
/* Register template: cap_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1369 */
/* Field member: cap_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_1_2.req_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_MSB 7
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_LSB 0
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_tgt_db32_axi_wr                    */
/* Wide Register template: cap_pxb_csr::cnt_tgt_db32_axi_wr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1376 */
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_SIZE 0x2
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_0_2 */
/* Register template: cap_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1376 */
/* Field member: cap_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_0_2.req_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_MSB 31
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_LSB 0
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_1_2 */
/* Register template: cap_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1376 */
/* Field member: cap_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_1_2.req_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_MSB 7
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_LSB 0
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_tgt_rsp_ca_ur                      */
/* Wide Register template: cap_pxb_csr::cnt_tgt_rsp_ca_ur                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1383 */
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_SIZE 0x2
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_0_2    */
/* Register template: cap_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1383 */
/* Field member: cap_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_0_2.cnt_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_MSB 31
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_LSB 0
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_1_2    */
/* Register template: cap_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1383 */
/* Field member: cap_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_1_2.cnt_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_MSB 7
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_LSB 0
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_tgt_tot_axi_rd                     */
/* Wide Register template: cap_pxb_csr::cnt_tgt_tot_axi_rd                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1390 */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_SIZE 0x2
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_0_2  */
/* Register template: cap_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1390 */
/* Field member: cap_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_0_2.req_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_MSB 31
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_LSB 0
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_1_2  */
/* Register template: cap_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1390 */
/* Field member: cap_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_1_2.req_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_MSB 7
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_LSB 0
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_tgt_axi_rd64                       */
/* Wide Register template: cap_pxb_csr::cnt_tgt_axi_rd64                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1397 */
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_SIZE 0x2
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_0_2      */
/* Register template: cap_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_0_2  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1397 */
/* Field member: cap_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_0_2.req_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_MSB 31
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_LSB 0
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_1_2      */
/* Register template: cap_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_1_2  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1397 */
/* Field member: cap_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_1_2.req_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_MSB 7
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_LSB 0
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::sta_tgt_tot_axi_wr                     */
/* Wide Register template: cap_pxb_csr::sta_tgt_tot_axi_wr                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1404 */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_SIZE 0x2
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::sta_tgt_tot_axi_wr::sta_tgt_tot_axi_wr_0_2  */
/* Register template: cap_pxb_csr::sta_tgt_tot_axi_wr::sta_tgt_tot_axi_wr_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1404 */
/* Field member: cap_pxb_csr::sta_tgt_tot_axi_wr::sta_tgt_tot_axi_wr_0_2.num_bytes_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_NUM_BYTES_31_0_MSB 31
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_NUM_BYTES_31_0_LSB 0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_NUM_BYTES_31_0_WIDTH 32
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_NUM_BYTES_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_NUM_BYTES_31_0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_NUM_BYTES_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_NUM_BYTES_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_NUM_BYTES_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_0_2_NUM_BYTES_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_tgt_tot_axi_wr::sta_tgt_tot_axi_wr_1_2  */
/* Register template: cap_pxb_csr::sta_tgt_tot_axi_wr::sta_tgt_tot_axi_wr_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1404 */
/* Field member: cap_pxb_csr::sta_tgt_tot_axi_wr::sta_tgt_tot_axi_wr_1_2.num_bytes_49_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_NUM_BYTES_49_32_MSB 17
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_NUM_BYTES_49_32_LSB 0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_NUM_BYTES_49_32_WIDTH 18
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_NUM_BYTES_49_32_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_NUM_BYTES_49_32_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_NUM_BYTES_49_32_FIELD_MASK 0x0003ffff
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_NUM_BYTES_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_NUM_BYTES_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_WR_STA_TGT_TOT_AXI_WR_1_2_NUM_BYTES_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Wide Register type: cap_pxb_csr::sta_tgt_tot_axi_rd                     */
/* Wide Register template: cap_pxb_csr::sta_tgt_tot_axi_rd                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1411 */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_SIZE 0x2
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::sta_tgt_tot_axi_rd::sta_tgt_tot_axi_rd_0_2  */
/* Register template: cap_pxb_csr::sta_tgt_tot_axi_rd::sta_tgt_tot_axi_rd_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1411 */
/* Field member: cap_pxb_csr::sta_tgt_tot_axi_rd::sta_tgt_tot_axi_rd_0_2.num_bytes_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_NUM_BYTES_31_0_MSB 31
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_NUM_BYTES_31_0_LSB 0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_NUM_BYTES_31_0_WIDTH 32
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_NUM_BYTES_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_NUM_BYTES_31_0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_NUM_BYTES_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_NUM_BYTES_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_NUM_BYTES_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_0_2_NUM_BYTES_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_tgt_tot_axi_rd::sta_tgt_tot_axi_rd_1_2  */
/* Register template: cap_pxb_csr::sta_tgt_tot_axi_rd::sta_tgt_tot_axi_rd_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1411 */
/* Field member: cap_pxb_csr::sta_tgt_tot_axi_rd::sta_tgt_tot_axi_rd_1_2.num_bytes_49_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_NUM_BYTES_49_32_MSB 17
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_NUM_BYTES_49_32_LSB 0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_NUM_BYTES_49_32_WIDTH 18
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_NUM_BYTES_49_32_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_NUM_BYTES_49_32_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_NUM_BYTES_49_32_FIELD_MASK 0x0003ffff
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_NUM_BYTES_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_NUM_BYTES_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_PXB_CSR_STA_TGT_TOT_AXI_RD_STA_TGT_TOT_AXI_RD_1_2_NUM_BYTES_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: cap_pxb_csr::sta_itr_axi_wr_num_ids                      */
/* Register template: cap_pxb_csr::sta_itr_axi_wr_num_ids                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1418 */
/* Field member: cap_pxb_csr::sta_itr_axi_wr_num_ids.pending               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_MSB 7
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_LSB 0
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_GET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_SET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sta_itr_axi_rd_num_ids                      */
/* Register template: cap_pxb_csr::sta_itr_axi_rd_num_ids                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1423 */
/* Field member: cap_pxb_csr::sta_itr_axi_rd_num_ids.pending               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_MSB 7
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_LSB 0
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_GET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_SET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_itr_tot_msg                        */
/* Wide Register template: cap_pxb_csr::cnt_itr_tot_msg                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1428 */
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_SIZE 0x2
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_0_2        */
/* Register template: cap_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_0_2    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1428 */
/* Field member: cap_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_0_2.sent_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_MSB 31
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_LSB 0
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_1_2        */
/* Register template: cap_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_1_2    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1428 */
/* Field member: cap_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_1_2.sent_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_MSB 7
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_LSB 0
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_itr_intx_assert_msg                */
/* Wide Register template: cap_pxb_csr::cnt_itr_intx_assert_msg            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1435 */
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_SIZE 0x2
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_0_2 */
/* Register template: cap_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1435 */
/* Field member: cap_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_0_2.sent_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_MSB 31
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_LSB 0
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_1_2 */
/* Register template: cap_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1435 */
/* Field member: cap_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_1_2.sent_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_MSB 7
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_LSB 0
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cnt_itr_tot_atomic_req                 */
/* Wide Register template: cap_pxb_csr::cnt_itr_tot_atomic_req             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1442 */
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_SIZE 0x2
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_0_2 */
/* Register template: cap_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1442 */
/* Field member: cap_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_0_2.sent_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_MSB 31
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_LSB 0
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_WIDTH 32
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_1_2 */
/* Register template: cap_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1442 */
/* Field member: cap_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_1_2.sent_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_MSB 7
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_LSB 0
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_WIDTH 8
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sta_tgt_marker_rx                           */
/* Register template: cap_pxb_csr::sta_tgt_marker_rx                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1449 */
/* Field member: cap_pxb_csr::sta_tgt_marker_rx.port7                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT7_MSB 7
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT7_LSB 7
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT7_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT7_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT7_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT7_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT7_GET(x) (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT7_SET(x) (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::sta_tgt_marker_rx.port6                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT6_MSB 6
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT6_LSB 6
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT6_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT6_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT6_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT6_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT6_GET(x) (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT6_SET(x) (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::sta_tgt_marker_rx.port5                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT5_MSB 5
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT5_LSB 5
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT5_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT5_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT5_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT5_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT5_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT5_SET(x) (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::sta_tgt_marker_rx.port4                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT4_MSB 4
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT4_LSB 4
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT4_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT4_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT4_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT4_SET(x) (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::sta_tgt_marker_rx.port3                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT3_MSB 3
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT3_LSB 3
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT3_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT3_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT3_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT3_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT3_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT3_SET(x) (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::sta_tgt_marker_rx.port2                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT2_MSB 2
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT2_LSB 2
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT2_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT2_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT2_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT2_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::sta_tgt_marker_rx.port1                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT1_MSB 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT1_LSB 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT1_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT1_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT1_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT1_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT1_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT1_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_marker_rx.port0                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT0_MSB 0
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT0_LSB 0
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT0_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT0_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT0_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT0_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_MARKER_RX_PORT0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_pxb_csr::sta_tgt_req_debug                      */
/* Wide Register template: cap_pxb_csr::sta_tgt_req_debug                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1461 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_SIZE 0x4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4    */
/* Register template: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1461 */
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.axi_fifo_rdy_3_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_MSB 31
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_LSB 28
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_WIDTH 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_FIELD_MASK 0xf0000000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.tgt_req_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_MSB 27
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_LSB 20
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_FIELD_MASK 0x0ff00000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_GET(x) \
   (((x) & 0x0ff00000) >> 20)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_SET(x) \
   (((x) << 20) & 0x0ff00000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_MODIFY(r, x) \
   ((((x) << 20) & 0x0ff00000) | ((r) & 0xf00fffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg9_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_MSB 19
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_LSB 19
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_FIELD_MASK 0x00080000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg8_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_MSB 18
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_LSB 18
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_FIELD_MASK 0x00040000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg7_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_MSB 17
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_LSB 17
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg6_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_MSB 16
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_LSB 16
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg5_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_MSB 15
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_LSB 15
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg4_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_MSB 14
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_LSB 14
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg3_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_MSB 13
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_LSB 13
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg2_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_MSB 12
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_LSB 12
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg1_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_MSB 11
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_LSB 11
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg0_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_MSB 10
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_LSB 10
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg9_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_MSB 9
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_LSB 9
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg8_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_MSB 8
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_LSB 8
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg7_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_MSB 7
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_LSB 7
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg6_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_MSB 6
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_LSB 6
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg5_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_MSB 5
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_LSB 5
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg4_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_MSB 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_LSB 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg3_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_MSB 3
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_LSB 3
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg2_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_MSB 2
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_LSB 2
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg1_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_MSB 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_LSB 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg0_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_MSB 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_LSB 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4    */
/* Register template: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1461 */
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.m_axi_arvalid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_MSB 31
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_LSB 31
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_FIELD_MASK 0x80000000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.m_axi_awvalid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_MSB 30
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_LSB 30
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_FIELD_MASK 0x40000000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.hw_rsp_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_MSB 29
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_LSB 29
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_FIELD_MASK 0x20000000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.rxcfg0_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_MSB 28
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_LSB 28
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_FIELD_MASK 0x10000000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.tgt_cnxt_xn_pnd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_MSB 27
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_LSB 20
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_FIELD_MASK 0x0ff00000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_GET(x) \
   (((x) & 0x0ff00000) >> 20)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_SET(x) \
   (((x) << 20) & 0x0ff00000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_MODIFY(r, x) \
   ((((x) << 20) & 0x0ff00000) | ((r) & 0xf00fffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.notify_full */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_MSB 19
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_LSB 12
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_FIELD_MASK 0x000ff000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_GET(x) \
   (((x) & 0x000ff000) >> 12)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_SET(x) \
   (((x) << 12) & 0x000ff000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_MODIFY(r, x) \
   ((((x) << 12) & 0x000ff000) | ((r) & 0xfff00fff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.axi_fifo_notempty */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_MSB 11
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_LSB 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_WIDTH 8
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_FIELD_MASK 0x00000ff0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.axi_fifo_rdy_7_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_MSB 3
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_LSB 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_WIDTH 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_FIELD_MASK 0x0000000f
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4    */
/* Register template: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1461 */
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.s7_ax_state5_2_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_MSB 31
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_LSB 29
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_WIDTH 3
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_FIELD_MASK 0xe0000000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.s7_ax_state4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_MSB 28
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_LSB 25
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_WIDTH 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_FIELD_MASK 0x1e000000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_GET(x) \
   (((x) & 0x1e000000) >> 25)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_SET(x) \
   (((x) << 25) & 0x1e000000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_MODIFY(r, x) \
   ((((x) << 25) & 0x1e000000) | ((r) & 0xe1ffffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.s7_ax_state3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_MSB 24
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_LSB 21
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_WIDTH 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_FIELD_MASK 0x01e00000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_GET(x) \
   (((x) & 0x01e00000) >> 21)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_SET(x) \
   (((x) << 21) & 0x01e00000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_MODIFY(r, x) \
   ((((x) << 21) & 0x01e00000) | ((r) & 0xfe1fffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.s7_ax_state2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_MSB 20
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_LSB 17
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_WIDTH 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_FIELD_MASK 0x001e0000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_GET(x) \
   (((x) & 0x001e0000) >> 17)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_SET(x) \
   (((x) << 17) & 0x001e0000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000) | ((r) & 0xffe1ffff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.s7_ax_state1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_MSB 16
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_LSB 13
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_WIDTH 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_FIELD_MASK 0x0001e000
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_GET(x) \
   (((x) & 0x0001e000) >> 13)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_SET(x) \
   (((x) << 13) & 0x0001e000)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_MODIFY(r, x) \
   ((((x) << 13) & 0x0001e000) | ((r) & 0xfffe1fff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.s7_ax_state0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_MSB 12
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_LSB 9
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_WIDTH 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_FIELD_MASK 0x00001e00
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_GET(x) \
   (((x) & 0x00001e00) >> 9)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_SET(x) \
   (((x) << 9) & 0x00001e00)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_MODIFY(r, x) \
   ((((x) << 9) & 0x00001e00) | ((r) & 0xffffe1ff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.tgt_rsp_tx_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_MSB 8
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_LSB 8
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_bready */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_MSB 7
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_LSB 7
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_bvalid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_MSB 6
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_LSB 6
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_rready */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_MSB 5
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_LSB 5
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_rvalid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_MSB 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_LSB 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_wready */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_MSB 3
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_LSB 3
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_arready */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_MSB 2
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_LSB 2
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_awready */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_MSB 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_LSB 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_wvalid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_MSB 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_LSB 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4    */
/* Register template: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1461 */
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4.s7_ax_state7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_MSB 8
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_LSB 5
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_WIDTH 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_FIELD_MASK 0x000001e0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_GET(x) \
   (((x) & 0x000001e0) >> 5)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_SET(x) \
   (((x) << 5) & 0x000001e0)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0) | ((r) & 0xfffffe1f))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4.s7_ax_state6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_MSB 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_LSB 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_WIDTH 4
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_FIELD_MASK 0x0000001e
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_GET(x) \
   (((x) & 0x0000001e) >> 1)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_SET(x) \
   (((x) << 1) & 0x0000001e)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_MODIFY(r, x) \
   ((((x) << 1) & 0x0000001e) | ((r) & 0xffffffe1))
/* Field member: cap_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4.s7_ax_state5_3_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_MSB 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_LSB 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_WIDTH 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_pxb_csr::sta_itr_req_debug                      */
/* Wide Register template: cap_pxb_csr::sta_itr_req_debug                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1511 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_SIZE 0x2
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2    */
/* Register template: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1511 */
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.tx_wrcnt_req_stall */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_TX_WRCNT_REQ_STALL_MSB 31
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_TX_WRCNT_REQ_STALL_LSB 31
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_TX_WRCNT_REQ_STALL_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_TX_WRCNT_REQ_STALL_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_TX_WRCNT_REQ_STALL_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_TX_WRCNT_REQ_STALL_FIELD_MASK 0x80000000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_TX_WRCNT_REQ_STALL_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_TX_WRCNT_REQ_STALL_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_TX_WRCNT_REQ_STALL_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.s5_seg_state */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_SEG_STATE_MSB 30
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_SEG_STATE_LSB 28
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_SEG_STATE_WIDTH 3
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_SEG_STATE_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_SEG_STATE_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_SEG_STATE_FIELD_MASK 0x70000000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_SEG_STATE_GET(x) \
   (((x) & 0x70000000) >> 28)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_SEG_STATE_SET(x) \
   (((x) << 28) & 0x70000000)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_SEG_STATE_MODIFY(r, x) \
   ((((x) << 28) & 0x70000000) | ((r) & 0x8fffffff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.s5_req_fifo_depth */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_REQ_FIFO_DEPTH_MSB 27
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_REQ_FIFO_DEPTH_LSB 25
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_REQ_FIFO_DEPTH_WIDTH 3
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_REQ_FIFO_DEPTH_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_REQ_FIFO_DEPTH_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_REQ_FIFO_DEPTH_FIELD_MASK 0x0e000000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_REQ_FIFO_DEPTH_GET(x) \
   (((x) & 0x0e000000) >> 25)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_REQ_FIFO_DEPTH_SET(x) \
   (((x) << 25) & 0x0e000000)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S5_REQ_FIFO_DEPTH_MODIFY(r, x) \
   ((((x) << 25) & 0x0e000000) | ((r) & 0xf1ffffff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.itr_cnxt_free_avl1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL1_MSB 24
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL1_LSB 24
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL1_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL1_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL1_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL1_FIELD_MASK 0x01000000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL1_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL1_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL1_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.itr_cnxt_free_avl0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL0_MSB 23
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL0_LSB 23
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL0_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL0_FIELD_MASK 0x00800000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL0_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL0_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_ITR_CNXT_FREE_AVL0_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.s0_tag_avl_vec */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_TAG_AVL_VEC_MSB 22
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_TAG_AVL_VEC_LSB 15
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_TAG_AVL_VEC_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_TAG_AVL_VEC_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_TAG_AVL_VEC_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_TAG_AVL_VEC_FIELD_MASK 0x007f8000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_TAG_AVL_VEC_GET(x) \
   (((x) & 0x007f8000) >> 15)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_TAG_AVL_VEC_SET(x) \
   (((x) << 15) & 0x007f8000)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_TAG_AVL_VEC_MODIFY(r, x) \
   ((((x) << 15) & 0x007f8000) | ((r) & 0xff807fff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.s0_port_space_avl_vec */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_PORT_SPACE_AVL_VEC_MSB 14
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_PORT_SPACE_AVL_VEC_LSB 7
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_PORT_SPACE_AVL_VEC_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_PORT_SPACE_AVL_VEC_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_PORT_SPACE_AVL_VEC_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_PORT_SPACE_AVL_VEC_FIELD_MASK 0x00007f80
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_PORT_SPACE_AVL_VEC_GET(x) \
   (((x) & 0x00007f80) >> 7)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_PORT_SPACE_AVL_VEC_SET(x) \
   (((x) << 7) & 0x00007f80)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_PORT_SPACE_AVL_VEC_MODIFY(r, x) \
   ((((x) << 7) & 0x00007f80) | ((r) & 0xffff807f))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.s0_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_RDY_MSB 6
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_RDY_LSB 6
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_RDY_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_RDY_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_RDY_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_S0_RDY_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.stg5_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG5_VLD_MSB 5
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG5_VLD_LSB 5
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG5_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG5_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG5_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG5_VLD_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG5_VLD_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG5_VLD_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG5_VLD_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.stg4_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG4_VLD_MSB 4
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG4_VLD_LSB 4
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG4_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG4_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG4_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG4_VLD_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG4_VLD_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG4_VLD_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG4_VLD_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.stg3_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG3_VLD_MSB 3
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG3_VLD_LSB 3
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG3_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG3_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG3_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG3_VLD_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG3_VLD_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG3_VLD_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG3_VLD_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.stg2_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG2_VLD_MSB 2
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG2_VLD_LSB 2
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG2_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG2_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG2_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG2_VLD_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG2_VLD_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG2_VLD_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG2_VLD_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.stg1_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG1_VLD_MSB 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG1_VLD_LSB 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG1_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG1_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG1_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG1_VLD_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG1_VLD_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG1_VLD_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG1_VLD_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_2.stg0_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG0_VLD_MSB 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG0_VLD_LSB 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG0_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG0_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG0_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG0_VLD_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG0_VLD_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG0_VLD_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_2_STG0_VLD_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2    */
/* Register template: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1511 */
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.rready */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RREADY_MSB 18
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RREADY_LSB 18
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RREADY_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RREADY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RREADY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RREADY_FIELD_MASK 0x00040000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RREADY_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RREADY_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RREADY_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.rvalid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RVALID_MSB 17
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RVALID_LSB 17
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RVALID_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RVALID_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RVALID_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RVALID_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RVALID_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RVALID_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RVALID_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.arready */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARREADY_MSB 16
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARREADY_LSB 16
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARREADY_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARREADY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARREADY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARREADY_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARREADY_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARREADY_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARREADY_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.arvalid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARVALID_MSB 15
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARVALID_LSB 15
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARVALID_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARVALID_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARVALID_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARVALID_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARVALID_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARVALID_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_ARVALID_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.wready */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WREADY_MSB 14
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WREADY_LSB 14
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WREADY_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WREADY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WREADY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WREADY_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WREADY_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WREADY_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WREADY_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.wvalid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WVALID_MSB 13
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WVALID_LSB 13
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WVALID_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WVALID_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WVALID_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WVALID_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WVALID_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WVALID_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_WVALID_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.awready */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWREADY_MSB 12
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWREADY_LSB 12
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWREADY_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWREADY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWREADY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWREADY_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWREADY_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWREADY_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWREADY_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.awvalid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWVALID_MSB 11
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWVALID_LSB 11
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWVALID_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWVALID_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWVALID_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWVALID_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWVALID_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWVALID_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_AWVALID_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.bready */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BREADY_MSB 10
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BREADY_LSB 10
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BREADY_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BREADY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BREADY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BREADY_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BREADY_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BREADY_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BREADY_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.bvalid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BVALID_MSB 9
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BVALID_LSB 9
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BVALID_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BVALID_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BVALID_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BVALID_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BVALID_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BVALID_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_BVALID_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.cpl_tx_rdy */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_RDY_MSB 8
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_RDY_LSB 8
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_RDY_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_RDY_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_RDY_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_RDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.cpl_tx_vld */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_VLD_MSB 7
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_VLD_LSB 7
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_VLD_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_VLD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_VLD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_VLD_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_VLD_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_VLD_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_TX_VLD_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.raw_cmd_pnd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RAW_CMD_PND_MSB 6
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RAW_CMD_PND_LSB 6
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RAW_CMD_PND_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RAW_CMD_PND_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RAW_CMD_PND_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RAW_CMD_PND_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RAW_CMD_PND_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RAW_CMD_PND_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_RAW_CMD_PND_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.req_eop_pnd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_REQ_EOP_PND_MSB 5
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_REQ_EOP_PND_LSB 5
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_REQ_EOP_PND_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_REQ_EOP_PND_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_REQ_EOP_PND_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_REQ_EOP_PND_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_REQ_EOP_PND_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_REQ_EOP_PND_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_REQ_EOP_PND_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.cpl_eop_pnd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_EOP_PND_MSB 4
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_EOP_PND_LSB 4
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_EOP_PND_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_EOP_PND_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_EOP_PND_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_EOP_PND_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_EOP_PND_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_EOP_PND_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_CPL_EOP_PND_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.s5_is_msg */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_MSG_MSB 3
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_MSG_LSB 3
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_MSG_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_MSG_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_MSG_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_MSG_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_MSG_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_MSG_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_MSG_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.s5_is_wr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_WR_MSB 2
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_WR_LSB 2
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_WR_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_WR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_WR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_WR_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_WR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_WR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_S5_IS_WR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.tx_wrcnt_raw_stall */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_RAW_STALL_MSB 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_RAW_STALL_LSB 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_RAW_STALL_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_RAW_STALL_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_RAW_STALL_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_RAW_STALL_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_RAW_STALL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_RAW_STALL_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_RAW_STALL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_2.tx_wrcnt_cpl_stall */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_CPL_STALL_MSB 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_CPL_STALL_LSB 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_CPL_STALL_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_CPL_STALL_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_CPL_STALL_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_CPL_STALL_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_CPL_STALL_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_CPL_STALL_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_2_TX_WRCNT_CPL_STALL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tgt_rxcrbfr_debug_0                     */
/* Register template: cap_pxb_csr::sta_tgt_rxcrbfr_debug_0                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1550 */
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_0.depth                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_MSB 29
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_LSB 20
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_FIELD_MASK 0x3ff00000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_0.raddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_MSB 19
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_LSB 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_FIELD_MASK 0x000ffc00
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_0.waddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_MSB 9
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_LSB 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_FIELD_MASK 0x000003ff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_GET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_SET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pxb_csr::sta_tgt_rxcrbfr_debug_1                     */
/* Register template: cap_pxb_csr::sta_tgt_rxcrbfr_debug_1                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1556 */
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_1.depth                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_MSB 29
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_LSB 20
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_FIELD_MASK 0x3ff00000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_1.raddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_MSB 19
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_LSB 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_FIELD_MASK 0x000ffc00
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_1.waddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_MSB 9
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_LSB 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_FIELD_MASK 0x000003ff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_GET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_SET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pxb_csr::sta_tgt_rxcrbfr_debug_2                     */
/* Register template: cap_pxb_csr::sta_tgt_rxcrbfr_debug_2                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1562 */
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_2.depth                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_MSB 29
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_LSB 20
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_FIELD_MASK 0x3ff00000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_2.raddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_MSB 19
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_LSB 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_FIELD_MASK 0x000ffc00
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_2.waddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_MSB 9
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_LSB 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_FIELD_MASK 0x000003ff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_GET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_SET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pxb_csr::sta_tgt_rxcrbfr_debug_3                     */
/* Register template: cap_pxb_csr::sta_tgt_rxcrbfr_debug_3                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1568 */
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_3.depth                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_MSB 29
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_LSB 20
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_FIELD_MASK 0x3ff00000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_3.raddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_MSB 19
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_LSB 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_FIELD_MASK 0x000ffc00
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_3.waddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_MSB 9
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_LSB 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_FIELD_MASK 0x000003ff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_GET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_SET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pxb_csr::sta_tgt_rxcrbfr_debug_4                     */
/* Register template: cap_pxb_csr::sta_tgt_rxcrbfr_debug_4                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1574 */
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_4.depth                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_MSB 29
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_LSB 20
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_FIELD_MASK 0x3ff00000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_4.raddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_MSB 19
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_LSB 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_FIELD_MASK 0x000ffc00
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_4.waddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_MSB 9
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_LSB 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_FIELD_MASK 0x000003ff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_GET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_SET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pxb_csr::sta_tgt_rxcrbfr_debug_5                     */
/* Register template: cap_pxb_csr::sta_tgt_rxcrbfr_debug_5                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1580 */
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_5.depth                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_MSB 29
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_LSB 20
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_FIELD_MASK 0x3ff00000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_5.raddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_MSB 19
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_LSB 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_FIELD_MASK 0x000ffc00
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_5.waddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_MSB 9
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_LSB 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_FIELD_MASK 0x000003ff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_GET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_SET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pxb_csr::sta_tgt_rxcrbfr_debug_6                     */
/* Register template: cap_pxb_csr::sta_tgt_rxcrbfr_debug_6                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1586 */
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_6.depth                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_MSB 29
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_LSB 20
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_FIELD_MASK 0x3ff00000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_6.raddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_MSB 19
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_LSB 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_FIELD_MASK 0x000ffc00
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_6.waddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_MSB 9
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_LSB 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_FIELD_MASK 0x000003ff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_GET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_SET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pxb_csr::sta_tgt_rxcrbfr_debug_7                     */
/* Register template: cap_pxb_csr::sta_tgt_rxcrbfr_debug_7                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1592 */
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_7.depth                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_MSB 29
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_LSB 20
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_FIELD_MASK 0x3ff00000
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_7.raddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_MSB 19
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_LSB 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_FIELD_MASK 0x000ffc00
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pxb_csr::sta_tgt_rxcrbfr_debug_7.waddr                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_MSB 9
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_LSB 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_WIDTH 10
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_FIELD_MASK 0x000003ff
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_GET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_SET(x) ((x) & 0x000003ff)
#define CAP_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Wide Register type: cap_pxb_csr::cfg_itr_raw_tlp                        */
/* Wide Register template: cap_pxb_csr::cfg_itr_raw_tlp                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_SIZE 0x10
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_BYTE_SIZE 0x40

/* Register type: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_0_12       */
/* Register template: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_0_12   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_0_12.dw0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_MSB 31
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_WIDTH 32
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_RESET 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_1_12       */
/* Register template: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_1_12   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_1_12.dw1    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_MSB 31
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_WIDTH 32
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_RESET 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_2_12       */
/* Register template: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_2_12   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_2_12.dw2    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_MSB 31
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_WIDTH 32
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_RESET 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_3_12       */
/* Register template: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_3_12   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_3_12.dw3    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_MSB 31
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_WIDTH 32
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_RESET 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_4_12       */
/* Register template: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_4_12   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_4_12.dw4    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_MSB 31
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_WIDTH 32
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_RESET 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_5_12       */
/* Register template: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_5_12   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_5_12.dw5    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_MSB 31
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_WIDTH 32
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_RESET 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_6_12       */
/* Register template: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_6_12   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_6_12.dw6    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_MSB 31
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_WIDTH 32
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_RESET 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_7_12       */
/* Register template: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_7_12   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_7_12.dw7    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_MSB 31
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_WIDTH 32
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_RESET 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_8_12       */
/* Register template: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_8_12   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_8_12.dw8    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_MSB 31
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_WIDTH 32
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_RESET 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_9_12       */
/* Register template: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_9_12   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_9_12.dw9    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_MSB 31
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_WIDTH 32
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_RESET 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_10_12      */
/* Register template: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_10_12  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_10_12.dw10  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_MSB 31
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_WIDTH 32
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_RESET 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_11_12      */
/* Register template: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_11_12  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_11_12.dw11  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_MSB 31
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_WIDTH 32
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_RESET 0x00000000
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_itr_raw_tlp_cmd                         */
/* Register template: cap_pxb_csr::cfg_itr_raw_tlp_cmd                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1615 */
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp_cmd.cmd_go                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_MSB 7
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_LSB 7
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp_cmd.port_id                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_MSB 6
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_LSB 4
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_WIDTH 3
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_FIELD_MASK 0x00000070
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_GET(x) \
   (((x) & 0x00000070) >> 4)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_SET(x) \
   (((x) << 4) & 0x00000070)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070) | ((r) & 0xffffff8f))
/* Field member: cap_pxb_csr::cfg_itr_raw_tlp_cmd.dw_cnt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_MSB 3
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_WIDTH 4
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_FIELD_MASK 0x0000000f
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_GET(x) ((x) & 0x0000000f)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_SET(x) ((x) & 0x0000000f)
#define CAP_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: cap_pxb_csr::sta_itr_raw_tlp_data                   */
/* Wide Register template: cap_pxb_csr::sta_itr_raw_tlp_data               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1624 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_SIZE 0x8
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_BYTE_SIZE 0x20

/* Register type: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_0_8 */
/* Register template: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_0_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1624 */
/* Field member: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_0_8.resp0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_MSB 31
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_LSB 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_WIDTH 32
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_1_8 */
/* Register template: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_1_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1624 */
/* Field member: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_1_8.resp1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_MSB 31
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_LSB 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_WIDTH 32
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_2_8 */
/* Register template: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_2_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1624 */
/* Field member: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_2_8.resp2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_MSB 31
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_LSB 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_WIDTH 32
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_3_8 */
/* Register template: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_3_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1624 */
/* Field member: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_3_8.resp3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_MSB 31
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_LSB 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_WIDTH 32
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_4_8 */
/* Register template: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_4_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1624 */
/* Field member: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_4_8.resp4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_MSB 31
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_LSB 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_WIDTH 32
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_5_8 */
/* Register template: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_5_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1624 */
/* Field member: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_5_8.resp5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_MSB 31
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_LSB 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_WIDTH 32
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_6_8 */
/* Register template: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_6_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1624 */
/* Field member: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_6_8.resp6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_MSB 31
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_LSB 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_WIDTH 32
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_7_8 */
/* Register template: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_7_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1624 */
/* Field member: cap_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_7_8.resp7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_MSB 31
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_LSB 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_WIDTH 32
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_itr_raw_tlp                             */
/* Register template: cap_pxb_csr::sta_itr_raw_tlp                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1636 */
/* Field member: cap_pxb_csr::sta_itr_raw_tlp.req_err                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_MSB 6
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_LSB 6
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_GET(x) (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_SET(x) (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::sta_itr_raw_tlp.cpl_timeout_err              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_MSB 5
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_LSB 5
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::sta_itr_raw_tlp.cpl_data_err                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_MSB 4
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_LSB 4
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::sta_itr_raw_tlp.cpl_stat                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_MSB 3
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_LSB 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_WIDTH 3
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_FIELD_MASK 0x0000000e
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_GET(x) (((x) & 0x0000000e) >> 1)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_SET(x) \
   (((x) << 1) & 0x0000000e)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000e) | ((r) & 0xfffffff1))
/* Field member: cap_pxb_csr::sta_itr_raw_tlp.resp_rdy                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_MSB 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_LSB 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_WIDTH 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_pxb_csr::sta_itr_tags_pending                   */
/* Wide Register template: cap_pxb_csr::sta_itr_tags_pending               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1645 */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_SIZE 0x2
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2 */
/* Register template: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1645 */
/* Field member: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2.port3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_MSB 31
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_LSB 24
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2.port2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_MSB 23
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_LSB 16
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2.port1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_MSB 15
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_LSB 8
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2.port0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_MSB 7
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_LSB 0
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2 */
/* Register template: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1645 */
/* Field member: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2.port7 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_MSB 31
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_LSB 24
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2.port6 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_MSB 23
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_LSB 16
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2.port5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_MSB 15
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_LSB 8
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2.port4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_MSB 7
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_LSB 0
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::sta_itr_portfifo_depth                 */
/* Wide Register template: cap_pxb_csr::sta_itr_portfifo_depth             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1657 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_SIZE 0x4
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_4 */
/* Register template: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1657 */
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_4.port1_rd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_RD_MSB 31
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_RD_LSB 24
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_RD_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_RD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_RD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_RD_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_RD_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_RD_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_RD_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_4.port1_wr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_WR_MSB 23
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_WR_LSB 16
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_WR_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_WR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_WR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_WR_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_WR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_WR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT1_WR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_4.port0_rd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_RD_MSB 15
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_RD_LSB 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_RD_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_RD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_RD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_RD_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_RD_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_RD_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_RD_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_4.port0_wr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_WR_MSB 7
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_WR_LSB 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_WR_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_WR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_WR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_WR_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_WR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_WR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_4_PORT0_WR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_4 */
/* Register template: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1657 */
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_4.port3_rd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_RD_MSB 31
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_RD_LSB 24
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_RD_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_RD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_RD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_RD_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_RD_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_RD_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_RD_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_4.port3_wr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_WR_MSB 23
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_WR_LSB 16
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_WR_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_WR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_WR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_WR_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_WR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_WR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT3_WR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_4.port2_rd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_RD_MSB 15
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_RD_LSB 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_RD_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_RD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_RD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_RD_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_RD_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_RD_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_RD_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_4.port2_wr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_WR_MSB 7
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_WR_LSB 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_WR_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_WR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_WR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_WR_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_WR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_WR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_4_PORT2_WR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_4 */
/* Register template: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1657 */
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_4.port5_rd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_RD_MSB 31
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_RD_LSB 24
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_RD_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_RD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_RD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_RD_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_RD_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_RD_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_RD_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_4.port5_wr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_WR_MSB 23
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_WR_LSB 16
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_WR_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_WR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_WR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_WR_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_WR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_WR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT5_WR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_4.port4_rd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_RD_MSB 15
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_RD_LSB 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_RD_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_RD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_RD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_RD_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_RD_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_RD_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_RD_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_4.port4_wr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_WR_MSB 7
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_WR_LSB 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_WR_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_WR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_WR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_WR_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_WR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_WR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_4_PORT4_WR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_4 */
/* Register template: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1657 */
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_4.port7_rd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_RD_MSB 31
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_RD_LSB 24
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_RD_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_RD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_RD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_RD_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_RD_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_RD_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_RD_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_4.port7_wr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_WR_MSB 23
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_WR_LSB 16
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_WR_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_WR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_WR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_WR_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_WR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_WR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT7_WR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_4.port6_rd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_RD_MSB 15
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_RD_LSB 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_RD_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_RD_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_RD_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_RD_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_RD_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_RD_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_RD_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_4.port6_wr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_WR_MSB 7
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_WR_LSB 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_WR_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_WR_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_WR_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_WR_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_WR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_WR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_4_PORT6_WR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sta_itr_atomic_seq_cnt                      */
/* Register template: cap_pxb_csr::sta_itr_atomic_seq_cnt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1677 */
/* Field member: cap_pxb_csr::sta_itr_atomic_seq_cnt.err_mask              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_MSB 31
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_LSB 0
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_WIDTH 32
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_itr_cnxt_pending                        */
/* Register template: cap_pxb_csr::sta_itr_cnxt_pending                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1682 */
/* Field member: cap_pxb_csr::sta_itr_cnxt_pending.num                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_MSB 7
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_LSB 0
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_WIDTH 8
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_READ_ACCESS 1
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_GET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_SET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::cfg_itr_atomic_seq_cnt                      */
/* Register template: cap_pxb_csr::cfg_itr_atomic_seq_cnt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1687 */
/* Field member: cap_pxb_csr::cfg_itr_atomic_seq_cnt.rst_mask              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_MSB 31
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_LSB 0
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_WIDTH 32
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_RESET 0x00000000
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_itr_axi_resp_order                      */
/* Register template: cap_pxb_csr::cfg_itr_axi_resp_order                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1692 */
/* Field member: cap_pxb_csr::cfg_itr_axi_resp_order.rd_id_limit           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_MSB 9
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_LSB 2
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_WIDTH 8
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_RESET 0x80
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_FIELD_MASK 0x000003fc
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxb_csr::cfg_itr_axi_resp_order.wr_strict             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_MSB 1
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_LSB 1
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::cfg_itr_axi_resp_order.rd_strict             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_MSB 0
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_LSB 0
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_WIDTH 1
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_pxb_csr::sat_tgt_ind_reason                     */
/* Wide Register template: cap_pxb_csr::sat_tgt_ind_reason                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1699 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SIZE 0x4
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4  */
/* Register template: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1699 */
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4.atomic */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_MSB 31
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_LSB 24
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4.msg */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_MSB 23
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_LSB 16
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4.prt_force */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_MSB 15
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_LSB 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4.pmr_force */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_MSB 7
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_LSB 0
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4  */
/* Register template: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1699 */
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4.db_pmv */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_MSB 31
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_LSB 24
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4.pmv */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_MSB 23
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_LSB 16
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4.unsupp */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_MSB 15
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_LSB 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4.poisoned */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_MSB 7
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_LSB 0
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4  */
/* Register template: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1699 */
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4.prt_oor */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_MSB 31
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_LSB 24
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4.pmr_prt_miss */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_MSB 23
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_LSB 16
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4.rc_vfid_miss */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_MSB 15
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_LSB 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4.pmt_miss */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_MSB 7
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_LSB 0
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_3_4  */
/* Register template: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_3_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1699 */
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_3_4.vfid_oor */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_MSB 15
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_LSB 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_3_4.bdf_wcard_oor */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_MSB 7
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_LSB 0
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sat_itr_req_err                             */
/* Register template: cap_pxb_csr::sat_itr_req_err                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1717 */
/* Field member: cap_pxb_csr::sat_itr_req_err.bus_master_dis               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_MSB 31
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_LSB 24
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sat_itr_req_err.pcihdrt_miss                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_MSB 23
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_LSB 16
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sat_itr_req_err.unsupp_rd                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_MSB 15
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_LSB 8
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sat_itr_req_err.unsupp_wr                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_MSB 7
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_LSB 0
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_GET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_SET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sat_itr_xfer_unexpected                     */
/* Register template: cap_pxb_csr::sat_itr_xfer_unexpected                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1725 */
/* Field member: cap_pxb_csr::sat_itr_xfer_unexpected.rd_narrow            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_MSB 31
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_LSB 24
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sat_itr_xfer_unexpected.wr_narrow            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_MSB 23
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_LSB 16
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sat_itr_xfer_unexpected.rd256x               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_MSB 15
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_LSB 8
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sat_itr_xfer_unexpected.wr256x               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_MSB 7
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_LSB 0
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_GET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_SET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sat_itr_cpl_err                             */
/* Register template: cap_pxb_csr::sat_itr_cpl_err                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1733 */
/* Field member: cap_pxb_csr::sat_itr_cpl_err.unexpected                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_MSB 31
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_LSB 24
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_FIELD_MASK 0xff000000
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_pxb_csr::sat_itr_cpl_err.cpl_stat                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_MSB 23
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_LSB 16
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sat_itr_cpl_err.rxbuf_ecc                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_MSB 15
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_LSB 8
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sat_itr_cpl_err.ecrc                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_MSB 7
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_LSB 0
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_GET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_SET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sat_itr_rsp_err                             */
/* Register template: cap_pxb_csr::sat_itr_rsp_err                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1742 */
/* Field member: cap_pxb_csr::sat_itr_rsp_err.cpl_timeout                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_MSB 15
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_LSB 8
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sat_itr_rsp_err.axi                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_AXI_MSB 7
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_AXI_LSB 0
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_AXI_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_AXI_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_AXI_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_AXI_RESET 0x00
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_AXI_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_AXI_GET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_AXI_SET(x) ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_RSP_ERR_AXI_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::sat_itr_req_portgate                        */
/* Register template: cap_pxb_csr::sat_itr_req_portgate                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1748 */
/* Field member: cap_pxb_csr::sat_itr_req_portgate.closed                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_MSB 15
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_LSB 0
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_WIDTH 16
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_RESET 0x0000
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_FIELD_MASK 0x0000ffff
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_GET(x) ((x) & 0x0000ffff)
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_SET(x) ((x) & 0x0000ffff)
#define CAP_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxb_csr::sat_tgt_rsp_err                             */
/* Register template: cap_pxb_csr::sat_tgt_rsp_err                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1753 */
/* Field member: cap_pxb_csr::sat_tgt_rsp_err.bresp_err                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_MSB 23
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_LSB 16
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_RESET 0x00
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_FIELD_MASK 0x00ff0000
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pxb_csr::sat_tgt_rsp_err.rresp_err                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_MSB 15
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_LSB 8
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_RESET 0x00
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_FIELD_MASK 0x0000ff00
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxb_csr::sat_tgt_rsp_err.ind_cnxt_mismatch            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_MSB 7
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_LSB 0
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_WIDTH 8
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_RESET 0x00
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::cfg_tgt_axi_attr                            */
/* Register template: cap_pxb_csr::cfg_tgt_axi_attr                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1760 */
/* Field member: cap_pxb_csr::cfg_tgt_axi_attr.lock                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_MSB 15
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_LSB 15
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_WIDTH 1
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_GET(x) (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_SET(x) (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::cfg_tgt_axi_attr.qos                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_MSB 14
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_LSB 11
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_WIDTH 4
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_RESET 0x0
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_FIELD_MASK 0x00007800
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_GET(x) (((x) & 0x00007800) >> 11)
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_SET(x) (((x) << 11) & 0x00007800)
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_MODIFY(r, x) \
   ((((x) << 11) & 0x00007800) | ((r) & 0xffff87ff))
/* Field member: cap_pxb_csr::cfg_tgt_axi_attr.prot                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_MSB 10
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_LSB 8
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_WIDTH 3
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_RESET 0x2
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_FIELD_MASK 0x00000700
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_GET(x) (((x) & 0x00000700) >> 8)
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_SET(x) (((x) << 8) & 0x00000700)
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000700) | ((r) & 0xfffff8ff))
/* Field member: cap_pxb_csr::cfg_tgt_axi_attr.awcache                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_MSB 7
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_LSB 4
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_WIDTH 4
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_RESET 0xf
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_FIELD_MASK 0x000000f0
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_GET(x) (((x) & 0x000000f0) >> 4)
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_pxb_csr::cfg_tgt_axi_attr.arcache                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_MSB 3
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_LSB 0
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_WIDTH 4
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_RESET 0xf
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_FIELD_MASK 0x0000000f
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_GET(x) ((x) & 0x0000000f)
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_SET(x) ((x) & 0x0000000f)
#define CAP_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_pxb_csr::cfg_debug_port                              */
/* Register template: cap_pxb_csr::cfg_debug_port                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1787 */
/* Field member: cap_pxb_csr::cfg_debug_port.enable                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_DEBUG_PORT_ENABLE_MSB 4
#define CAP_PXB_CSR_CFG_DEBUG_PORT_ENABLE_LSB 4
#define CAP_PXB_CSR_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define CAP_PXB_CSR_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define CAP_PXB_CSR_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_CFG_DEBUG_PORT_ENABLE_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_CFG_DEBUG_PORT_ENABLE_SET(x) (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::cfg_debug_port.select                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_DEBUG_PORT_SELECT_MSB 3
#define CAP_PXB_CSR_CFG_DEBUG_PORT_SELECT_LSB 0
#define CAP_PXB_CSR_CFG_DEBUG_PORT_SELECT_WIDTH 4
#define CAP_PXB_CSR_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_DEBUG_PORT_SELECT_RESET 0x0
#define CAP_PXB_CSR_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x0000000f
#define CAP_PXB_CSR_CFG_DEBUG_PORT_SELECT_GET(x) ((x) & 0x0000000f)
#define CAP_PXB_CSR_CFG_DEBUG_PORT_SELECT_SET(x) ((x) & 0x0000000f)
#define CAP_PXB_CSR_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_pxb_csr::cfg_diag_spare0                             */
/* Register template: cap_pxb_csr::cfg_diag_spare0                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1794 */
/* Field member: cap_pxb_csr::cfg_diag_spare0.data                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_DATA_MSB 31
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_DATA_LSB 0
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_DATA_WIDTH 32
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_DATA_RESET 0x00000000
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_DIAG_SPARE0_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_diag_spare0                             */
/* Register template: cap_pxb_csr::sta_diag_spare0                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1800 */
/* Field member: cap_pxb_csr::sta_diag_spare0.data                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_DIAG_SPARE0_DATA_MSB 31
#define CAP_PXB_CSR_STA_DIAG_SPARE0_DATA_LSB 0
#define CAP_PXB_CSR_STA_DIAG_SPARE0_DATA_WIDTH 32
#define CAP_PXB_CSR_STA_DIAG_SPARE0_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_STA_DIAG_SPARE0_DATA_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_DIAG_SPARE0_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_DIAG_SPARE0_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_DIAG_SPARE0_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_DIAG_SPARE0_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_diag_spare1                             */
/* Register template: cap_pxb_csr::cfg_diag_spare1                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1804 */
/* Field member: cap_pxb_csr::cfg_diag_spare1.data                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_DATA_MSB 31
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_DATA_LSB 0
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_DATA_WIDTH 32
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_DATA_RESET 0x00000000
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_DIAG_SPARE1_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_diag_spare1                             */
/* Register template: cap_pxb_csr::sta_diag_spare1                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1810 */
/* Field member: cap_pxb_csr::sta_diag_spare1.data                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_DIAG_SPARE1_DATA_MSB 31
#define CAP_PXB_CSR_STA_DIAG_SPARE1_DATA_LSB 0
#define CAP_PXB_CSR_STA_DIAG_SPARE1_DATA_WIDTH 32
#define CAP_PXB_CSR_STA_DIAG_SPARE1_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_STA_DIAG_SPARE1_DATA_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_DIAG_SPARE1_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_DIAG_SPARE1_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_DIAG_SPARE1_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_DIAG_SPARE1_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Register type: cap_pxb_csr::cfg_itr_rdlat_measure                  */
/* Wide Register template: cap_pxb_csr::cfg_itr_rdlat_measure              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1814 */
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_SIZE 0x2
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_0_2 */
/* Register template: cap_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1814 */
/* Field member: cap_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_0_2.thres1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_MSB 31
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_LSB 16
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_WIDTH 16
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_RESET 0x01f4
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_FIELD_MASK 0xffff0000
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_0_2.thres2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_MSB 15
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_WIDTH 16
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_RESET 0x03e8
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_FIELD_MASK 0x0000ffff
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_1_2 */
/* Register template: cap_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1814 */
/* Field member: cap_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_1_2.portid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_MSB 18
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_LSB 16
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_WIDTH 3
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_RESET 0x0
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_FIELD_MASK 0x00070000
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_GET(x) \
   (((x) & 0x00070000) >> 16)
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_SET(x) \
   (((x) << 16) & 0x00070000)
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_MODIFY(r, x) \
   ((((x) << 16) & 0x00070000) | ((r) & 0xfff8ffff))
/* Field member: cap_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_1_2.thres0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_MSB 15
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_LSB 0
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_WIDTH 16
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_RESET 0x00fa
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_FIELD_MASK 0x0000ffff
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_pxb_csr::sat_itr_rdlat0                         */
/* Wide Register template: cap_pxb_csr::sat_itr_rdlat0                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1823 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SIZE 0x2
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::sat_itr_rdlat0::sat_itr_rdlat0_0_2          */
/* Register template: cap_pxb_csr::sat_itr_rdlat0::sat_itr_rdlat0_0_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1823 */
/* Field member: cap_pxb_csr::sat_itr_rdlat0::sat_itr_rdlat0_0_2.num_samples_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_NUM_SAMPLES_31_0_MSB 31
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_NUM_SAMPLES_31_0_LSB 0
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_NUM_SAMPLES_31_0_WIDTH 32
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_NUM_SAMPLES_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_NUM_SAMPLES_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_NUM_SAMPLES_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_NUM_SAMPLES_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_NUM_SAMPLES_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_0_2_NUM_SAMPLES_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sat_itr_rdlat0::sat_itr_rdlat0_1_2          */
/* Register template: cap_pxb_csr::sat_itr_rdlat0::sat_itr_rdlat0_1_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1823 */
/* Field member: cap_pxb_csr::sat_itr_rdlat0::sat_itr_rdlat0_1_2.num_samples_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_NUM_SAMPLES_39_32_MSB 7
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_NUM_SAMPLES_39_32_LSB 0
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_NUM_SAMPLES_39_32_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_NUM_SAMPLES_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_NUM_SAMPLES_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_NUM_SAMPLES_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_NUM_SAMPLES_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_NUM_SAMPLES_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT0_SAT_ITR_RDLAT0_1_2_NUM_SAMPLES_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::sat_itr_rdlat1                         */
/* Wide Register template: cap_pxb_csr::sat_itr_rdlat1                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1827 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SIZE 0x2
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::sat_itr_rdlat1::sat_itr_rdlat1_0_2          */
/* Register template: cap_pxb_csr::sat_itr_rdlat1::sat_itr_rdlat1_0_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1827 */
/* Field member: cap_pxb_csr::sat_itr_rdlat1::sat_itr_rdlat1_0_2.num_samples_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_NUM_SAMPLES_31_0_MSB 31
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_NUM_SAMPLES_31_0_LSB 0
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_NUM_SAMPLES_31_0_WIDTH 32
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_NUM_SAMPLES_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_NUM_SAMPLES_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_NUM_SAMPLES_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_NUM_SAMPLES_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_NUM_SAMPLES_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_0_2_NUM_SAMPLES_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sat_itr_rdlat1::sat_itr_rdlat1_1_2          */
/* Register template: cap_pxb_csr::sat_itr_rdlat1::sat_itr_rdlat1_1_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1827 */
/* Field member: cap_pxb_csr::sat_itr_rdlat1::sat_itr_rdlat1_1_2.num_samples_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_NUM_SAMPLES_39_32_MSB 7
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_NUM_SAMPLES_39_32_LSB 0
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_NUM_SAMPLES_39_32_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_NUM_SAMPLES_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_NUM_SAMPLES_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_NUM_SAMPLES_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_NUM_SAMPLES_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_NUM_SAMPLES_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT1_SAT_ITR_RDLAT1_1_2_NUM_SAMPLES_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::sat_itr_rdlat2                         */
/* Wide Register template: cap_pxb_csr::sat_itr_rdlat2                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1831 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SIZE 0x2
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::sat_itr_rdlat2::sat_itr_rdlat2_0_2          */
/* Register template: cap_pxb_csr::sat_itr_rdlat2::sat_itr_rdlat2_0_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1831 */
/* Field member: cap_pxb_csr::sat_itr_rdlat2::sat_itr_rdlat2_0_2.num_samples_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_NUM_SAMPLES_31_0_MSB 31
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_NUM_SAMPLES_31_0_LSB 0
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_NUM_SAMPLES_31_0_WIDTH 32
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_NUM_SAMPLES_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_NUM_SAMPLES_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_NUM_SAMPLES_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_NUM_SAMPLES_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_NUM_SAMPLES_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_0_2_NUM_SAMPLES_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sat_itr_rdlat2::sat_itr_rdlat2_1_2          */
/* Register template: cap_pxb_csr::sat_itr_rdlat2::sat_itr_rdlat2_1_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1831 */
/* Field member: cap_pxb_csr::sat_itr_rdlat2::sat_itr_rdlat2_1_2.num_samples_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_NUM_SAMPLES_39_32_MSB 7
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_NUM_SAMPLES_39_32_LSB 0
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_NUM_SAMPLES_39_32_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_NUM_SAMPLES_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_NUM_SAMPLES_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_NUM_SAMPLES_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_NUM_SAMPLES_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_NUM_SAMPLES_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT2_SAT_ITR_RDLAT2_1_2_NUM_SAMPLES_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::sat_itr_rdlat3                         */
/* Wide Register template: cap_pxb_csr::sat_itr_rdlat3                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1835 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SIZE 0x2
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::sat_itr_rdlat3::sat_itr_rdlat3_0_2          */
/* Register template: cap_pxb_csr::sat_itr_rdlat3::sat_itr_rdlat3_0_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1835 */
/* Field member: cap_pxb_csr::sat_itr_rdlat3::sat_itr_rdlat3_0_2.num_samples_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_NUM_SAMPLES_31_0_MSB 31
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_NUM_SAMPLES_31_0_LSB 0
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_NUM_SAMPLES_31_0_WIDTH 32
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_NUM_SAMPLES_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_NUM_SAMPLES_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_NUM_SAMPLES_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_NUM_SAMPLES_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_NUM_SAMPLES_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_0_2_NUM_SAMPLES_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sat_itr_rdlat3::sat_itr_rdlat3_1_2          */
/* Register template: cap_pxb_csr::sat_itr_rdlat3::sat_itr_rdlat3_1_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1835 */
/* Field member: cap_pxb_csr::sat_itr_rdlat3::sat_itr_rdlat3_1_2.num_samples_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_NUM_SAMPLES_39_32_MSB 7
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_NUM_SAMPLES_39_32_LSB 0
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_NUM_SAMPLES_39_32_WIDTH 8
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_NUM_SAMPLES_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_NUM_SAMPLES_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_NUM_SAMPLES_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_NUM_SAMPLES_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_NUM_SAMPLES_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_SAT_ITR_RDLAT3_SAT_ITR_RDLAT3_1_2_NUM_SAMPLES_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cfg_sram_bist                          */
/* Wide Register template: cap_pxb_csr::cfg_sram_bist                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1839 */
#define CAP_PXB_CSR_CFG_SRAM_BIST_SIZE 0x2
#define CAP_PXB_CSR_CFG_SRAM_BIST_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cfg_sram_bist::cfg_sram_bist_0_2            */
/* Register template: cap_pxb_csr::cfg_sram_bist::cfg_sram_bist_0_2        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1839 */
/* Field member: cap_pxb_csr::cfg_sram_bist::cfg_sram_bist_0_2.run_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_MSB 31
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_LSB 0
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_WIDTH 32
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_RESET 0x00000000
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_sram_bist::cfg_sram_bist_1_2            */
/* Register template: cap_pxb_csr::cfg_sram_bist::cfg_sram_bist_1_2        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1839 */
/* Field member: cap_pxb_csr::cfg_sram_bist::cfg_sram_bist_1_2.run_37_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_37_32_MSB 5
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_37_32_LSB 0
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_37_32_WIDTH 6
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_37_32_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_37_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_37_32_RESET 0x00
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_37_32_FIELD_MASK 0x0000003f
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_37_32_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_37_32_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_37_32_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Wide Register type: cap_pxb_csr::sta_sram_bist                          */
/* Wide Register template: cap_pxb_csr::sta_sram_bist                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1845 */
#define CAP_PXB_CSR_STA_SRAM_BIST_SIZE 0x4
#define CAP_PXB_CSR_STA_SRAM_BIST_BYTE_SIZE 0x10

/* Register type: cap_pxb_csr::sta_sram_bist::sta_sram_bist_0_3            */
/* Register template: cap_pxb_csr::sta_sram_bist::sta_sram_bist_0_3        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1845 */
/* Field member: cap_pxb_csr::sta_sram_bist::sta_sram_bist_0_3.done_pass_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_MSB 31
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_LSB 0
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_WIDTH 32
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_sram_bist::sta_sram_bist_1_3            */
/* Register template: cap_pxb_csr::sta_sram_bist::sta_sram_bist_1_3        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1845 */
/* Field member: cap_pxb_csr::sta_sram_bist::sta_sram_bist_1_3.done_fail_25_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_25_0_MSB 31
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_25_0_LSB 6
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_25_0_WIDTH 26
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_25_0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_25_0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_25_0_FIELD_MASK 0xffffffc0
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_25_0_GET(x) \
   (((x) & 0xffffffc0) >> 6)
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_25_0_SET(x) \
   (((x) << 6) & 0xffffffc0)
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_25_0_MODIFY(r, x) \
   ((((x) << 6) & 0xffffffc0) | ((r) & 0x0000003f))
/* Field member: cap_pxb_csr::sta_sram_bist::sta_sram_bist_1_3.done_pass_37_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_37_32_MSB 5
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_37_32_LSB 0
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_37_32_WIDTH 6
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_37_32_READ_ACCESS 1
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_37_32_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_37_32_FIELD_MASK 0x0000003f
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_37_32_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_37_32_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_37_32_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_pxb_csr::sta_sram_bist::sta_sram_bist_2_3            */
/* Register template: cap_pxb_csr::sta_sram_bist::sta_sram_bist_2_3        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1845 */
/* Field member: cap_pxb_csr::sta_sram_bist::sta_sram_bist_2_3.done_fail_37_26 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_37_26_MSB 11
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_37_26_LSB 0
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_37_26_WIDTH 12
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_37_26_READ_ACCESS 1
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_37_26_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_37_26_FIELD_MASK 0x00000fff
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_37_26_GET(x) \
   ((x) & 0x00000fff)
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_37_26_SET(x) \
   ((x) & 0x00000fff)
#define CAP_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_37_26_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: cap_pxb_csr::cfg_tcam_bist                               */
/* Register template: cap_pxb_csr::cfg_tcam_bist                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1852 */
/* Field member: cap_pxb_csr::cfg_tcam_bist.run                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_TCAM_BIST_RUN_MSB 0
#define CAP_PXB_CSR_CFG_TCAM_BIST_RUN_LSB 0
#define CAP_PXB_CSR_CFG_TCAM_BIST_RUN_WIDTH 1
#define CAP_PXB_CSR_CFG_TCAM_BIST_RUN_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_TCAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_TCAM_BIST_RUN_RESET 0x0
#define CAP_PXB_CSR_CFG_TCAM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_CFG_TCAM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_TCAM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CFG_TCAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::sta_tcam_bist                               */
/* Register template: cap_pxb_csr::sta_tcam_bist                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1858 */
/* Field member: cap_pxb_csr::sta_tcam_bist.done_fail                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_MSB 1
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_LSB 1
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::sta_tcam_bist.done_pass                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_PASS_MSB 0
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_PASS_LSB 0
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_PASS_WIDTH 1
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_PASS_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_PASS_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_PASS_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_STA_TCAM_BIST_DONE_PASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::csr_intr                                    */
/* Register template: cap_pxb_csr::csr_intr                                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 112 */
/* Field member: cap_pxb_csr::csr_intr.dowstream_enable                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::csr_intr.dowstream                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_PXB_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pxb_csr::int_groups                                     */
/* Group template: cap_pxb_csr::intgrp_status                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 96 */
#define CAP_PXB_CSR_INT_GROUPS_SIZE 0x4
#define CAP_PXB_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_pxb_csr::intgrp_status.intreg                      */
/* Register type referenced: cap_pxb_csr::int_groups::intreg               */
/* Register template referenced: cap_pxb_csr::intreg_status                */
#define CAP_PXB_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_PXB_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_PXB_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffff8
#define CAP_PXB_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::intgrp_status.int_enable_rw_reg           */
/* Register type referenced: cap_pxb_csr::int_groups::int_enable_rw_reg    */
/* Register template referenced: cap_pxb_csr::intreg_enable                */
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000007
/* Register member: cap_pxb_csr::intgrp_status.int_rw_reg                  */
/* Register type referenced: cap_pxb_csr::int_groups::int_rw_reg           */
/* Register template referenced: cap_pxb_csr::intreg_status                */
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffff8
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_pxb_csr::int_groups::intreg                          */
/* Register template: cap_pxb_csr::intreg_status                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 46 */
/* Field member: cap_pxb_csr::intreg_status.int_err_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_MSB 2
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_LSB 2
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_WRITE_ACCESS 0
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg_status.int_itr_ecc_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_MSB 1
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_LSB 1
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg_status.int_tgt_ecc_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_MSB 0
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_LSB 0
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::int_groups::int_enable_rw_reg               */
/* Register template: cap_pxb_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 34 */
/* Field member: cap_pxb_csr::intreg_enable.int_err_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_MSB 2
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_LSB 2
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg_enable.int_itr_ecc_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_MSB 1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_LSB 1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg_enable.int_tgt_ecc_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_MSB 0
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_LSB 0
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::int_groups::int_rw_reg                      */
/* Register template: cap_pxb_csr::intreg_status                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 46 */
/* Field member: cap_pxb_csr::intreg_status.int_err_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_MSB 2
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_LSB 2
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_WRITE_ACCESS 0
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg_status.int_itr_ecc_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_MSB 1
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_LSB 1
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg_status.int_tgt_ecc_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_MSB 0
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_LSB 0
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pxb_csr::int_itr_ecc                                    */
/* Group template: cap_pxb_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 75 */
#define CAP_PXB_CSR_INT_ITR_ECC_SIZE 0x4
#define CAP_PXB_CSR_INT_ITR_ECC_BYTE_SIZE 0x10
/* Register member: cap_pxb_csr::intgrp.intreg                             */
/* Register type referenced: cap_pxb_csr::int_itr_ecc::intreg              */
/* Register template referenced: cap_pxb_csr::intreg                       */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_OFFSET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRITE_MASK 0x0003ffff
/* Register member: cap_pxb_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_pxb_csr::int_itr_ecc::int_test_set        */
/* Register template referenced: cap_pxb_csr::intreg                       */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_OFFSET 0x1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRITE_MASK 0x0003ffff
/* Register member: cap_pxb_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_pxb_csr::int_itr_ecc::int_enable_set      */
/* Register template referenced: cap_pxb_csr::intreg_enable                */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRITE_MASK 0x0003ffff
/* Register member: cap_pxb_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_pxb_csr::int_itr_ecc::int_enable_clear    */
/* Register template referenced: cap_pxb_csr::intreg_enable                */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x0003ffff

/* Register type: cap_pxb_csr::int_itr_ecc::intreg                         */
/* Register template: cap_pxb_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 11 */
/* Field member: cap_pxb_csr::intreg.cplbfr_correctable_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_MSB 17
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_LSB 17
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::intreg.cplbfr_uncorrectable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_MSB 16
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_LSB 16
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::intreg.wrbfr_3_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_MSB 15
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_LSB 15
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::intreg.wrbfr_3_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_MSB 14
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_LSB 14
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::intreg.wrbfr_2_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_MSB 13
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_LSB 13
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::intreg.wrbfr_2_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_MSB 12
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_LSB 12
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::intreg.wrbfr_1_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_MSB 11
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_LSB 11
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::intreg.wrbfr_1_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_MSB 10
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_LSB 10
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::intreg.wrbfr_0_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_MSB 9
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_LSB 9
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::intreg.wrbfr_0_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_MSB 8
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_LSB 8
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::intreg.rdhdr_correctable_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::intreg.rdhdr_uncorrectable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_MSB 6
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_LSB 6
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::intreg.wrhdr_correctable_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::intreg.wrhdr_uncorrectable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::intreg.portmap_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::intreg.portmap_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg.pcihdrt_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg.pcihdrt_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::int_itr_ecc::int_test_set                   */
/* Register template: cap_pxb_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 11 */
/* Field member: cap_pxb_csr::intreg.cplbfr_correctable_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_MSB 17
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_LSB 17
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::intreg.cplbfr_uncorrectable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_MSB 16
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_LSB 16
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::intreg.wrbfr_3_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_MSB 15
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_LSB 15
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::intreg.wrbfr_3_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_MSB 14
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_LSB 14
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::intreg.wrbfr_2_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_MSB 13
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_LSB 13
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::intreg.wrbfr_2_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_MSB 12
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_LSB 12
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::intreg.wrbfr_1_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_MSB 11
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_LSB 11
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::intreg.wrbfr_1_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_MSB 10
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_LSB 10
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::intreg.wrbfr_0_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_MSB 9
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_LSB 9
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::intreg.wrbfr_0_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_MSB 8
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_LSB 8
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::intreg.rdhdr_correctable_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::intreg.rdhdr_uncorrectable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_MSB 6
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_LSB 6
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::intreg.wrhdr_correctable_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::intreg.wrhdr_uncorrectable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::intreg.portmap_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::intreg.portmap_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg.pcihdrt_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg.pcihdrt_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::int_itr_ecc::int_enable_set                 */
/* Register template: cap_pxb_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 34 */
/* Field member: cap_pxb_csr::intreg_enable.cplbfr_correctable_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_MSB 17
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_LSB 17
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::intreg_enable.cplbfr_uncorrectable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_MSB 16
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_LSB 16
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_3_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_MSB 15
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_LSB 15
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_3_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_MSB 14
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_LSB 14
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_2_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_MSB 13
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_LSB 13
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_2_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_MSB 12
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_LSB 12
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_1_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_MSB 11
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_LSB 11
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_1_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_MSB 10
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_LSB 10
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_0_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_MSB 9
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_LSB 9
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_0_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_MSB 8
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_LSB 8
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::intreg_enable.rdhdr_correctable_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_MSB 7
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_LSB 7
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::intreg_enable.rdhdr_uncorrectable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_MSB 6
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_LSB 6
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::intreg_enable.wrhdr_correctable_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_MSB 5
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_LSB 5
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::intreg_enable.wrhdr_uncorrectable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::intreg_enable.portmap_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_MSB 3
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_LSB 3
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::intreg_enable.portmap_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg_enable.pcihdrt_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_MSB 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_LSB 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg_enable.pcihdrt_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::int_itr_ecc::int_enable_clear               */
/* Register template: cap_pxb_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 34 */
/* Field member: cap_pxb_csr::intreg_enable.cplbfr_correctable_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_MSB 17
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_LSB 17
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::intreg_enable.cplbfr_uncorrectable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_MSB 16
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_LSB 16
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_3_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_MSB 15
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_LSB 15
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_3_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_MSB 14
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_LSB 14
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_2_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_MSB 13
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_LSB 13
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_2_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_MSB 12
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_LSB 12
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_1_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_MSB 11
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_LSB 11
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_1_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_MSB 10
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_LSB 10
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_0_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_MSB 9
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_LSB 9
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::intreg_enable.wrbfr_0_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_MSB 8
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_LSB 8
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::intreg_enable.rdhdr_correctable_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_MSB 7
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_LSB 7
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::intreg_enable.rdhdr_uncorrectable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_MSB 6
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_LSB 6
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::intreg_enable.wrhdr_correctable_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_MSB 5
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_LSB 5
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::intreg_enable.wrhdr_uncorrectable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::intreg_enable.portmap_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_MSB 3
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_LSB 3
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::intreg_enable.portmap_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg_enable.pcihdrt_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_MSB 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_LSB 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg_enable.pcihdrt_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pxb_csr::int_tgt_ecc                                    */
/* Group template: cap_pxb_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 75 */
#define CAP_PXB_CSR_INT_TGT_ECC_SIZE 0x4
#define CAP_PXB_CSR_INT_TGT_ECC_BYTE_SIZE 0x10
/* Register member: cap_pxb_csr::intgrp.intreg                             */
/* Register type referenced: cap_pxb_csr::int_tgt_ecc::intreg              */
/* Register template referenced: cap_pxb_csr::intreg                       */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_OFFSET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_WRITE_MASK 0x0fffffff
/* Register member: cap_pxb_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_pxb_csr::int_tgt_ecc::int_test_set        */
/* Register template referenced: cap_pxb_csr::intreg                       */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_OFFSET 0x1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_WRITE_MASK 0x0fffffff
/* Register member: cap_pxb_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_pxb_csr::int_tgt_ecc::int_enable_set      */
/* Register template referenced: cap_pxb_csr::intreg_enable                */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_WRITE_MASK 0x0fffffff
/* Register member: cap_pxb_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_pxb_csr::int_tgt_ecc::int_enable_clear    */
/* Register template referenced: cap_pxb_csr::intreg_enable                */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x0fffffff

/* Register type: cap_pxb_csr::int_tgt_ecc::intreg                         */
/* Register template: cap_pxb_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 11 */
/* Field member: cap_pxb_csr::intreg.prt_correctable_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_MSB 27
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_LSB 27
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_pxb_csr::intreg.prt_uncorrectable_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_MSB 26
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_LSB 26
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_pxb_csr::intreg.pmr_correctable_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_MSB 25
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_LSB 25
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_pxb_csr::intreg.pmr_uncorrectable_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_MSB 24
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_LSB 24
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_pxb_csr::intreg.romask_correctable_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_MSB 23
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_LSB 23
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_pxb_csr::intreg.romask_uncorrectable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_MSB 22
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_LSB 22
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_pxb_csr::intreg.cplst_correctable_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_MSB 21
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_LSB 21
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_pxb_csr::intreg.cplst_uncorrectable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_MSB 20
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_LSB 20
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_pxb_csr::intreg.rxinfo_correctable_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_MSB 19
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_LSB 19
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pxb_csr::intreg.rxinfo_uncorrectable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_MSB 18
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_LSB 18
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_3_correctable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_MSB 17
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_LSB 17
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_3_uncorrectable_interrupt     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_MSB 16
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_LSB 16
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_2_correctable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_MSB 15
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_LSB 15
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_2_uncorrectable_interrupt     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_MSB 14
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_LSB 14
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_1_correctable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_MSB 13
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_LSB 13
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_1_uncorrectable_interrupt     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_MSB 12
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_LSB 12
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_0_correctable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_MSB 11
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_LSB 11
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_0_uncorrectable_interrupt     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_MSB 10
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_LSB 10
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::intreg.aximst_4_correctable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_MSB 9
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_LSB 9
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::intreg.aximst_4_uncorrectable_interrupt      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_MSB 8
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_LSB 8
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::intreg.aximst_3_correctable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::intreg.aximst_3_uncorrectable_interrupt      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_MSB 6
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_LSB 6
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::intreg.aximst_2_correctable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::intreg.aximst_2_uncorrectable_interrupt      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::intreg.aximst_1_correctable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::intreg.aximst_1_uncorrectable_interrupt      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg.aximst_0_correctable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg.aximst_0_uncorrectable_interrupt      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::int_tgt_ecc::int_test_set                   */
/* Register template: cap_pxb_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 11 */
/* Field member: cap_pxb_csr::intreg.prt_correctable_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_MSB 27
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_LSB 27
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_pxb_csr::intreg.prt_uncorrectable_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_MSB 26
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_LSB 26
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_pxb_csr::intreg.pmr_correctable_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_MSB 25
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_LSB 25
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_pxb_csr::intreg.pmr_uncorrectable_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_MSB 24
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_LSB 24
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_pxb_csr::intreg.romask_correctable_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_MSB 23
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_LSB 23
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_pxb_csr::intreg.romask_uncorrectable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_MSB 22
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_LSB 22
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_pxb_csr::intreg.cplst_correctable_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_MSB 21
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_LSB 21
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_pxb_csr::intreg.cplst_uncorrectable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_MSB 20
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_LSB 20
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_pxb_csr::intreg.rxinfo_correctable_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_MSB 19
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_LSB 19
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pxb_csr::intreg.rxinfo_uncorrectable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_MSB 18
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_LSB 18
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_3_correctable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_MSB 17
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_LSB 17
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_3_uncorrectable_interrupt     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_MSB 16
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_LSB 16
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_2_correctable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_MSB 15
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_LSB 15
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_2_uncorrectable_interrupt     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_MSB 14
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_LSB 14
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_1_correctable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_MSB 13
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_LSB 13
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_1_uncorrectable_interrupt     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_MSB 12
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_LSB 12
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_0_correctable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_MSB 11
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_LSB 11
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::intreg.rxcrbfr_0_uncorrectable_interrupt     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_MSB 10
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_LSB 10
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::intreg.aximst_4_correctable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_MSB 9
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_LSB 9
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::intreg.aximst_4_uncorrectable_interrupt      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_MSB 8
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_LSB 8
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::intreg.aximst_3_correctable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::intreg.aximst_3_uncorrectable_interrupt      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_MSB 6
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_LSB 6
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::intreg.aximst_2_correctable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::intreg.aximst_2_uncorrectable_interrupt      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::intreg.aximst_1_correctable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::intreg.aximst_1_uncorrectable_interrupt      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg.aximst_0_correctable_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg.aximst_0_uncorrectable_interrupt      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::int_tgt_ecc::int_enable_set                 */
/* Register template: cap_pxb_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 34 */
/* Field member: cap_pxb_csr::intreg_enable.prt_correctable_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_MSB 27
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_LSB 27
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_FIELD_MASK 0x08000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_pxb_csr::intreg_enable.prt_uncorrectable_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_MSB 26
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_LSB 26
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_FIELD_MASK 0x04000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_pxb_csr::intreg_enable.pmr_correctable_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_MSB 25
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_LSB 25
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_FIELD_MASK 0x02000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_pxb_csr::intreg_enable.pmr_uncorrectable_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_MSB 24
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_LSB 24
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x01000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_pxb_csr::intreg_enable.romask_correctable_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_MSB 23
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_LSB 23
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_FIELD_MASK 0x00800000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_pxb_csr::intreg_enable.romask_uncorrectable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_MSB 22
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_LSB 22
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00400000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_pxb_csr::intreg_enable.cplst_correctable_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_MSB 21
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_LSB 21
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_FIELD_MASK 0x00200000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_pxb_csr::intreg_enable.cplst_uncorrectable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_MSB 20
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_LSB 20
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00100000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_pxb_csr::intreg_enable.rxinfo_correctable_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_MSB 19
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_LSB 19
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00080000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pxb_csr::intreg_enable.rxinfo_uncorrectable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_MSB 18
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_LSB 18
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00040000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_3_correctable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_MSB 17
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_LSB 17
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_3_uncorrectable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_MSB 16
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_LSB 16
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_2_correctable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_MSB 15
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_LSB 15
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_2_uncorrectable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_MSB 14
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_LSB 14
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_1_correctable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_MSB 13
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_LSB 13
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_1_uncorrectable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_MSB 12
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_LSB 12
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_0_correctable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_MSB 11
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_LSB 11
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_0_uncorrectable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_MSB 10
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_LSB 10
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::intreg_enable.aximst_4_correctable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_MSB 9
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_LSB 9
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::intreg_enable.aximst_4_uncorrectable_enable  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_MSB 8
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_LSB 8
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::intreg_enable.aximst_3_correctable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_MSB 7
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_LSB 7
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::intreg_enable.aximst_3_uncorrectable_enable  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_MSB 6
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_LSB 6
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::intreg_enable.aximst_2_correctable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_MSB 5
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_LSB 5
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::intreg_enable.aximst_2_uncorrectable_enable  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::intreg_enable.aximst_1_correctable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_MSB 3
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_LSB 3
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::intreg_enable.aximst_1_uncorrectable_enable  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg_enable.aximst_0_correctable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_MSB 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_LSB 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg_enable.aximst_0_uncorrectable_enable  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::int_tgt_ecc::int_enable_clear               */
/* Register template: cap_pxb_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 34 */
/* Field member: cap_pxb_csr::intreg_enable.prt_correctable_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_MSB 27
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_LSB 27
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_FIELD_MASK 0x08000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_pxb_csr::intreg_enable.prt_uncorrectable_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_MSB 26
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_LSB 26
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_FIELD_MASK 0x04000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_pxb_csr::intreg_enable.pmr_correctable_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_MSB 25
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_LSB 25
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_FIELD_MASK 0x02000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_pxb_csr::intreg_enable.pmr_uncorrectable_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_MSB 24
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_LSB 24
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x01000000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_pxb_csr::intreg_enable.romask_correctable_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_MSB 23
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_LSB 23
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_FIELD_MASK 0x00800000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_pxb_csr::intreg_enable.romask_uncorrectable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_MSB 22
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_LSB 22
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00400000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_pxb_csr::intreg_enable.cplst_correctable_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_MSB 21
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_LSB 21
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_FIELD_MASK 0x00200000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_pxb_csr::intreg_enable.cplst_uncorrectable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_MSB 20
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_LSB 20
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00100000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_pxb_csr::intreg_enable.rxinfo_correctable_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_MSB 19
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_LSB 19
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00080000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pxb_csr::intreg_enable.rxinfo_uncorrectable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_MSB 18
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_LSB 18
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00040000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_3_correctable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_MSB 17
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_LSB 17
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_3_uncorrectable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_MSB 16
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_LSB 16
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_2_correctable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_MSB 15
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_LSB 15
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_2_uncorrectable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_MSB 14
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_LSB 14
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_1_correctable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_MSB 13
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_LSB 13
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_1_uncorrectable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_MSB 12
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_LSB 12
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_0_correctable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_MSB 11
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_LSB 11
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::intreg_enable.rxcrbfr_0_uncorrectable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_MSB 10
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_LSB 10
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::intreg_enable.aximst_4_correctable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_MSB 9
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_LSB 9
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::intreg_enable.aximst_4_uncorrectable_enable  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_MSB 8
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_LSB 8
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::intreg_enable.aximst_3_correctable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_MSB 7
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_LSB 7
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::intreg_enable.aximst_3_uncorrectable_enable  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_MSB 6
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_LSB 6
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::intreg_enable.aximst_2_correctable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_MSB 5
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_LSB 5
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::intreg_enable.aximst_2_uncorrectable_enable  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::intreg_enable.aximst_1_correctable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_MSB 3
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_LSB 3
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::intreg_enable.aximst_1_uncorrectable_enable  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg_enable.aximst_0_correctable_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_MSB 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_LSB 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg_enable.aximst_0_uncorrectable_enable  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pxb_csr::int_err                                        */
/* Group template: cap_pxb_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 75 */
#define CAP_PXB_CSR_INT_ERR_SIZE 0x4
#define CAP_PXB_CSR_INT_ERR_BYTE_SIZE 0x10
/* Register member: cap_pxb_csr::intgrp.intreg                             */
/* Register type referenced: cap_pxb_csr::int_err::intreg                  */
/* Register template referenced: cap_pxb_csr::intreg                       */
#define CAP_PXB_CSR_INT_ERR_INTREG_OFFSET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_ERR_INTREG_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ERR_INTREG_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ERR_INTREG_WRITE_MASK 0x000fffff
/* Register member: cap_pxb_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_pxb_csr::int_err::int_test_set            */
/* Register template referenced: cap_pxb_csr::intreg                       */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_OFFSET 0x1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_WRITE_MASK 0x000fffff
/* Register member: cap_pxb_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_pxb_csr::int_err::int_enable_set          */
/* Register template referenced: cap_pxb_csr::intreg_enable                */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_WRITE_MASK 0x000fffff
/* Register member: cap_pxb_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_pxb_csr::int_err::int_enable_clear        */
/* Register template referenced: cap_pxb_csr::intreg_enable                */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_MASK 0x000fffff

/* Register type: cap_pxb_csr::int_err::intreg                             */
/* Register template: cap_pxb_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 11 */
/* Field member: cap_pxb_csr::intreg.tgt_ind_notify_axi_resperr_interrupt  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_MSB 19
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_LSB 19
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pxb_csr::intreg.tgt_rmw_axi_resperr_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_MSB 18
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_LSB 18
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxb_csr::intreg.itr_atomic_resource_err_interrupt     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_MSB 17
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_LSB 17
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::intreg.itr_atomic_seq_err_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_MSB 16
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_LSB 16
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::intreg.itr_bus_master_dis_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_MSB 15
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_LSB 15
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::intreg.itr_req_msg_align_err_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_MSB 14
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_LSB 14
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::intreg.itr_req_axi_unsupp_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_MSB 13
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_LSB 13
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::intreg.itr_req_bdfmiss_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_MSB 12
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_LSB 12
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::intreg.tgt_req_4k_err_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_MSB 11
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_LSB 11
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::intreg.tgt_axi_rsp_err_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_MSB 10
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_LSB 10
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::intreg.tgt_axi_rsp_unexp_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_MSB 9
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_LSB 9
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::intreg.tgt_ind_rsp_unexp_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_MSB 8
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_LSB 8
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::intreg.cpl_lowaddr_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_MSB 7
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_LSB 7
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::intreg.cpl_poison_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_MSB 6
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_LSB 6
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::intreg.cpl_len_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_MSB 5
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_LSB 5
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::intreg.cpl_timeout_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_MSB 4
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_LSB 4
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::intreg.cpl_unexp_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_MSB 3
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_LSB 3
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::intreg.cpl_stat_interrupt                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_MSB 2
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_LSB 2
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg.cpl_rxbuf_err_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_MSB 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_LSB 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg.cpl_ecrc_interrupt                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_MSB 0
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_LSB 0
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::int_err::int_test_set                       */
/* Register template: cap_pxb_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 11 */
/* Field member: cap_pxb_csr::intreg.tgt_ind_notify_axi_resperr_interrupt  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_MSB 19
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_LSB 19
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pxb_csr::intreg.tgt_rmw_axi_resperr_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_MSB 18
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_LSB 18
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxb_csr::intreg.itr_atomic_resource_err_interrupt     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_MSB 17
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_LSB 17
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::intreg.itr_atomic_seq_err_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_MSB 16
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_LSB 16
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::intreg.itr_bus_master_dis_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_MSB 15
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_LSB 15
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::intreg.itr_req_msg_align_err_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_MSB 14
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_LSB 14
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::intreg.itr_req_axi_unsupp_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_MSB 13
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_LSB 13
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::intreg.itr_req_bdfmiss_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_MSB 12
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_LSB 12
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::intreg.tgt_req_4k_err_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_MSB 11
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_LSB 11
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::intreg.tgt_axi_rsp_err_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_MSB 10
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_LSB 10
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::intreg.tgt_axi_rsp_unexp_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_MSB 9
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_LSB 9
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::intreg.tgt_ind_rsp_unexp_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_MSB 8
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_LSB 8
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::intreg.cpl_lowaddr_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_MSB 7
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_LSB 7
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::intreg.cpl_poison_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_MSB 6
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_LSB 6
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::intreg.cpl_len_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_MSB 5
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_LSB 5
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::intreg.cpl_timeout_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_MSB 4
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_LSB 4
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::intreg.cpl_unexp_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_MSB 3
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_LSB 3
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::intreg.cpl_stat_interrupt                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_MSB 2
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_LSB 2
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg.cpl_rxbuf_err_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_MSB 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_LSB 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg.cpl_ecrc_interrupt                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_MSB 0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_LSB 0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::int_err::int_enable_set                     */
/* Register template: cap_pxb_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 34 */
/* Field member: cap_pxb_csr::intreg_enable.tgt_ind_notify_axi_resperr_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_MSB 19
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_LSB 19
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_FIELD_MASK 0x00080000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pxb_csr::intreg_enable.tgt_rmw_axi_resperr_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_MSB 18
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_LSB 18
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_FIELD_MASK 0x00040000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxb_csr::intreg_enable.itr_atomic_resource_err_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_MSB 17
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_LSB 17
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::intreg_enable.itr_atomic_seq_err_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_MSB 16
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_LSB 16
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::intreg_enable.itr_bus_master_dis_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_MSB 15
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_LSB 15
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::intreg_enable.itr_req_msg_align_err_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_MSB 14
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_LSB 14
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::intreg_enable.itr_req_axi_unsupp_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_MSB 13
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_LSB 13
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::intreg_enable.itr_req_bdfmiss_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_MSB 12
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_LSB 12
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::intreg_enable.tgt_req_4k_err_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_MSB 11
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_LSB 11
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::intreg_enable.tgt_axi_rsp_err_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_MSB 10
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_LSB 10
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::intreg_enable.tgt_axi_rsp_unexp_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_MSB 9
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_LSB 9
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::intreg_enable.tgt_ind_rsp_unexp_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_MSB 8
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_LSB 8
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::intreg_enable.cpl_lowaddr_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_MSB 7
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_LSB 7
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::intreg_enable.cpl_poison_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_MSB 6
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_LSB 6
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::intreg_enable.cpl_len_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_MSB 5
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_LSB 5
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::intreg_enable.cpl_timeout_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_MSB 4
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_LSB 4
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::intreg_enable.cpl_unexp_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_MSB 3
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_LSB 3
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::intreg_enable.cpl_stat_enable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_MSB 2
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_LSB 2
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg_enable.cpl_rxbuf_err_enable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_MSB 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_LSB 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg_enable.cpl_ecrc_enable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_MSB 0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_LSB 0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::int_err::int_enable_clear                   */
/* Register template: cap_pxb_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 34 */
/* Field member: cap_pxb_csr::intreg_enable.tgt_ind_notify_axi_resperr_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_MSB 19
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_LSB 19
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_FIELD_MASK 0x00080000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pxb_csr::intreg_enable.tgt_rmw_axi_resperr_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_MSB 18
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_LSB 18
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_FIELD_MASK 0x00040000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxb_csr::intreg_enable.itr_atomic_resource_err_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_MSB 17
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_LSB 17
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_FIELD_MASK 0x00020000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxb_csr::intreg_enable.itr_atomic_seq_err_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_MSB 16
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_LSB 16
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_FIELD_MASK 0x00010000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxb_csr::intreg_enable.itr_bus_master_dis_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_MSB 15
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_LSB 15
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_FIELD_MASK 0x00008000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxb_csr::intreg_enable.itr_req_msg_align_err_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_MSB 14
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_LSB 14
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_FIELD_MASK 0x00004000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxb_csr::intreg_enable.itr_req_axi_unsupp_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_MSB 13
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_LSB 13
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_FIELD_MASK 0x00002000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxb_csr::intreg_enable.itr_req_bdfmiss_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_MSB 12
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_LSB 12
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_FIELD_MASK 0x00001000
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxb_csr::intreg_enable.tgt_req_4k_err_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_MSB 11
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_LSB 11
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_FIELD_MASK 0x00000800
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxb_csr::intreg_enable.tgt_axi_rsp_err_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_MSB 10
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_LSB 10
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxb_csr::intreg_enable.tgt_axi_rsp_unexp_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_MSB 9
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_LSB 9
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_FIELD_MASK 0x00000200
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxb_csr::intreg_enable.tgt_ind_rsp_unexp_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_MSB 8
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_LSB 8
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_FIELD_MASK 0x00000100
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxb_csr::intreg_enable.cpl_lowaddr_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_MSB 7
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_LSB 7
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_FIELD_MASK 0x00000080
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxb_csr::intreg_enable.cpl_poison_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_MSB 6
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_LSB 6
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_FIELD_MASK 0x00000040
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxb_csr::intreg_enable.cpl_len_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_MSB 5
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_LSB 5
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_FIELD_MASK 0x00000020
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxb_csr::intreg_enable.cpl_timeout_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_MSB 4
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_LSB 4
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxb_csr::intreg_enable.cpl_unexp_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_MSB 3
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_LSB 3
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_FIELD_MASK 0x00000008
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxb_csr::intreg_enable.cpl_stat_enable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_MSB 2
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_LSB 2
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_FIELD_MASK 0x00000004
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxb_csr::intreg_enable.cpl_rxbuf_err_enable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_MSB 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_LSB 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxb_csr::intreg_enable.cpl_ecrc_enable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_MSB 0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_LSB 0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_WIDTH 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_READ_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_RESET 0x0
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxb_csr::cfg_pxb_spare0                              */
/* Register template: cap_pxb_csr::cfg_pxb_spare0                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1934 */
/* Field member: cap_pxb_csr::cfg_pxb_spare0.data                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PXB_SPARE0_DATA_MSB 31
#define CAP_PXB_CSR_CFG_PXB_SPARE0_DATA_LSB 0
#define CAP_PXB_CSR_CFG_PXB_SPARE0_DATA_WIDTH 32
#define CAP_PXB_CSR_CFG_PXB_SPARE0_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE0_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE0_DATA_RESET 0x00000000
#define CAP_PXB_CSR_CFG_PXB_SPARE0_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PXB_SPARE0_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_PXB_SPARE0_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_PXB_SPARE0_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_pxb_spare1                              */
/* Register template: cap_pxb_csr::cfg_pxb_spare1                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1939 */
/* Field member: cap_pxb_csr::cfg_pxb_spare1.data                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PXB_SPARE1_DATA_MSB 31
#define CAP_PXB_CSR_CFG_PXB_SPARE1_DATA_LSB 0
#define CAP_PXB_CSR_CFG_PXB_SPARE1_DATA_WIDTH 32
#define CAP_PXB_CSR_CFG_PXB_SPARE1_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE1_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE1_DATA_RESET 0x00000000
#define CAP_PXB_CSR_CFG_PXB_SPARE1_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PXB_SPARE1_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_PXB_SPARE1_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_PXB_SPARE1_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_pxb_spare2                              */
/* Register template: cap_pxb_csr::cfg_pxb_spare2                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1944 */
/* Field member: cap_pxb_csr::cfg_pxb_spare2.data                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PXB_SPARE2_DATA_MSB 31
#define CAP_PXB_CSR_CFG_PXB_SPARE2_DATA_LSB 0
#define CAP_PXB_CSR_CFG_PXB_SPARE2_DATA_WIDTH 32
#define CAP_PXB_CSR_CFG_PXB_SPARE2_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE2_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE2_DATA_RESET 0x00000000
#define CAP_PXB_CSR_CFG_PXB_SPARE2_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PXB_SPARE2_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_PXB_SPARE2_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_PXB_SPARE2_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_pxb_spare3                              */
/* Register template: cap_pxb_csr::cfg_pxb_spare3                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1949 */
/* Field member: cap_pxb_csr::cfg_pxb_spare3.data                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_PXB_SPARE3_DATA_MSB 31
#define CAP_PXB_CSR_CFG_PXB_SPARE3_DATA_LSB 0
#define CAP_PXB_CSR_CFG_PXB_SPARE3_DATA_WIDTH 32
#define CAP_PXB_CSR_CFG_PXB_SPARE3_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE3_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_PXB_SPARE3_DATA_RESET 0x00000000
#define CAP_PXB_CSR_CFG_PXB_SPARE3_DATA_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_PXB_SPARE3_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_PXB_SPARE3_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_PXB_SPARE3_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Memory type: cap_pxb_csr::filter_addr_lo                                */
/* Memory template: cap_pxb_csr::filter_addr_lo                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1954 */
#define CAP_PXB_CSR_FILTER_ADDR_LO_SIZE 0x8
#define CAP_PXB_CSR_FILTER_ADDR_LO_BYTE_SIZE 0x20
#define CAP_PXB_CSR_FILTER_ADDR_LO_ENTRIES 0x8
#define CAP_PXB_CSR_FILTER_ADDR_LO_MSB 27
#define CAP_PXB_CSR_FILTER_ADDR_LO_LSB 0
#define CAP_PXB_CSR_FILTER_ADDR_LO_WIDTH 28
#define CAP_PXB_CSR_FILTER_ADDR_LO_MASK 0x0fffffff
#define CAP_PXB_CSR_FILTER_ADDR_LO_GET(x) ((x) & 0x0fffffff)
#define CAP_PXB_CSR_FILTER_ADDR_LO_SET(x) ((x) & 0x0fffffff)
/* Register member: cap_pxb_csr::filter_addr_lo.data                       */
/* Register type referenced: cap_pxb_csr::filter_addr_lo::data             */
/* Register template referenced: cap_pxb_csr::filter_addr_lo::data         */
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_OFFSET 0x0
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_RESET_MASK 0xf0000000
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_READ_MASK 0xffffffff
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_WRITE_MASK 0x0fffffff

/* Register type: cap_pxb_csr::filter_addr_lo::data                        */
/* Register template: cap_pxb_csr::filter_addr_lo::data                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1961 */
/* Field member: cap_pxb_csr::filter_addr_lo::data.value                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_VALUE_MSB 27
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_VALUE_LSB 0
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_VALUE_WIDTH 28
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_VALUE_READ_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_VALUE_WRITE_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_VALUE_FIELD_MASK 0x0fffffff
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_VALUE_GET(x) ((x) & 0x0fffffff)
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_VALUE_SET(x) ((x) & 0x0fffffff)
#define CAP_PXB_CSR_FILTER_ADDR_LO_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x0fffffff) | ((r) & 0xf0000000))

/* Memory type: cap_pxb_csr::filter_addr_hi                                */
/* Memory template: cap_pxb_csr::filter_addr_hi                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1967 */
#define CAP_PXB_CSR_FILTER_ADDR_HI_SIZE 0x8
#define CAP_PXB_CSR_FILTER_ADDR_HI_BYTE_SIZE 0x20
#define CAP_PXB_CSR_FILTER_ADDR_HI_ENTRIES 0x8
#define CAP_PXB_CSR_FILTER_ADDR_HI_MSB 27
#define CAP_PXB_CSR_FILTER_ADDR_HI_LSB 0
#define CAP_PXB_CSR_FILTER_ADDR_HI_WIDTH 28
#define CAP_PXB_CSR_FILTER_ADDR_HI_MASK 0x0fffffff
#define CAP_PXB_CSR_FILTER_ADDR_HI_GET(x) ((x) & 0x0fffffff)
#define CAP_PXB_CSR_FILTER_ADDR_HI_SET(x) ((x) & 0x0fffffff)
/* Register member: cap_pxb_csr::filter_addr_hi.data                       */
/* Register type referenced: cap_pxb_csr::filter_addr_hi::data             */
/* Register template referenced: cap_pxb_csr::filter_addr_hi::data         */
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_OFFSET 0x0
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_READ_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_WRITE_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_RESET_MASK 0xf0000000
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_READ_MASK 0xffffffff
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_WRITE_MASK 0x0fffffff

/* Register type: cap_pxb_csr::filter_addr_hi::data                        */
/* Register template: cap_pxb_csr::filter_addr_hi::data                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1974 */
/* Field member: cap_pxb_csr::filter_addr_hi::data.value                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_VALUE_MSB 27
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_VALUE_LSB 0
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_VALUE_WIDTH 28
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_VALUE_READ_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_VALUE_WRITE_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_VALUE_FIELD_MASK 0x0fffffff
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_VALUE_GET(x) ((x) & 0x0fffffff)
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_VALUE_SET(x) ((x) & 0x0fffffff)
#define CAP_PXB_CSR_FILTER_ADDR_HI_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x0fffffff) | ((r) & 0xf0000000))

/* Memory type: cap_pxb_csr::filter_addr_ctl                               */
/* Memory template: cap_pxb_csr::filter_addr_ctl                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1980 */
#define CAP_PXB_CSR_FILTER_ADDR_CTL_SIZE 0x8
#define CAP_PXB_CSR_FILTER_ADDR_CTL_BYTE_SIZE 0x20
#define CAP_PXB_CSR_FILTER_ADDR_CTL_ENTRIES 0x8
#define CAP_PXB_CSR_FILTER_ADDR_CTL_MSB 3
#define CAP_PXB_CSR_FILTER_ADDR_CTL_LSB 0
#define CAP_PXB_CSR_FILTER_ADDR_CTL_WIDTH 4
#define CAP_PXB_CSR_FILTER_ADDR_CTL_MASK 0x0f
#define CAP_PXB_CSR_FILTER_ADDR_CTL_GET(x) ((x) & 0x0f)
#define CAP_PXB_CSR_FILTER_ADDR_CTL_SET(x) ((x) & 0x0f)
/* Register member: cap_pxb_csr::filter_addr_ctl.value                     */
/* Register type referenced: cap_pxb_csr::filter_addr_ctl::value           */
/* Register template referenced: cap_pxb_csr::filter_addr_ctl::value       */
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_OFFSET 0x0
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_RESET_VALUE 0x00
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_RESET_MASK 0xf0
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_READ_MASK 0xff
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_WRITE_MASK 0x0f

/* Register type: cap_pxb_csr::filter_addr_ctl::value                      */
/* Register template: cap_pxb_csr::filter_addr_ctl::value                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1987 */
/* Field member: cap_pxb_csr::filter_addr_ctl::value.value                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_VALUE_MSB 3
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_VALUE_LSB 0
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_VALUE_WIDTH 4
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_VALUE_READ_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_VALUE_WRITE_ACCESS 1
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_VALUE_FIELD_MASK 0x0f
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_VALUE_GET(x) ((x) & 0x0f)
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_VALUE_SET(x) ((x) & 0x0f)
#define CAP_PXB_CSR_FILTER_ADDR_CTL_VALUE_VALUE_MODIFY(r, x) \
   (((x) & 0x0f) | ((r) & 0xf0))

/* Register type: cap_pxb_csr::cfg_filter                                  */
/* Register template: cap_pxb_csr::cfg_filter                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1994 */
/* Field member: cap_pxb_csr::cfg_filter.arcache_match                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MATCH_MSB 15
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MATCH_LSB 12
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MATCH_WIDTH 4
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MATCH_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MATCH_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MATCH_RESET 0x0
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MATCH_FIELD_MASK 0x0000f000
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MATCH_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MATCH_SET(x) \
   (((x) << 12) & 0x0000f000)
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: cap_pxb_csr::cfg_filter.arcache_mask                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MASK_MSB 11
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MASK_LSB 8
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MASK_WIDTH 4
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MASK_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MASK_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MASK_RESET 0x0
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MASK_FIELD_MASK 0x00000f00
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MASK_GET(x) (((x) & 0x00000f00) >> 8)
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MASK_SET(x) (((x) << 8) & 0x00000f00)
#define CAP_PXB_CSR_CFG_FILTER_ARCACHE_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: cap_pxb_csr::cfg_filter.awcache_match                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MATCH_MSB 7
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MATCH_LSB 4
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MATCH_WIDTH 4
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MATCH_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MATCH_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MATCH_RESET 0x0
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MATCH_FIELD_MASK 0x000000f0
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MATCH_GET(x) (((x) & 0x000000f0) >> 4)
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MATCH_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_pxb_csr::cfg_filter.awcache_mask                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MASK_MSB 3
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MASK_LSB 0
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MASK_WIDTH 4
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MASK_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MASK_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MASK_RESET 0x0
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MASK_FIELD_MASK 0x0000000f
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MASK_GET(x) ((x) & 0x0000000f)
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MASK_SET(x) ((x) & 0x0000000f)
#define CAP_PXB_CSR_CFG_FILTER_AWCACHE_MASK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Memory type: cap_pxb_csr::sta_inval_cam                            */
/* Wide Memory template: cap_pxb_csr::sta_inval_cam                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2015 */
#define CAP_PXB_CSR_STA_INVAL_CAM_SIZE 0x80
#define CAP_PXB_CSR_STA_INVAL_CAM_BYTE_SIZE 0x200
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRIES 0x40
#define CAP_PXB_CSR_STA_INVAL_CAM_MSB 38
#define CAP_PXB_CSR_STA_INVAL_CAM_LSB 0
#define CAP_PXB_CSR_STA_INVAL_CAM_WIDTH 39
#define CAP_PXB_CSR_STA_INVAL_CAM_MASK 0x0000007fffffffff
#define CAP_PXB_CSR_STA_INVAL_CAM_GET(x) ((x) & 0x0000007fffffffff)
#define CAP_PXB_CSR_STA_INVAL_CAM_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: cap_pxb_csr::sta_inval_cam.entry                  */
/* Wide Register type referenced: cap_pxb_csr::sta_inval_cam::entry        */
/* Wide Register template referenced: cap_pxb_csr::sta_inval_cam::entry    */
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_OFFSET 0x0
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_WRITE_ACCESS 0
/* Register member: cap_pxb_csr::sta_inval_cam::entry.entry_0_2            */
/* Register type referenced: cap_pxb_csr::sta_inval_cam::entry::entry_0_2  */
/* Register template referenced: cap_pxb_csr::sta_inval_cam::entry::entry_0_2 */
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_WRITE_MASK 0x00000000
/* Register member: cap_pxb_csr::sta_inval_cam::entry.entry_1_2            */
/* Register type referenced: cap_pxb_csr::sta_inval_cam::entry::entry_1_2  */
/* Register template referenced: cap_pxb_csr::sta_inval_cam::entry::entry_1_2 */
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_RESET_MASK 0xffffffc0
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_WRITE_MASK 0x00000000

/* Wide Register type: cap_pxb_csr::sta_inval_cam::entry                   */
/* Wide Register template: cap_pxb_csr::sta_inval_cam::entry               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2022 */
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_SIZE 0x1
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::sta_inval_cam::entry::entry_0_2             */
/* Register template: cap_pxb_csr::sta_inval_cam::entry::entry_0_2         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2022 */
/* Field member: cap_pxb_csr::sta_inval_cam::entry::entry_0_2.data_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_MSB 31
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_LSB 0
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_WIDTH 32
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_2_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_inval_cam::entry::entry_1_2             */
/* Register template: cap_pxb_csr::sta_inval_cam::entry::entry_1_2         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2022 */
/* Field member: cap_pxb_csr::sta_inval_cam::entry::entry_1_2.data_37_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_MSB 5
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_LSB 0
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_WIDTH 6
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_READ_ACCESS 1
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_FIELD_MASK 0x0000003f
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PXB_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_2_DATA_37_32_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_pxb_csr::cfg_uid2sidLL                               */
/* Register template: cap_pxb_csr::cfg_uid2sidLL                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2028 */
/* Field member: cap_pxb_csr::cfg_uid2sidLL.base                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_BASE_MSB 15
#define CAP_PXB_CSR_CFG_UID2SIDLL_BASE_LSB 9
#define CAP_PXB_CSR_CFG_UID2SIDLL_BASE_WIDTH 7
#define CAP_PXB_CSR_CFG_UID2SIDLL_BASE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_BASE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_BASE_RESET 0x00
#define CAP_PXB_CSR_CFG_UID2SIDLL_BASE_FIELD_MASK 0x0000fe00
#define CAP_PXB_CSR_CFG_UID2SIDLL_BASE_GET(x) (((x) & 0x0000fe00) >> 9)
#define CAP_PXB_CSR_CFG_UID2SIDLL_BASE_SET(x) (((x) << 9) & 0x0000fe00)
#define CAP_PXB_CSR_CFG_UID2SIDLL_BASE_MODIFY(r, x) \
   ((((x) << 9) & 0x0000fe00) | ((r) & 0xffff01ff))
/* Field member: cap_pxb_csr::cfg_uid2sidLL.mode                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_MODE_MSB 8
#define CAP_PXB_CSR_CFG_UID2SIDLL_MODE_LSB 7
#define CAP_PXB_CSR_CFG_UID2SIDLL_MODE_WIDTH 2
#define CAP_PXB_CSR_CFG_UID2SIDLL_MODE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_MODE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_MODE_RESET 0x0
#define CAP_PXB_CSR_CFG_UID2SIDLL_MODE_FIELD_MASK 0x00000180
#define CAP_PXB_CSR_CFG_UID2SIDLL_MODE_GET(x) (((x) & 0x00000180) >> 7)
#define CAP_PXB_CSR_CFG_UID2SIDLL_MODE_SET(x) (((x) << 7) & 0x00000180)
#define CAP_PXB_CSR_CFG_UID2SIDLL_MODE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000180) | ((r) & 0xfffffe7f))
/* Field member: cap_pxb_csr::cfg_uid2sidLL.spare                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_SPARE_MSB 6
#define CAP_PXB_CSR_CFG_UID2SIDLL_SPARE_LSB 0
#define CAP_PXB_CSR_CFG_UID2SIDLL_SPARE_WIDTH 7
#define CAP_PXB_CSR_CFG_UID2SIDLL_SPARE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_SPARE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_SPARE_RESET 0x00
#define CAP_PXB_CSR_CFG_UID2SIDLL_SPARE_FIELD_MASK 0x0000007f
#define CAP_PXB_CSR_CFG_UID2SIDLL_SPARE_GET(x) ((x) & 0x0000007f)
#define CAP_PXB_CSR_CFG_UID2SIDLL_SPARE_SET(x) ((x) & 0x0000007f)
#define CAP_PXB_CSR_CFG_UID2SIDLL_SPARE_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Register type: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0        */
/* Wide Register template: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2036 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_SIZE 0x2
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
/* Register template: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2036 */
/* Field member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2.msk_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_MSB 31
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_LSB 0
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_WIDTH 32
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_RESET 0x11111100
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
/* Register template: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2036 */
/* Field member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2.msk_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_MSB 7
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_LSB 0
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_WIDTH 8
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_RESET 0x11
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1        */
/* Wide Register template: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2042 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_SIZE 0x2
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
/* Register template: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2042 */
/* Field member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2.msk_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_MSB 31
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_LSB 0
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_WIDTH 32
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_RESET 0x22222200
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
/* Register template: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2042 */
/* Field member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2.msk_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_MSB 7
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_LSB 0
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_WIDTH 8
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_RESET 0x22
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2        */
/* Wide Register template: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2048 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_SIZE 0x2
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
/* Register template: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2048 */
/* Field member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2.msk_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_MSB 31
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_LSB 0
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_WIDTH 32
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_RESET 0x44444400
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
/* Register template: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2048 */
/* Field member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2.msk_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_MSB 7
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_LSB 0
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_WIDTH 8
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_RESET 0x44
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3        */
/* Wide Register template: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2054 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_SIZE 0x2
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
/* Register template: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2054 */
/* Field member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2.msk_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_MSB 31
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_LSB 0
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_WIDTH 32
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_RESET 0x88888800
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
/* Register template: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2054 */
/* Field member: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2.msk_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_MSB 7
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_LSB 0
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_WIDTH 8
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_RESET 0x88
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxb_csr::cfg_axi_bw_mon                         */
/* Wide Register template: cap_pxb_csr::cfg_axi_bw_mon                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2059 */
#define CAP_PXB_CSR_CFG_AXI_BW_MON_SIZE 0x2
#define CAP_PXB_CSR_CFG_AXI_BW_MON_BYTE_SIZE 0x8

/* Register type: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2          */
/* Register template: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2059 */
/* Field member: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2.rcache_msk */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_MSB 31
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_LSB 28
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_WIDTH 4
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_RESET 0x0
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_FIELD_MASK 0xf0000000
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSK_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2.rcache    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MSB 27
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_LSB 24
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_WIDTH 4
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_RESET 0xf
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_FIELD_MASK 0x0f000000
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_SET(x) \
   (((x) << 24) & 0x0f000000)
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_RCACHE_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2.cycle     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_MSB 23
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_LSB 8
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_WIDTH 16
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_RESET 0x00ff
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_FIELD_MASK 0x00ffff00
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_GET(x) \
   (((x) & 0x00ffff00) >> 8)
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_SET(x) \
   (((x) << 8) & 0x00ffff00)
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_CYCLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00ffff00) | ((r) & 0xff0000ff))
/* Field member: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_0_2.alpha     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_MSB 7
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_LSB 0
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_WIDTH 8
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_RESET 0x04
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_0_2_ALPHA_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2          */
/* Register template: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2059 */
/* Field member: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2.wcache_msk */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_MSB 7
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_LSB 4
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_WIDTH 4
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_RESET 0x0
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_FIELD_MASK 0x000000f0
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSK_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_pxb_csr::cfg_axi_bw_mon::cfg_axi_bw_mon_1_2.wcache    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MSB 3
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_LSB 0
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_WIDTH 4
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_READ_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_WRITE_ACCESS 1
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_RESET 0xf
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_FIELD_MASK 0x0000000f
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PXB_CSR_CFG_AXI_BW_MON_CFG_AXI_BW_MON_1_2_WCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_pxb_csr::sta_axi_bw_mon_rd_latency                   */
/* Register template: cap_pxb_csr::sta_axi_bw_mon_rd_latency               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2070 */
/* Field member: cap_pxb_csr::sta_axi_bw_mon_rd_latency.avrg               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_MSB 27
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_LSB 14
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_WIDTH 14
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_FIELD_MASK 0x0fffc000
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_GET(x) \
   (((x) & 0x0fffc000) >> 14)
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_SET(x) \
   (((x) << 14) & 0x0fffc000)
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_AVRG_MODIFY(r, x) \
   ((((x) << 14) & 0x0fffc000) | ((r) & 0xf0003fff))
/* Field member: cap_pxb_csr::sta_axi_bw_mon_rd_latency.maxv               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_MSB 13
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_LSB 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_WIDTH 14
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_FIELD_MASK 0x00003fff
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_GET(x) ((x) & 0x00003fff)
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_SET(x) ((x) & 0x00003fff)
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_LATENCY_MAXV_MODIFY(r, x) \
   (((x) & 0x00003fff) | ((r) & 0xffffc000))

/* Register type: cap_pxb_csr::sta_axi_bw_mon_rd_bandwidth                 */
/* Register template: cap_pxb_csr::sta_axi_bw_mon_rd_bandwidth             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2077 */
/* Field member: cap_pxb_csr::sta_axi_bw_mon_rd_bandwidth.avrg             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_MSB 31
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_LSB 16
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_WIDTH 16
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_FIELD_MASK 0xffff0000
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_AVRG_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxb_csr::sta_axi_bw_mon_rd_bandwidth.maxv             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_MSB 15
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_LSB 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_WIDTH 16
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_FIELD_MASK 0x0000ffff
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_BANDWIDTH_MAXV_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxb_csr::sta_axi_bw_mon_rd_transactions              */
/* Register template: cap_pxb_csr::sta_axi_bw_mon_rd_transactions          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2084 */
/* Field member: cap_pxb_csr::sta_axi_bw_mon_rd_transactions.dess_rdy      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_MSB 23
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_LSB 8
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_WIDTH 16
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_FIELD_MASK 0x00ffff00
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_GET(x) \
   (((x) & 0x00ffff00) >> 8)
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_SET(x) \
   (((x) << 8) & 0x00ffff00)
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_DESS_RDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00ffff00) | ((r) & 0xff0000ff))
/* Field member: cap_pxb_csr::sta_axi_bw_mon_rd_transactions.outstanding   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_MSB 7
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_LSB 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_WIDTH 8
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_AXI_BW_MON_RD_TRANSACTIONS_OUTSTANDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::cnt_axi_bw_mon_rd                           */
/* Register template: cap_pxb_csr::cnt_axi_bw_mon_rd                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2090 */
/* Field member: cap_pxb_csr::cnt_axi_bw_mon_rd.val                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_VAL_MSB 31
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_VAL_LSB 0
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_VAL_WIDTH 32
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_VAL_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_VAL_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_VAL_RESET 0x00000000
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_VAL_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_AXI_BW_MON_RD_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pxb_csr::sta_axi_bw_mon_wr_latency                   */
/* Register template: cap_pxb_csr::sta_axi_bw_mon_wr_latency               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2097 */
/* Field member: cap_pxb_csr::sta_axi_bw_mon_wr_latency.avrg               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_MSB 27
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_LSB 14
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_WIDTH 14
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_FIELD_MASK 0x0fffc000
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_GET(x) \
   (((x) & 0x0fffc000) >> 14)
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_SET(x) \
   (((x) << 14) & 0x0fffc000)
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_AVRG_MODIFY(r, x) \
   ((((x) << 14) & 0x0fffc000) | ((r) & 0xf0003fff))
/* Field member: cap_pxb_csr::sta_axi_bw_mon_wr_latency.maxv               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_MSB 13
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_LSB 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_WIDTH 14
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_FIELD_MASK 0x00003fff
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_GET(x) ((x) & 0x00003fff)
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_SET(x) ((x) & 0x00003fff)
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_LATENCY_MAXV_MODIFY(r, x) \
   (((x) & 0x00003fff) | ((r) & 0xffffc000))

/* Register type: cap_pxb_csr::sta_axi_bw_mon_wr_bandwidth                 */
/* Register template: cap_pxb_csr::sta_axi_bw_mon_wr_bandwidth             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2104 */
/* Field member: cap_pxb_csr::sta_axi_bw_mon_wr_bandwidth.avrg             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_MSB 31
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_LSB 16
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_WIDTH 16
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_FIELD_MASK 0xffff0000
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_AVRG_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxb_csr::sta_axi_bw_mon_wr_bandwidth.maxv             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_MSB 15
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_LSB 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_WIDTH 16
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_FIELD_MASK 0x0000ffff
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_BANDWIDTH_MAXV_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxb_csr::sta_axi_bw_mon_wr_transactions              */
/* Register template: cap_pxb_csr::sta_axi_bw_mon_wr_transactions          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2111 */
/* Field member: cap_pxb_csr::sta_axi_bw_mon_wr_transactions.dess_rdy      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_MSB 23
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_LSB 8
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_WIDTH 16
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_FIELD_MASK 0x00ffff00
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_GET(x) \
   (((x) & 0x00ffff00) >> 8)
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_SET(x) \
   (((x) << 8) & 0x00ffff00)
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_DESS_RDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00ffff00) | ((r) & 0xff0000ff))
/* Field member: cap_pxb_csr::sta_axi_bw_mon_wr_transactions.outstanding   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_MSB 7
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_LSB 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_WIDTH 8
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_READ_ACCESS 1
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_WRITE_ACCESS 0
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_FIELD_MASK 0x000000ff
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXB_CSR_STA_AXI_BW_MON_WR_TRANSACTIONS_OUTSTANDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxb_csr::cnt_axi_bw_mon_wr                           */
/* Register template: cap_pxb_csr::cnt_axi_bw_mon_wr                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2117 */
/* Field member: cap_pxb_csr::cnt_axi_bw_mon_wr.val                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_VAL_MSB 31
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_VAL_LSB 0
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_VAL_WIDTH 32
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_VAL_READ_ACCESS 1
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_VAL_WRITE_ACCESS 1
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_VAL_RESET 0x00000000
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_VAL_FIELD_MASK 0xffffffff
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_PXB_CSR_CNT_AXI_BW_MON_WR_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_pcihdrt::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 137 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_pxb_csr_dhs_itr_pcihdrt_entry, *PTR_Cap_pxb_csr_dhs_itr_pcihdrt_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_pcihdrt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 129 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_pcihdrt_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_pcihdrt, *PTR_Cap_pxb_csr_dhs_itr_pcihdrt;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_portmap::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 169 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_portmap_entry, *PTR_Cap_pxb_csr_dhs_itr_portmap_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_portmap                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 161 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_portmap_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_portmap, *PTR_Cap_pxb_csr_dhs_itr_portmap;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_pmt::entry              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 182 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_tgt_pmt_entry, *PTR_Cap_pxb_csr_dhs_tgt_pmt_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_pmt                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 175 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_pmt_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_pmt, *PTR_Cap_pxb_csr_dhs_tgt_pmt;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_pmr::entry              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 196 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_pxb_csr_dhs_tgt_pmr_entry, *PTR_Cap_pxb_csr_dhs_tgt_pmr_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_pmr                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 189 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_pmr_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_pmr, *PTR_Cap_pxb_csr_dhs_tgt_pmr;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_prt::entry              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 209 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_pxb_csr_dhs_tgt_prt_entry, *PTR_Cap_pxb_csr_dhs_tgt_prt_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_prt                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 202 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_prt_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_prt, *PTR_Cap_pxb_csr_dhs_tgt_prt;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_rxcrbfr0::entry         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 222 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_tgt_rxcrbfr0_entry, *PTR_Cap_pxb_csr_dhs_tgt_rxcrbfr0_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_rxcrbfr0                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 215 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_rxcrbfr0_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_rxcrbfr0, *PTR_Cap_pxb_csr_dhs_tgt_rxcrbfr0;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_rxcrbfr1::entry         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 235 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_tgt_rxcrbfr1_entry, *PTR_Cap_pxb_csr_dhs_tgt_rxcrbfr1_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_rxcrbfr1                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 228 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_rxcrbfr1_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_rxcrbfr1, *PTR_Cap_pxb_csr_dhs_tgt_rxcrbfr1;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_rxcrbfr2::entry         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 248 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_tgt_rxcrbfr2_entry, *PTR_Cap_pxb_csr_dhs_tgt_rxcrbfr2_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_rxcrbfr2                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 241 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_rxcrbfr2_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_rxcrbfr2, *PTR_Cap_pxb_csr_dhs_tgt_rxcrbfr2;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_rxcrbfr3::entry         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 261 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_tgt_rxcrbfr3_entry, *PTR_Cap_pxb_csr_dhs_tgt_rxcrbfr3_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_rxcrbfr3                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 254 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_rxcrbfr3_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_rxcrbfr3, *PTR_Cap_pxb_csr_dhs_tgt_rxcrbfr3;

/* Typedef for Memory: cap_pxb_csr::dhs_tgt_rxinfo                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 267 */
typedef struct {
   volatile uint32_t entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_rxinfo, *PTR_Cap_pxb_csr_dhs_tgt_rxinfo;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_cplst::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 287 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_pxb_csr_dhs_tgt_cplst_entry, *PTR_Cap_pxb_csr_dhs_tgt_cplst_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_cplst                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 280 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_cplst_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_cplst, *PTR_Cap_pxb_csr_dhs_tgt_cplst;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_romask::entry           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 300 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_tgt_romask_entry, *PTR_Cap_pxb_csr_dhs_tgt_romask_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_romask                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 293 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_romask_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_romask, *PTR_Cap_pxb_csr_dhs_tgt_romask;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_aximst0::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 313 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_tgt_aximst0_entry, *PTR_Cap_pxb_csr_dhs_tgt_aximst0_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_aximst0                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 306 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_aximst0_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_aximst0, *PTR_Cap_pxb_csr_dhs_tgt_aximst0;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_aximst1::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 325 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_tgt_aximst1_entry, *PTR_Cap_pxb_csr_dhs_tgt_aximst1_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_aximst1                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 318 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_aximst1_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_aximst1, *PTR_Cap_pxb_csr_dhs_tgt_aximst1;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_aximst2::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 337 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_tgt_aximst2_entry, *PTR_Cap_pxb_csr_dhs_tgt_aximst2_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_aximst2                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 330 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_aximst2_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_aximst2, *PTR_Cap_pxb_csr_dhs_tgt_aximst2;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_aximst3::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 349 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_tgt_aximst3_entry, *PTR_Cap_pxb_csr_dhs_tgt_aximst3_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_aximst3                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 342 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_aximst3_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_aximst3, *PTR_Cap_pxb_csr_dhs_tgt_aximst3;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_aximst4::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 361 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_tgt_aximst4_entry, *PTR_Cap_pxb_csr_dhs_tgt_aximst4_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_aximst4                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 354 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_aximst4_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_aximst4, *PTR_Cap_pxb_csr_dhs_tgt_aximst4;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_wrbfr0::entry           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 373 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_itr_wrbfr0_entry, *PTR_Cap_pxb_csr_dhs_itr_wrbfr0_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_wrbfr0                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 366 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_wrbfr0_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_wrbfr0, *PTR_Cap_pxb_csr_dhs_itr_wrbfr0;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_wrbfr1::entry           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 385 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_itr_wrbfr1_entry, *PTR_Cap_pxb_csr_dhs_itr_wrbfr1_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_wrbfr1                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 378 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_wrbfr1_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_wrbfr1, *PTR_Cap_pxb_csr_dhs_itr_wrbfr1;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_wrbfr2::entry           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 397 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_itr_wrbfr2_entry, *PTR_Cap_pxb_csr_dhs_itr_wrbfr2_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_wrbfr2                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 390 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_wrbfr2_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_wrbfr2, *PTR_Cap_pxb_csr_dhs_itr_wrbfr2;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_wrbfr3::entry           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 409 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_itr_wrbfr3_entry, *PTR_Cap_pxb_csr_dhs_itr_wrbfr3_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_wrbfr3                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 402 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_wrbfr3_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_wrbfr3, *PTR_Cap_pxb_csr_dhs_itr_wrbfr3;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_wrhdr::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 421 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_pxb_csr_dhs_itr_wrhdr_entry, *PTR_Cap_pxb_csr_dhs_itr_wrhdr_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_wrhdr                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 414 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_wrhdr_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_wrhdr, *PTR_Cap_pxb_csr_dhs_itr_wrhdr;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_rdhdr::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 434 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_pxb_csr_dhs_itr_rdhdr_entry, *PTR_Cap_pxb_csr_dhs_itr_rdhdr_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_rdhdr                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 427 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_rdhdr_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_rdhdr, *PTR_Cap_pxb_csr_dhs_itr_rdhdr;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_rdcontext::entry        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 447 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_pxb_csr_dhs_itr_rdcontext_entry, *PTR_Cap_pxb_csr_dhs_itr_rdcontext_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_rdcontext                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 440 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_rdcontext_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_rdcontext, *PTR_Cap_pxb_csr_dhs_itr_rdcontext;

/* Typedef for Memory: cap_pxb_csr::dhs_tgt_rdcontext                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 471 */
typedef struct {
   struct {
      volatile uint8_t entry;
      uint8_t _pad[0x3];
   } entry_t[0x80]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_rdcontext, *PTR_Cap_pxb_csr_dhs_tgt_rdcontext;

/* Typedef for Memory: cap_pxb_csr::dhs_tgt_rc_bdfmap                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 486 */
typedef struct {
   volatile uint32_t entry[0x40]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_rc_bdfmap, *PTR_Cap_pxb_csr_dhs_tgt_rc_bdfmap;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr0::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 508 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr0_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr0_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr0                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 501 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr0_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr0, *PTR_Cap_pxb_csr_dhs_itr_cplbfr0;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr1::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 520 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr1_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr1_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr1                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 513 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr1_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr1, *PTR_Cap_pxb_csr_dhs_itr_cplbfr1;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr2::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 532 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr2_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr2_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr2                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 525 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr2_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr2, *PTR_Cap_pxb_csr_dhs_itr_cplbfr2;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr3::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 544 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr3_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr3_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr3                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 537 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr3_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr3, *PTR_Cap_pxb_csr_dhs_itr_cplbfr3;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr4::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 556 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr4_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr4_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr4                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 549 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr4_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr4, *PTR_Cap_pxb_csr_dhs_itr_cplbfr4;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr5::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 568 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr5_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr5_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr5                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 561 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr5_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr5, *PTR_Cap_pxb_csr_dhs_itr_cplbfr5;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr6::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 580 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr6_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr6_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr6                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 573 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr6_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr6, *PTR_Cap_pxb_csr_dhs_itr_cplbfr6;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr7::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 592 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr7_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr7_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr7                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 585 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr7_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr7, *PTR_Cap_pxb_csr_dhs_itr_cplbfr7;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr8::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 604 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr8_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr8_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr8                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 597 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr8_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr8, *PTR_Cap_pxb_csr_dhs_itr_cplbfr8;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr9::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 616 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr9_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr9_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr9                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 609 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr9_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr9, *PTR_Cap_pxb_csr_dhs_itr_cplbfr9;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr10::entry         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 628 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr10_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr10_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr10                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 621 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr10_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr10, *PTR_Cap_pxb_csr_dhs_itr_cplbfr10;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr11::entry         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 640 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr11_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr11_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr11                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 633 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr11_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr11, *PTR_Cap_pxb_csr_dhs_itr_cplbfr11;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr12::entry         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 652 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr12_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr12_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr12                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 645 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr12_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr12, *PTR_Cap_pxb_csr_dhs_itr_cplbfr12;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr13::entry         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 664 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr13_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr13_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr13                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 657 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr13_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr13, *PTR_Cap_pxb_csr_dhs_itr_cplbfr13;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr14::entry         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 676 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr14_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr14_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr14                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 669 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr14_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr14, *PTR_Cap_pxb_csr_dhs_itr_cplbfr14;

/* Typedef for Wide Register: cap_pxb_csr::dhs_itr_cplbfr15::entry         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 688 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr15_entry, *PTR_Cap_pxb_csr_dhs_itr_cplbfr15_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_itr_cplbfr15                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 681 */
typedef struct {
   volatile Cap_pxb_csr_dhs_itr_cplbfr15_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_itr_cplbfr15, *PTR_Cap_pxb_csr_dhs_itr_cplbfr15;

/* Typedef for Memory: cap_pxb_csr::dhs_tgt_notify                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 693 */
typedef struct {
   volatile uint32_t entry[0x8]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_notify, *PTR_Cap_pxb_csr_dhs_tgt_notify;

/* Typedef for Wide Register: cap_pxb_csr::dhs_tgt_ind_rsp::entry          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 712 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxb_csr_dhs_tgt_ind_rsp_entry, *PTR_Cap_pxb_csr_dhs_tgt_ind_rsp_entry;

/* Typedef for Wide Memory: cap_pxb_csr::dhs_tgt_ind_rsp                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 705 */
typedef struct {
   volatile Cap_pxb_csr_dhs_tgt_ind_rsp_entry entry; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_dhs_tgt_ind_rsp, *PTR_Cap_pxb_csr_dhs_tgt_ind_rsp;

/* Typedef for Wide Register: cap_pxb_csr::cfg_itr_port                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 737 */
typedef struct {
   volatile uint32_t cfg_itr_port_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_itr_port_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cfg_itr_port, *PTR_Cap_pxb_csr_cfg_itr_port;

/* Typedef for Wide Register: cap_pxb_csr::cfg_tgt_req_notify_int          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 784 */
typedef struct {
   volatile uint32_t cfg_tgt_req_notify_int_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_tgt_req_notify_int_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_tgt_req_notify_int_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_pxb_csr_cfg_tgt_req_notify_int, *PTR_Cap_pxb_csr_cfg_tgt_req_notify_int;

/* Typedef for Wide Register: cap_pxb_csr::cfg_tgt_req_indirect_int        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 797 */
typedef struct {
   volatile uint32_t cfg_tgt_req_indirect_int_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_tgt_req_indirect_int_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_tgt_req_indirect_int_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_pxb_csr_cfg_tgt_req_indirect_int,
  *PTR_Cap_pxb_csr_cfg_tgt_req_indirect_int;

/* Typedef for Wide Register: cap_pxb_csr::cfg_tgt_rx_credit_bfr           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 829 */
typedef struct {
   volatile uint32_t cfg_tgt_rx_credit_bfr_0_6; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_tgt_rx_credit_bfr_1_6; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_tgt_rx_credit_bfr_2_6; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_tgt_rx_credit_bfr_3_6; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_tgt_rx_credit_bfr_4_6; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_tgt_rx_credit_bfr_5_6; /**< Offset 0x14 (R/W) */
   uint8_t _pad0[0x8];
} Cap_pxb_csr_cfg_tgt_rx_credit_bfr, *PTR_Cap_pxb_csr_cfg_tgt_rx_credit_bfr;

/* Typedef for Wide Register: cap_pxb_csr::cfg_pmt_tbl_id                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 907 */
typedef struct {
   volatile uint32_t cfg_pmt_tbl_id_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_pmt_tbl_id_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cfg_pmt_tbl_id, *PTR_Cap_pxb_csr_cfg_pmt_tbl_id;

/* Typedef for Wide Register: cap_pxb_csr::cfg_pcie_local_memaddr_decode   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 950 */
typedef struct {
   volatile uint32_t cfg_pcie_local_memaddr_decode_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_pcie_local_memaddr_decode_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_pcie_local_memaddr_decode_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_pcie_local_memaddr_decode_3_4; /**< Offset 0xc (R/W) */
} Cap_pxb_csr_cfg_pcie_local_memaddr_decode,
  *PTR_Cap_pxb_csr_cfg_pcie_local_memaddr_decode;

/* Typedef for Wide Register: cap_pxb_csr::cfg_tgt_rc_legacy_int_addr      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 976 */
typedef struct {
   volatile uint32_t cfg_tgt_rc_legacy_int_addr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_tgt_rc_legacy_int_addr_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cfg_tgt_rc_legacy_int_addr,
  *PTR_Cap_pxb_csr_cfg_tgt_rc_legacy_int_addr;

/* Typedef for Wide Register: cap_pxb_csr::cfg_tgt_pmt_ind                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 995 */
typedef struct {
   volatile uint32_t cfg_tgt_pmt_ind_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_tgt_pmt_ind_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_tgt_pmt_ind_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_tgt_pmt_ind_3_4; /**< Offset 0xc (R/W) */
} Cap_pxb_csr_cfg_tgt_pmt_ind, *PTR_Cap_pxb_csr_cfg_tgt_pmt_ind;

/* Typedef for Memory: cap_pxb_csr::dhs_tgt_pmt_ind                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1008 */
typedef struct {
   volatile uint8_t entry; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x3];
} Cap_pxb_csr_dhs_tgt_pmt_ind, *PTR_Cap_pxb_csr_dhs_tgt_pmt_ind;

/* Typedef for Wide Register: cap_pxb_csr::sat_tgt_rx_drop                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1259 */
typedef struct {
   volatile uint32_t sat_tgt_rx_drop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t sat_tgt_rx_drop_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_sat_tgt_rx_drop, *PTR_Cap_pxb_csr_sat_tgt_rx_drop;

/* Typedef for Wide Register: cap_pxb_csr::sta_tgt_axi_pending             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1281 */
typedef struct {
   volatile uint32_t sta_tgt_axi_pending_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_tgt_axi_pending_1_2; /**< Offset 0x4 (R) */
} Cap_pxb_csr_sta_tgt_axi_pending, *PTR_Cap_pxb_csr_sta_tgt_axi_pending;

/* Typedef for Wide Register: cap_pxb_csr::cnt_itr_tot_axi_wr              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1299 */
typedef struct {
   volatile uint32_t cnt_itr_tot_axi_wr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_tot_axi_wr_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_itr_tot_axi_wr, *PTR_Cap_pxb_csr_cnt_itr_tot_axi_wr;

/* Typedef for Wide Register: cap_pxb_csr::cnt_itr_axi_wr64                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1306 */
typedef struct {
   volatile uint32_t cnt_itr_axi_wr64_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_axi_wr64_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_itr_axi_wr64, *PTR_Cap_pxb_csr_cnt_itr_axi_wr64;

/* Typedef for Wide Register: cap_pxb_csr::cnt_itr_axi_wr256               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1313 */
typedef struct {
   volatile uint32_t cnt_itr_axi_wr256_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_axi_wr256_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_itr_axi_wr256, *PTR_Cap_pxb_csr_cnt_itr_axi_wr256;

/* Typedef for Wide Register: cap_pxb_csr::sta_itr_tot_axi_wr              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1320 */
typedef struct {
   volatile uint32_t sta_itr_tot_axi_wr_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_itr_tot_axi_wr_1_2; /**< Offset 0x4 (R) */
} Cap_pxb_csr_sta_itr_tot_axi_wr, *PTR_Cap_pxb_csr_sta_itr_tot_axi_wr;

/* Typedef for Wide Register: cap_pxb_csr::sta_itr_tot_axi_rd              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1327 */
typedef struct {
   volatile uint32_t sta_itr_tot_axi_rd_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_itr_tot_axi_rd_1_2; /**< Offset 0x4 (R) */
} Cap_pxb_csr_sta_itr_tot_axi_rd, *PTR_Cap_pxb_csr_sta_itr_tot_axi_rd;

/* Typedef for Wide Register: cap_pxb_csr::cnt_itr_tot_axi_rd              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1334 */
typedef struct {
   volatile uint32_t cnt_itr_tot_axi_rd_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_tot_axi_rd_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_itr_tot_axi_rd, *PTR_Cap_pxb_csr_cnt_itr_tot_axi_rd;

/* Typedef for Wide Register: cap_pxb_csr::cnt_itr_axi_rd64                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1341 */
typedef struct {
   volatile uint32_t cnt_itr_axi_rd64_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_axi_rd64_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_itr_axi_rd64, *PTR_Cap_pxb_csr_cnt_itr_axi_rd64;

/* Typedef for Wide Register: cap_pxb_csr::cnt_itr_axi_rd256               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1348 */
typedef struct {
   volatile uint32_t cnt_itr_axi_rd256_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_axi_rd256_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_itr_axi_rd256, *PTR_Cap_pxb_csr_cnt_itr_axi_rd256;

/* Typedef for Wide Register: cap_pxb_csr::cnt_tgt_tot_axi_wr              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1355 */
typedef struct {
   volatile uint32_t cnt_tgt_tot_axi_wr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_tot_axi_wr_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_tgt_tot_axi_wr, *PTR_Cap_pxb_csr_cnt_tgt_tot_axi_wr;

/* Typedef for Wide Register: cap_pxb_csr::cnt_tgt_axi_wr64                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1362 */
typedef struct {
   volatile uint32_t cnt_tgt_axi_wr64_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_axi_wr64_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_tgt_axi_wr64, *PTR_Cap_pxb_csr_cnt_tgt_axi_wr64;

/* Typedef for Wide Register: cap_pxb_csr::cnt_tgt_db64_axi_wr             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1369 */
typedef struct {
   volatile uint32_t cnt_tgt_db64_axi_wr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_db64_axi_wr_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_tgt_db64_axi_wr, *PTR_Cap_pxb_csr_cnt_tgt_db64_axi_wr;

/* Typedef for Wide Register: cap_pxb_csr::cnt_tgt_db32_axi_wr             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1376 */
typedef struct {
   volatile uint32_t cnt_tgt_db32_axi_wr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_db32_axi_wr_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_tgt_db32_axi_wr, *PTR_Cap_pxb_csr_cnt_tgt_db32_axi_wr;

/* Typedef for Wide Register: cap_pxb_csr::cnt_tgt_rsp_ca_ur               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1383 */
typedef struct {
   volatile uint32_t cnt_tgt_rsp_ca_ur_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_rsp_ca_ur_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_tgt_rsp_ca_ur, *PTR_Cap_pxb_csr_cnt_tgt_rsp_ca_ur;

/* Typedef for Wide Register: cap_pxb_csr::cnt_tgt_tot_axi_rd              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1390 */
typedef struct {
   volatile uint32_t cnt_tgt_tot_axi_rd_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_tot_axi_rd_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_tgt_tot_axi_rd, *PTR_Cap_pxb_csr_cnt_tgt_tot_axi_rd;

/* Typedef for Wide Register: cap_pxb_csr::cnt_tgt_axi_rd64                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1397 */
typedef struct {
   volatile uint32_t cnt_tgt_axi_rd64_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_axi_rd64_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_tgt_axi_rd64, *PTR_Cap_pxb_csr_cnt_tgt_axi_rd64;

/* Typedef for Wide Register: cap_pxb_csr::sta_tgt_tot_axi_wr              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1404 */
typedef struct {
   volatile uint32_t sta_tgt_tot_axi_wr_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_tgt_tot_axi_wr_1_2; /**< Offset 0x4 (R) */
} Cap_pxb_csr_sta_tgt_tot_axi_wr, *PTR_Cap_pxb_csr_sta_tgt_tot_axi_wr;

/* Typedef for Wide Register: cap_pxb_csr::sta_tgt_tot_axi_rd              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1411 */
typedef struct {
   volatile uint32_t sta_tgt_tot_axi_rd_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_tgt_tot_axi_rd_1_2; /**< Offset 0x4 (R) */
} Cap_pxb_csr_sta_tgt_tot_axi_rd, *PTR_Cap_pxb_csr_sta_tgt_tot_axi_rd;

/* Typedef for Wide Register: cap_pxb_csr::cnt_itr_tot_msg                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1428 */
typedef struct {
   volatile uint32_t cnt_itr_tot_msg_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_tot_msg_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_itr_tot_msg, *PTR_Cap_pxb_csr_cnt_itr_tot_msg;

/* Typedef for Wide Register: cap_pxb_csr::cnt_itr_intx_assert_msg         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1435 */
typedef struct {
   volatile uint32_t cnt_itr_intx_assert_msg_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_intx_assert_msg_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_itr_intx_assert_msg, *PTR_Cap_pxb_csr_cnt_itr_intx_assert_msg;

/* Typedef for Wide Register: cap_pxb_csr::cnt_itr_tot_atomic_req          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1442 */
typedef struct {
   volatile uint32_t cnt_itr_tot_atomic_req_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_tot_atomic_req_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cnt_itr_tot_atomic_req, *PTR_Cap_pxb_csr_cnt_itr_tot_atomic_req;

/* Typedef for Wide Register: cap_pxb_csr::sta_tgt_req_debug               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1461 */
typedef struct {
   volatile uint32_t sta_tgt_req_debug_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_tgt_req_debug_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_tgt_req_debug_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_tgt_req_debug_3_4; /**< Offset 0xc (R) */
} Cap_pxb_csr_sta_tgt_req_debug, *PTR_Cap_pxb_csr_sta_tgt_req_debug;

/* Typedef for Wide Register: cap_pxb_csr::sta_itr_req_debug               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1511 */
typedef struct {
   volatile uint32_t sta_itr_req_debug_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_itr_req_debug_1_2; /**< Offset 0x4 (R) */
} Cap_pxb_csr_sta_itr_req_debug, *PTR_Cap_pxb_csr_sta_itr_req_debug;

/* Typedef for Wide Register: cap_pxb_csr::cfg_itr_raw_tlp                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1598 */
typedef struct {
   volatile uint32_t cfg_itr_raw_tlp_0_12; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_1_12; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_2_12; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_3_12; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_4_12; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_5_12; /**< Offset 0x14 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_6_12; /**< Offset 0x18 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_7_12; /**< Offset 0x1c (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_8_12; /**< Offset 0x20 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_9_12; /**< Offset 0x24 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_10_12; /**< Offset 0x28 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_11_12; /**< Offset 0x2c (R/W) */
   uint8_t _pad0[0x10];
} Cap_pxb_csr_cfg_itr_raw_tlp, *PTR_Cap_pxb_csr_cfg_itr_raw_tlp;

/* Typedef for Wide Register: cap_pxb_csr::sta_itr_raw_tlp_data            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1624 */
typedef struct {
   volatile uint32_t sta_itr_raw_tlp_data_0_8; /**< Offset 0x0 (R) */
   volatile uint32_t sta_itr_raw_tlp_data_1_8; /**< Offset 0x4 (R) */
   volatile uint32_t sta_itr_raw_tlp_data_2_8; /**< Offset 0x8 (R) */
   volatile uint32_t sta_itr_raw_tlp_data_3_8; /**< Offset 0xc (R) */
   volatile uint32_t sta_itr_raw_tlp_data_4_8; /**< Offset 0x10 (R) */
   volatile uint32_t sta_itr_raw_tlp_data_5_8; /**< Offset 0x14 (R) */
   volatile uint32_t sta_itr_raw_tlp_data_6_8; /**< Offset 0x18 (R) */
   volatile uint32_t sta_itr_raw_tlp_data_7_8; /**< Offset 0x1c (R) */
} Cap_pxb_csr_sta_itr_raw_tlp_data, *PTR_Cap_pxb_csr_sta_itr_raw_tlp_data;

/* Typedef for Wide Register: cap_pxb_csr::sta_itr_tags_pending            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1645 */
typedef struct {
   volatile uint32_t sta_itr_tags_pending_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_itr_tags_pending_1_2; /**< Offset 0x4 (R) */
} Cap_pxb_csr_sta_itr_tags_pending, *PTR_Cap_pxb_csr_sta_itr_tags_pending;

/* Typedef for Wide Register: cap_pxb_csr::sta_itr_portfifo_depth          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1657 */
typedef struct {
   volatile uint32_t sta_itr_portfifo_depth_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_itr_portfifo_depth_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_itr_portfifo_depth_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_itr_portfifo_depth_3_4; /**< Offset 0xc (R) */
} Cap_pxb_csr_sta_itr_portfifo_depth, *PTR_Cap_pxb_csr_sta_itr_portfifo_depth;

/* Typedef for Wide Register: cap_pxb_csr::sat_tgt_ind_reason              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1699 */
typedef struct {
   volatile uint32_t sat_tgt_ind_reason_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t sat_tgt_ind_reason_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t sat_tgt_ind_reason_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t sat_tgt_ind_reason_3_4; /**< Offset 0xc (R/W) */
} Cap_pxb_csr_sat_tgt_ind_reason, *PTR_Cap_pxb_csr_sat_tgt_ind_reason;

/* Typedef for Wide Register: cap_pxb_csr::cfg_itr_rdlat_measure           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1814 */
typedef struct {
   volatile uint32_t cfg_itr_rdlat_measure_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_itr_rdlat_measure_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cfg_itr_rdlat_measure, *PTR_Cap_pxb_csr_cfg_itr_rdlat_measure;

/* Typedef for Wide Register: cap_pxb_csr::sat_itr_rdlat0                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1823 */
typedef struct {
   volatile uint32_t sat_itr_rdlat0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t sat_itr_rdlat0_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_sat_itr_rdlat0, *PTR_Cap_pxb_csr_sat_itr_rdlat0;

/* Typedef for Wide Register: cap_pxb_csr::sat_itr_rdlat1                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1827 */
typedef struct {
   volatile uint32_t sat_itr_rdlat1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t sat_itr_rdlat1_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_sat_itr_rdlat1, *PTR_Cap_pxb_csr_sat_itr_rdlat1;

/* Typedef for Wide Register: cap_pxb_csr::sat_itr_rdlat2                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1831 */
typedef struct {
   volatile uint32_t sat_itr_rdlat2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t sat_itr_rdlat2_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_sat_itr_rdlat2, *PTR_Cap_pxb_csr_sat_itr_rdlat2;

/* Typedef for Wide Register: cap_pxb_csr::sat_itr_rdlat3                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1835 */
typedef struct {
   volatile uint32_t sat_itr_rdlat3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t sat_itr_rdlat3_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_sat_itr_rdlat3, *PTR_Cap_pxb_csr_sat_itr_rdlat3;

/* Typedef for Wide Register: cap_pxb_csr::cfg_sram_bist                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1839 */
typedef struct {
   volatile uint32_t cfg_sram_bist_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_sram_bist_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cfg_sram_bist, *PTR_Cap_pxb_csr_cfg_sram_bist;

/* Typedef for Wide Register: cap_pxb_csr::sta_sram_bist                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1845 */
typedef struct {
   volatile uint32_t sta_sram_bist_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_sram_bist_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_sram_bist_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_pxb_csr_sta_sram_bist, *PTR_Cap_pxb_csr_sta_sram_bist;

/* Typedef for Group: cap_pxb_csr::int_groups                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1868 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_pxb_csr_int_groups, *PTR_Cap_pxb_csr_int_groups;

/* Typedef for Group: cap_pxb_csr::int_itr_ecc                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1869 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pxb_csr_int_itr_ecc, *PTR_Cap_pxb_csr_int_itr_ecc;

/* Typedef for Group: cap_pxb_csr::int_tgt_ecc                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1893 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pxb_csr_int_tgt_ecc, *PTR_Cap_pxb_csr_int_tgt_ecc;

/* Typedef for Group: cap_pxb_csr::int_err                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1930 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pxb_csr_int_err, *PTR_Cap_pxb_csr_int_err;

/* Typedef for Memory: cap_pxb_csr::filter_addr_lo                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1954 */
typedef struct {
   volatile uint32_t data[0x8]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_filter_addr_lo, *PTR_Cap_pxb_csr_filter_addr_lo;

/* Typedef for Memory: cap_pxb_csr::filter_addr_hi                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1967 */
typedef struct {
   volatile uint32_t data[0x8]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_filter_addr_hi, *PTR_Cap_pxb_csr_filter_addr_hi;

/* Typedef for Memory: cap_pxb_csr::filter_addr_ctl                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 1980 */
typedef struct {
   struct {
      volatile uint8_t value;
      uint8_t _pad[0x3];
   } value_t[0x8]; /**< Offset 0x0 (R/W) */
} Cap_pxb_csr_filter_addr_ctl, *PTR_Cap_pxb_csr_filter_addr_ctl;

/* Typedef for Wide Register: cap_pxb_csr::sta_inval_cam::entry            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2022 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R) */
} Cap_pxb_csr_sta_inval_cam_entry, *PTR_Cap_pxb_csr_sta_inval_cam_entry;

/* Typedef for Wide Memory: cap_pxb_csr::sta_inval_cam                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2015 */
typedef struct {
   volatile Cap_pxb_csr_sta_inval_cam_entry entry[0x40]; /**< Offset 0x0 (R) */
} Cap_pxb_csr_sta_inval_cam, *PTR_Cap_pxb_csr_sta_inval_cam;

/* Typedef for Wide Register: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2036 */
typedef struct {
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit0_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cfg_uid2sidLL_hbm_hash_msk_bit0,
  *PTR_Cap_pxb_csr_cfg_uid2sidLL_hbm_hash_msk_bit0;

/* Typedef for Wide Register: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2042 */
typedef struct {
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit1_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cfg_uid2sidLL_hbm_hash_msk_bit1,
  *PTR_Cap_pxb_csr_cfg_uid2sidLL_hbm_hash_msk_bit1;

/* Typedef for Wide Register: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2048 */
typedef struct {
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit2_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cfg_uid2sidLL_hbm_hash_msk_bit2,
  *PTR_Cap_pxb_csr_cfg_uid2sidLL_hbm_hash_msk_bit2;

/* Typedef for Wide Register: cap_pxb_csr::cfg_uid2sidLL_hbm_hash_msk_bit3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2054 */
typedef struct {
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit3_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cfg_uid2sidLL_hbm_hash_msk_bit3,
  *PTR_Cap_pxb_csr_cfg_uid2sidLL_hbm_hash_msk_bit3;

/* Typedef for Wide Register: cap_pxb_csr::cfg_axi_bw_mon                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2059 */
typedef struct {
   volatile uint32_t cfg_axi_bw_mon_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_axi_bw_mon_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxb_csr_cfg_axi_bw_mon, *PTR_Cap_pxb_csr_cfg_axi_bw_mon;

/* Typedef for Addressmap: cap_pxb_csr                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/pxb.gcsr, line: 2125 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t rdintr; /**< Offset 0x4 (R/W) */
   uint8_t _pad0[0x7ff8];
   Cap_pxb_csr_dhs_itr_pcihdrt dhs_itr_pcihdrt; /**< Offset 0x8000 (R/W) */
   Cap_pxb_csr_dhs_itr_portmap dhs_itr_portmap; /**< Offset 0x10000 (R/W) */
   uint8_t _pad1[0x7c00];
   Cap_pxb_csr_dhs_tgt_pmt dhs_tgt_pmt; /**< Offset 0x18000 (R/W) */
   Cap_pxb_csr_dhs_tgt_pmr dhs_tgt_pmr; /**< Offset 0x20000 (R/W) */
   uint8_t _pad2[0xc000];
   Cap_pxb_csr_dhs_tgt_prt dhs_tgt_prt; /**< Offset 0x30000 (R/W) */
   Cap_pxb_csr_dhs_tgt_rxcrbfr0 dhs_tgt_rxcrbfr0; /**< Offset 0x40000 (R/W) */
   Cap_pxb_csr_dhs_tgt_rxcrbfr1 dhs_tgt_rxcrbfr1; /**< Offset 0x48000 (R/W) */
   Cap_pxb_csr_dhs_tgt_rxcrbfr2 dhs_tgt_rxcrbfr2; /**< Offset 0x50000 (R/W) */
   Cap_pxb_csr_dhs_tgt_rxcrbfr3 dhs_tgt_rxcrbfr3; /**< Offset 0x58000 (R/W) */
   Cap_pxb_csr_dhs_tgt_rxinfo dhs_tgt_rxinfo; /**< Offset 0x60000 (R/W) */
   Cap_pxb_csr_dhs_tgt_cplst dhs_tgt_cplst; /**< Offset 0x61000 (R/W) */
   Cap_pxb_csr_dhs_tgt_romask dhs_tgt_romask; /**< Offset 0x61800 (R/W) */
   uint8_t _pad3[0x400];
   Cap_pxb_csr_dhs_tgt_aximst0 dhs_tgt_aximst0; /**< Offset 0x62000 (R/W) */
   Cap_pxb_csr_dhs_tgt_aximst1 dhs_tgt_aximst1; /**< Offset 0x63000 (R/W) */
   Cap_pxb_csr_dhs_tgt_aximst2 dhs_tgt_aximst2; /**< Offset 0x64000 (R/W) */
   Cap_pxb_csr_dhs_tgt_aximst3 dhs_tgt_aximst3; /**< Offset 0x65000 (R/W) */
   Cap_pxb_csr_dhs_tgt_aximst4 dhs_tgt_aximst4; /**< Offset 0x66000 (R/W) */
   uint8_t _pad4[0x1000];
   Cap_pxb_csr_dhs_itr_wrbfr0 dhs_itr_wrbfr0; /**< Offset 0x68000 (R/W) */
   Cap_pxb_csr_dhs_itr_wrbfr1 dhs_itr_wrbfr1; /**< Offset 0x70000 (R/W) */
   Cap_pxb_csr_dhs_itr_wrbfr2 dhs_itr_wrbfr2; /**< Offset 0x78000 (R/W) */
   Cap_pxb_csr_dhs_itr_wrbfr3 dhs_itr_wrbfr3; /**< Offset 0x80000 (R/W) */
   Cap_pxb_csr_dhs_itr_wrhdr dhs_itr_wrhdr; /**< Offset 0x88000 (R/W) */
   Cap_pxb_csr_dhs_itr_rdhdr dhs_itr_rdhdr; /**< Offset 0x88800 (R/W) */
   Cap_pxb_csr_dhs_itr_rdcontext dhs_itr_rdcontext; /**< Offset 0x89000 (R/W) */
   Cap_pxb_csr_dhs_tgt_rdcontext dhs_tgt_rdcontext; /**< Offset 0x89800 (R/W) */
   Cap_pxb_csr_dhs_tgt_rc_bdfmap dhs_tgt_rc_bdfmap; /**< Offset 0x89a00 (R/W) */
   uint8_t _pad5[0x500];
   Cap_pxb_csr_dhs_itr_cplbfr0 dhs_itr_cplbfr0; /**< Offset 0x8a000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr1 dhs_itr_cplbfr1; /**< Offset 0x8b000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr2 dhs_itr_cplbfr2; /**< Offset 0x8c000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr3 dhs_itr_cplbfr3; /**< Offset 0x8d000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr4 dhs_itr_cplbfr4; /**< Offset 0x8e000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr5 dhs_itr_cplbfr5; /**< Offset 0x8f000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr6 dhs_itr_cplbfr6; /**< Offset 0x90000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr7 dhs_itr_cplbfr7; /**< Offset 0x91000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr8 dhs_itr_cplbfr8; /**< Offset 0x92000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr9 dhs_itr_cplbfr9; /**< Offset 0x93000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr10 dhs_itr_cplbfr10; /**< Offset 0x94000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr11 dhs_itr_cplbfr11; /**< Offset 0x95000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr12 dhs_itr_cplbfr12; /**< Offset 0x96000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr13 dhs_itr_cplbfr13; /**< Offset 0x97000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr14 dhs_itr_cplbfr14; /**< Offset 0x98000 (R/W) */
   Cap_pxb_csr_dhs_itr_cplbfr15 dhs_itr_cplbfr15; /**< Offset 0x99000 (R/W) */
   Cap_pxb_csr_dhs_tgt_notify dhs_tgt_notify; /**< Offset 0x9a000 (R/W) */
   Cap_pxb_csr_dhs_tgt_ind_rsp dhs_tgt_ind_rsp; /**< Offset 0x9a020 (R/W) */
   volatile uint32_t cfg_pc_port_type; /**< Offset 0x9a040 (R/W) */
   uint8_t _pad6[0x3c];
   volatile Cap_pxb_csr_cfg_itr_port cfg_itr_port[0x8]; /**< Offset 0x9a080 (R/W) */
   volatile uint32_t cfg_tgt_port[0x8]; /**< Offset 0x9a0c0 (R/W) */
   volatile uint32_t cfg_itr_tx_req; /**< Offset 0x9a0e0 (R/W) */
   uint8_t _pad7[0x1c];
   volatile uint32_t cfg_tgt_req_notify[0x8]; /**< Offset 0x9a100 (R/W) */
   volatile Cap_pxb_csr_cfg_tgt_req_notify_int cfg_tgt_req_notify_int; /**< Offset 0x9a120 (R/W) */
   volatile uint32_t cfg_tgt_req_notify_ring_size; /**< Offset 0x9a130 (R/W) */
   uint8_t _pad8[0xc];
   volatile Cap_pxb_csr_cfg_tgt_req_indirect_int cfg_tgt_req_indirect_int; /**< Offset 0x9a140 (R/W) */
   volatile uint32_t cfg_tgt_doorbell_base; /**< Offset 0x9a150 (R/W) */
   volatile uint32_t cfg_tgt_msg_filter; /**< Offset 0x9a154 (R/W) */
   volatile uint32_t cfg_tgt_fence_ignore; /**< Offset 0x9a158 (R/W) */
   uint8_t _pad9[0x4];
   volatile Cap_pxb_csr_cfg_tgt_rx_credit_bfr cfg_tgt_rx_credit_bfr; /**< Offset 0x9a160 (R/W) */
   volatile uint32_t cfg_tgt_ind_en; /**< Offset 0x9a180 (R/W) */
   volatile uint32_t cfg_tgt_notify_en; /**< Offset 0x9a184 (R/W) */
   volatile Cap_pxb_csr_cfg_pmt_tbl_id cfg_pmt_tbl_id; /**< Offset 0x9a188 (R/W) */
   volatile uint32_t cfg_tgt_rc_key; /**< Offset 0x9a190 (R/W) */
   uint8_t _pad10[0xc];
   volatile Cap_pxb_csr_cfg_pcie_local_memaddr_decode cfg_pcie_local_memaddr_decode; /**< Offset 0x9a1a0 (R/W) */
   uint8_t _pad11[0x10];
   volatile Cap_pxb_csr_cfg_tgt_rc_legacy_int_addr cfg_tgt_rc_legacy_int_addr[0x8]; /**< Offset 0x9a1c0 (R/W) */
   volatile uint32_t cfg_tgt_rc_legacy_int_data; /**< Offset 0x9a200 (R/W) */
   volatile uint32_t cfg_tgt_pmt_grst; /**< Offset 0x9a204 (R/W) */
   uint8_t _pad12[0x8];
   volatile Cap_pxb_csr_cfg_tgt_pmt_ind cfg_tgt_pmt_ind; /**< Offset 0x9a210 (R/W) */
   volatile uint32_t sta_tgt_pmt_ind; /**< Offset 0x9a220 (R) */
   Cap_pxb_csr_dhs_tgt_pmt_ind dhs_tgt_pmt_ind; /**< Offset 0x9a224 (R/W) */
   volatile uint32_t cfg_itr_ecc_disable; /**< Offset 0x9a228 (R/W) */
   volatile uint32_t cfg_tgt_ecc_disable; /**< Offset 0x9a22c (R/W) */
   volatile uint32_t sta_itr_ecc_wrbfr_0; /**< Offset 0x9a230 (R) */
   volatile uint32_t sta_itr_ecc_wrbfr_1; /**< Offset 0x9a234 (R) */
   volatile uint32_t sta_itr_ecc_wrbfr_2; /**< Offset 0x9a238 (R) */
   volatile uint32_t sta_itr_ecc_wrbfr_3; /**< Offset 0x9a23c (R) */
   volatile uint32_t sta_itr_ecc_pcihdrt; /**< Offset 0x9a240 (R) */
   volatile uint32_t sta_itr_ecc_portmap; /**< Offset 0x9a244 (R) */
   volatile uint32_t sta_itr_ecc_wrhdr; /**< Offset 0x9a248 (R) */
   volatile uint32_t sta_itr_ecc_rdhdr; /**< Offset 0x9a24c (R) */
   volatile uint32_t sta_itr_ecc_cplbfr; /**< Offset 0x9a250 (R) */
   volatile uint32_t sta_tgt_ecc_rxcrbfr_0; /**< Offset 0x9a254 (R) */
   volatile uint32_t sta_tgt_ecc_rxcrbfr_1; /**< Offset 0x9a258 (R) */
   volatile uint32_t sta_tgt_ecc_rxcrbfr_2; /**< Offset 0x9a25c (R) */
   volatile uint32_t sta_tgt_ecc_rxcrbfr_3; /**< Offset 0x9a260 (R) */
   volatile uint32_t sta_tgt_ecc_aximst_0; /**< Offset 0x9a264 (R) */
   volatile uint32_t sta_tgt_ecc_aximst_1; /**< Offset 0x9a268 (R) */
   volatile uint32_t sta_tgt_ecc_aximst_2; /**< Offset 0x9a26c (R) */
   volatile uint32_t sta_tgt_ecc_aximst_3; /**< Offset 0x9a270 (R) */
   volatile uint32_t sta_tgt_ecc_aximst_4; /**< Offset 0x9a274 (R) */
   volatile uint32_t sta_tgt_ecc_rxinfo; /**< Offset 0x9a278 (R) */
   volatile uint32_t sta_tgt_ecc_cplst; /**< Offset 0x9a27c (R) */
   volatile uint32_t sta_tgt_ecc_pmr; /**< Offset 0x9a280 (R) */
   volatile uint32_t sta_tgt_ecc_prt; /**< Offset 0x9a284 (R) */
   volatile uint32_t sta_tgt_ecc_romask; /**< Offset 0x9a288 (R) */
   uint8_t _pad13[0x4];
   volatile Cap_pxb_csr_sat_tgt_rx_drop sat_tgt_rx_drop; /**< Offset 0x9a290 (R/W) */
   uint8_t _pad14[0x28];
   volatile uint32_t cfg_tgt_vf_cfg_stride[0x10]; /**< Offset 0x9a2c0 (R/W) */
   volatile Cap_pxb_csr_sta_tgt_axi_pending sta_tgt_axi_pending; /**< Offset 0x9a300 (R) */
   uint8_t _pad15[0x18];
   volatile uint32_t sta_tgt_ind_info[0x8]; /**< Offset 0x9a320 (R) */
   volatile Cap_pxb_csr_cnt_itr_tot_axi_wr cnt_itr_tot_axi_wr; /**< Offset 0x9a340 (R/W) */
   volatile Cap_pxb_csr_cnt_itr_axi_wr64 cnt_itr_axi_wr64; /**< Offset 0x9a348 (R/W) */
   volatile Cap_pxb_csr_cnt_itr_axi_wr256 cnt_itr_axi_wr256; /**< Offset 0x9a350 (R/W) */
   volatile Cap_pxb_csr_sta_itr_tot_axi_wr sta_itr_tot_axi_wr; /**< Offset 0x9a358 (R) */
   volatile Cap_pxb_csr_sta_itr_tot_axi_rd sta_itr_tot_axi_rd; /**< Offset 0x9a360 (R) */
   volatile Cap_pxb_csr_cnt_itr_tot_axi_rd cnt_itr_tot_axi_rd; /**< Offset 0x9a368 (R/W) */
   volatile Cap_pxb_csr_cnt_itr_axi_rd64 cnt_itr_axi_rd64; /**< Offset 0x9a370 (R/W) */
   volatile Cap_pxb_csr_cnt_itr_axi_rd256 cnt_itr_axi_rd256; /**< Offset 0x9a378 (R/W) */
   volatile Cap_pxb_csr_cnt_tgt_tot_axi_wr cnt_tgt_tot_axi_wr; /**< Offset 0x9a380 (R/W) */
   volatile Cap_pxb_csr_cnt_tgt_axi_wr64 cnt_tgt_axi_wr64; /**< Offset 0x9a388 (R/W) */
   volatile Cap_pxb_csr_cnt_tgt_db64_axi_wr cnt_tgt_db64_axi_wr; /**< Offset 0x9a390 (R/W) */
   volatile Cap_pxb_csr_cnt_tgt_db32_axi_wr cnt_tgt_db32_axi_wr; /**< Offset 0x9a398 (R/W) */
   volatile Cap_pxb_csr_cnt_tgt_rsp_ca_ur cnt_tgt_rsp_ca_ur; /**< Offset 0x9a3a0 (R/W) */
   volatile Cap_pxb_csr_cnt_tgt_tot_axi_rd cnt_tgt_tot_axi_rd; /**< Offset 0x9a3a8 (R/W) */
   volatile Cap_pxb_csr_cnt_tgt_axi_rd64 cnt_tgt_axi_rd64; /**< Offset 0x9a3b0 (R/W) */
   volatile Cap_pxb_csr_sta_tgt_tot_axi_wr sta_tgt_tot_axi_wr; /**< Offset 0x9a3b8 (R) */
   volatile Cap_pxb_csr_sta_tgt_tot_axi_rd sta_tgt_tot_axi_rd; /**< Offset 0x9a3c0 (R) */
   volatile uint32_t sta_itr_axi_wr_num_ids; /**< Offset 0x9a3c8 (R) */
   volatile uint32_t sta_itr_axi_rd_num_ids; /**< Offset 0x9a3cc (R) */
   volatile Cap_pxb_csr_cnt_itr_tot_msg cnt_itr_tot_msg; /**< Offset 0x9a3d0 (R/W) */
   volatile Cap_pxb_csr_cnt_itr_intx_assert_msg cnt_itr_intx_assert_msg; /**< Offset 0x9a3d8 (R/W) */
   volatile Cap_pxb_csr_cnt_itr_tot_atomic_req cnt_itr_tot_atomic_req; /**< Offset 0x9a3e0 (R/W) */
   volatile uint32_t sta_tgt_marker_rx; /**< Offset 0x9a3e8 (R) */
   uint8_t _pad16[0x4];
   volatile Cap_pxb_csr_sta_tgt_req_debug sta_tgt_req_debug; /**< Offset 0x9a3f0 (R) */
   volatile Cap_pxb_csr_sta_itr_req_debug sta_itr_req_debug; /**< Offset 0x9a400 (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_0; /**< Offset 0x9a408 (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_1; /**< Offset 0x9a40c (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_2; /**< Offset 0x9a410 (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_3; /**< Offset 0x9a414 (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_4; /**< Offset 0x9a418 (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_5; /**< Offset 0x9a41c (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_6; /**< Offset 0x9a420 (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_7; /**< Offset 0x9a424 (R) */
   uint8_t _pad17[0x18];
   volatile Cap_pxb_csr_cfg_itr_raw_tlp cfg_itr_raw_tlp; /**< Offset 0x9a440 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_cmd; /**< Offset 0x9a480 (R/W) */
   uint8_t _pad18[0x1c];
   volatile Cap_pxb_csr_sta_itr_raw_tlp_data sta_itr_raw_tlp_data; /**< Offset 0x9a4a0 (R) */
   volatile uint32_t sta_itr_raw_tlp; /**< Offset 0x9a4c0 (R) */
   uint8_t _pad19[0x4];
   volatile Cap_pxb_csr_sta_itr_tags_pending sta_itr_tags_pending; /**< Offset 0x9a4c8 (R) */
   volatile Cap_pxb_csr_sta_itr_portfifo_depth sta_itr_portfifo_depth; /**< Offset 0x9a4d0 (R) */
   volatile uint32_t sta_itr_atomic_seq_cnt; /**< Offset 0x9a4e0 (R) */
   volatile uint32_t sta_itr_cnxt_pending; /**< Offset 0x9a4e4 (R) */
   volatile uint32_t cfg_itr_atomic_seq_cnt; /**< Offset 0x9a4e8 (R/W) */
   volatile uint32_t cfg_itr_axi_resp_order; /**< Offset 0x9a4ec (R/W) */
   volatile Cap_pxb_csr_sat_tgt_ind_reason sat_tgt_ind_reason; /**< Offset 0x9a4f0 (R/W) */
   volatile uint32_t sat_itr_req_err; /**< Offset 0x9a500 (R/W) */
   volatile uint32_t sat_itr_xfer_unexpected; /**< Offset 0x9a504 (R/W) */
   volatile uint32_t sat_itr_cpl_err; /**< Offset 0x9a508 (R/W) */
   volatile uint32_t sat_itr_rsp_err; /**< Offset 0x9a50c (R/W) */
   volatile uint32_t sat_itr_req_portgate; /**< Offset 0x9a510 (R/W) */
   volatile uint32_t sat_tgt_rsp_err; /**< Offset 0x9a514 (R/W) */
   volatile uint32_t cfg_tgt_axi_attr; /**< Offset 0x9a518 (R/W) */
   volatile uint32_t cfg_debug_port; /**< Offset 0x9a51c (R/W) */
   volatile uint32_t cfg_diag_spare0; /**< Offset 0x9a520 (R/W) */
   volatile uint32_t sta_diag_spare0; /**< Offset 0x9a524 (R) */
   volatile uint32_t cfg_diag_spare1; /**< Offset 0x9a528 (R/W) */
   volatile uint32_t sta_diag_spare1; /**< Offset 0x9a52c (R) */
   volatile Cap_pxb_csr_cfg_itr_rdlat_measure cfg_itr_rdlat_measure; /**< Offset 0x9a530 (R/W) */
   volatile Cap_pxb_csr_sat_itr_rdlat0 sat_itr_rdlat0; /**< Offset 0x9a538 (R/W) */
   volatile Cap_pxb_csr_sat_itr_rdlat1 sat_itr_rdlat1; /**< Offset 0x9a540 (R/W) */
   volatile Cap_pxb_csr_sat_itr_rdlat2 sat_itr_rdlat2; /**< Offset 0x9a548 (R/W) */
   volatile Cap_pxb_csr_sat_itr_rdlat3 sat_itr_rdlat3; /**< Offset 0x9a550 (R/W) */
   volatile Cap_pxb_csr_cfg_sram_bist cfg_sram_bist; /**< Offset 0x9a558 (R/W) */
   volatile Cap_pxb_csr_sta_sram_bist sta_sram_bist; /**< Offset 0x9a560 (R) */
   volatile uint32_t cfg_tcam_bist; /**< Offset 0x9a570 (R/W) */
   volatile uint32_t sta_tcam_bist; /**< Offset 0x9a574 (R) */
   volatile uint32_t csr_intr; /**< Offset 0x9a578 (R/W) */
   uint8_t _pad20[0x4];
   Cap_pxb_csr_int_groups int_groups; /**< Offset 0x9a580 (R/W) */
   Cap_pxb_csr_int_itr_ecc int_itr_ecc; /**< Offset 0x9a590 (R/W) */
   Cap_pxb_csr_int_tgt_ecc int_tgt_ecc; /**< Offset 0x9a5a0 (R/W) */
   Cap_pxb_csr_int_err int_err; /**< Offset 0x9a5b0 (R/W) */
   volatile uint32_t cfg_pxb_spare0; /**< Offset 0x9a5c0 (R/W) */
   volatile uint32_t cfg_pxb_spare1; /**< Offset 0x9a5c4 (R/W) */
   volatile uint32_t cfg_pxb_spare2; /**< Offset 0x9a5c8 (R/W) */
   volatile uint32_t cfg_pxb_spare3; /**< Offset 0x9a5cc (R/W) */
   uint8_t _pad21[0x10];
   Cap_pxb_csr_filter_addr_lo filter_addr_lo; /**< Offset 0x9a5e0 (R/W) */
   Cap_pxb_csr_filter_addr_hi filter_addr_hi; /**< Offset 0x9a600 (R/W) */
   Cap_pxb_csr_filter_addr_ctl filter_addr_ctl; /**< Offset 0x9a620 (R/W) */
   volatile uint32_t cfg_filter; /**< Offset 0x9a640 (R/W) */
   uint8_t _pad22[0x1bc];
   Cap_pxb_csr_sta_inval_cam sta_inval_cam; /**< Offset 0x9a800 (R) */
   volatile uint32_t cfg_uid2sidLL; /**< Offset 0x9aa00 (R/W) */
   uint8_t _pad23[0x4];
   volatile Cap_pxb_csr_cfg_uid2sidLL_hbm_hash_msk_bit0 cfg_uid2sidLL_hbm_hash_msk_bit0; /**< Offset 0x9aa08 (R/W) */
   volatile Cap_pxb_csr_cfg_uid2sidLL_hbm_hash_msk_bit1 cfg_uid2sidLL_hbm_hash_msk_bit1; /**< Offset 0x9aa10 (R/W) */
   volatile Cap_pxb_csr_cfg_uid2sidLL_hbm_hash_msk_bit2 cfg_uid2sidLL_hbm_hash_msk_bit2; /**< Offset 0x9aa18 (R/W) */
   volatile Cap_pxb_csr_cfg_uid2sidLL_hbm_hash_msk_bit3 cfg_uid2sidLL_hbm_hash_msk_bit3; /**< Offset 0x9aa20 (R/W) */
   volatile Cap_pxb_csr_cfg_axi_bw_mon cfg_axi_bw_mon; /**< Offset 0x9aa28 (R/W) */
   volatile uint32_t sta_axi_bw_mon_rd_latency; /**< Offset 0x9aa30 (R) */
   volatile uint32_t sta_axi_bw_mon_rd_bandwidth; /**< Offset 0x9aa34 (R) */
   volatile uint32_t sta_axi_bw_mon_rd_transactions; /**< Offset 0x9aa38 (R) */
   volatile uint32_t cnt_axi_bw_mon_rd; /**< Offset 0x9aa3c (R/W) */
   volatile uint32_t sta_axi_bw_mon_wr_latency; /**< Offset 0x9aa40 (R) */
   volatile uint32_t sta_axi_bw_mon_wr_bandwidth; /**< Offset 0x9aa44 (R) */
   volatile uint32_t sta_axi_bw_mon_wr_transactions; /**< Offset 0x9aa48 (R) */
   volatile uint32_t cnt_axi_bw_mon_wr; /**< Offset 0x9aa4c (R/W) */
   uint8_t _pad24[0x655b0];
} Cap_pxb_csr, *PTR_Cap_pxb_csr;
#endif

#endif
