$date
	Sat Oct  2 21:24:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! shift_en $end
$var wire 1 " data_rdy $end
$var wire 1 # cntr_rstN $end
$var reg 1 $ clock $end
$var reg 1 % rstN $end
$var reg 1 & serial $end
$var integer 32 ' idx [31:0] $end
$scope module DUT $end
$var wire 1 $ clock $end
$var wire 1 % rstN $end
$var wire 1 & serial $end
$var wire 1 ! shift_en $end
$var wire 1 " data_rdy $end
$var wire 3 ( count_trans [2:0] $end
$var wire 1 # cntr_rstN $end
$scope module inst_counter $end
$var wire 1 $ clock $end
$var wire 1 # rstN $end
$var reg 3 ) count [2:0] $end
$upscope $end
$scope module inst_fsm $end
$var wire 1 $ clock $end
$var wire 3 * downCount [2:0] $end
$var wire 1 % rstN $end
$var wire 1 & serial $end
$var reg 1 # cntr_rstN $end
$var reg 1 " data_rdy $end
$var reg 2 + n_state [1:0] $end
$var reg 1 ! shift_en $end
$var reg 2 , state [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
b111 *
b111 )
b111 (
b0 '
0&
1%
0$
0#
0"
0!
$end
#5
b1 +
1$
#6
b1 ,
#10
0$
b1 '
#15
b10 +
1$
#16
b10 ,
#20
0$
b10 '
#25
b110 (
b110 )
b110 *
1#
1!
1$
#30
0$
b11 '
#35
b101 (
b101 )
b101 *
1$
#40
0$
b100 '
#45
b100 (
b100 )
b100 *
1$
#50
0$
b101 '
#55
b11 (
b11 )
b11 *
1$
#60
0$
b110 '
#65
b10 (
b10 )
b10 *
1$
#70
0$
b111 '
#75
b1 (
b1 )
b1 *
1$
#80
0$
b1000 '
#85
b0 (
b0 )
b0 *
1$
#90
0$
b1001 '
#95
b11 +
1$
#96
b11 ,
#100
0$
b1010 '
#105
b111 (
b111 )
b111 *
b1 +
1"
0#
0!
1$
#106
b1 ,
#110
0$
1&
b0 '
#115
0"
1$
#120
0$
b1 '
#125
1$
#130
0$
0%
0&
b0 '
#135
b0 +
b0 ,
1$
#140
0$
b1 '
#145
1$
#150
0$
b10 '
