-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft32 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC );
end;


architecture behav of fft32 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fft32_fft32,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030-sbv485-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.100813,HLS_SYN_LAT=72,HLS_SYN_TPT=32,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=10982,HLS_SYN_LUT=14606,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (31 downto 0) := "00000001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (31 downto 0) := "00000010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (31 downto 0) := "00000100000000000000000000000000";
    constant ap_ST_fsm_pp0_stage27 : STD_LOGIC_VECTOR (31 downto 0) := "00001000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage28 : STD_LOGIC_VECTOR (31 downto 0) := "00010000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage29 : STD_LOGIC_VECTOR (31 downto 0) := "00100000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage30 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage31 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv14_39B7 : STD_LOGIC_VECTOR (13 downto 0) := "11100110110111";
    constant ap_const_lv14_336F : STD_LOGIC_VECTOR (13 downto 0) := "11001101101111";
    constant ap_const_lv14_2D26 : STD_LOGIC_VECTOR (13 downto 0) := "10110100100110";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_3CDB : STD_LOGIC_VECTOR (13 downto 0) := "11110011011011";
    constant ap_const_lv14_3693 : STD_LOGIC_VECTOR (13 downto 0) := "11011010010011";
    constant ap_const_lv14_23B9 : STD_LOGIC_VECTOR (13 downto 0) := "10001110111001";
    constant ap_const_lv14_304A : STD_LOGIC_VECTOR (13 downto 0) := "11000001001010";
    constant ap_const_lv14_2A02 : STD_LOGIC_VECTOR (13 downto 0) := "10101000000010";
    constant ap_const_lv14_26DE : STD_LOGIC_VECTOR (13 downto 0) := "10011011011110";
    constant ap_const_lv14_2095 : STD_LOGIC_VECTOR (13 downto 0) := "10000010010101";
    constant ap_const_lv14_1D71 : STD_LOGIC_VECTOR (13 downto 0) := "01110101110001";
    constant ap_const_lv14_1A4D : STD_LOGIC_VECTOR (13 downto 0) := "01101001001101";
    constant ap_const_lv14_1728 : STD_LOGIC_VECTOR (13 downto 0) := "01011100101000";
    constant ap_const_lv14_1404 : STD_LOGIC_VECTOR (13 downto 0) := "01010000000100";
    constant ap_const_lv14_10E0 : STD_LOGIC_VECTOR (13 downto 0) := "01000011100000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_rst_n_inv : STD_LOGIC;
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_pp0_stage24 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_block_pp0_stage25 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_block_pp0_stage26 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage27 : signal is "none";
    signal ap_block_pp0_stage27 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage28 : signal is "none";
    signal ap_block_pp0_stage28 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage29 : signal is "none";
    signal ap_block_pp0_stage29 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage30 : signal is "none";
    signal ap_block_pp0_stage30 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage31 : signal is "none";
    signal ap_block_pp0_stage31 : BOOLEAN;
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal grp_fu_143_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_153 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state66_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state29_pp0_stage28_iter0 : BOOLEAN;
    signal ap_block_state61_pp0_stage28_iter1 : BOOLEAN;
    signal ap_block_pp0_stage28_11001 : BOOLEAN;
    signal reg_157 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state41_pp0_stage8_iter1 : BOOLEAN;
    signal regslice_both_out_stream_U_apdone_blk : STD_LOGIC;
    signal ap_block_state73_pp0_stage8_iter2 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_block_state28_pp0_stage27_iter0 : BOOLEAN;
    signal ap_block_state60_pp0_stage27_iter1 : BOOLEAN;
    signal ap_block_pp0_stage27_11001 : BOOLEAN;
    signal reg_161 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state42_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_state27_pp0_stage26_iter0 : BOOLEAN;
    signal ap_block_state59_pp0_stage26_iter1 : BOOLEAN;
    signal ap_block_pp0_stage26_11001 : BOOLEAN;
    signal reg_165 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state46_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_block_state32_pp0_stage31_iter0 : BOOLEAN;
    signal ap_block_state64_pp0_stage31_iter1 : BOOLEAN;
    signal ap_block_pp0_stage31_11001 : BOOLEAN;
    signal reg_169 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state17_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_state49_pp0_stage16_iter1 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal ap_block_state31_pp0_stage30_iter0 : BOOLEAN;
    signal ap_block_state63_pp0_stage30_iter1 : BOOLEAN;
    signal ap_block_pp0_stage30_11001 : BOOLEAN;
    signal grp_cos_16_4_s_fu_101_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal reg_173 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state21_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_state53_pp0_stage20_iter1 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state65_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state39_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state71_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state43_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_block_state19_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_state51_pp0_stage18_iter1 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal grp_sin_16_4_s_fu_122_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal reg_177 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state69_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal reg_181 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state23_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_state55_pp0_stage22_iter1 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state45_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal reg_185 : STD_LOGIC_VECTOR (13 downto 0);
    signal reg_189 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state25_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_state57_pp0_stage24_iter1 : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state35_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state67_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state47_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal reg_193 : STD_LOGIC_VECTOR (13 downto 0);
    signal ar_fu_197_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_reg_4315 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_reg_4321 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_4_fu_201_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_4_reg_4327 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_2_fu_205_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_2_reg_4333 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_2_reg_4333_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_1_reg_4339 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_1_reg_4339_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_6_fu_209_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_6_reg_4345 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state68_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ai_2_reg_4351 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_1_fu_213_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_1_reg_4357 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_3_reg_4363 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_5_fu_217_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_5_reg_4369 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state70_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ai_4_reg_4375 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_3_fu_221_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_3_reg_4381 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_3_reg_4381_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_5_reg_4387 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_5_reg_4387_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_7_fu_225_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_7_reg_4393 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state40_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state72_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ar_7_reg_4393_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_6_reg_4399 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_6_reg_4399_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_fu_229_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_reg_4405 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_4_fu_233_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_4_reg_4411 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_2_fu_237_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_2_reg_4417 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_1_reg_4423 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_6_fu_241_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_6_reg_4429 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state44_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ci_2_reg_4435 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_1_fu_245_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_1_reg_4441 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_3_reg_4447 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_5_fu_249_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_5_reg_4453 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_3_fu_253_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_3_reg_4459 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_5_reg_4465 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_7_fu_257_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_7_reg_4471 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state48_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ci_6_reg_4477 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_fu_261_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_reg_4483 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_4_fu_265_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_4_reg_4489 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state18_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_state50_pp0_stage17_iter1 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal bi_7_reg_4495 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_2_fu_269_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_2_reg_4501 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_1_reg_4507 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_6_fu_273_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_6_reg_4513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state20_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_state52_pp0_stage19_iter1 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal bi_2_reg_4519 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_1_fu_277_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_1_reg_4525 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_3_reg_4531 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_5_fu_281_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_5_reg_4537 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state22_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_state54_pp0_stage21_iter1 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal bi_4_reg_4543 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_3_fu_285_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_3_reg_4549 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_5_reg_4555 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_7_fu_289_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_7_reg_4561 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state24_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_state56_pp0_stage23_iter1 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal bi_6_reg_4567 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_fu_293_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_reg_4573 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_reg_4579 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_22_fu_341_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_22_reg_4585 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state26_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_state58_pp0_stage25_iter1 : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal a_imag_22_fu_347_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_22_reg_4591 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_4_fu_359_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_4_reg_4597 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_9_fu_371_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_9_reg_4602 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_4_fu_383_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_4_reg_4607 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_21_fu_389_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_21_reg_4612 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_32_fu_393_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_32_reg_4626 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_34_fu_397_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_34_reg_4632 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_37_fu_401_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_37_reg_4638 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_38_fu_405_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_38_reg_4648 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_41_fu_409_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_41_reg_4654 : STD_LOGIC_VECTOR (27 downto 0);
    signal dr_2_fu_413_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_2_reg_4668 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_19_fu_417_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_19_reg_4674 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_33_fu_421_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_25_fu_424_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_25_reg_4692 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_35_fu_430_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_35_reg_4697 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_36_fu_434_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_27_fu_437_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_27_reg_4711 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_39_fu_443_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_39_reg_4716 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_40_fu_447_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_29_fu_450_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_29_reg_4734 : STD_LOGIC_VECTOR (27 downto 0);
    signal dr_6_fu_456_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_6_reg_4739 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_fu_496_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_reg_4745 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_fu_502_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_reg_4751 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_fu_508_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_reg_4757 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_fu_520_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_reg_4762 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_fu_532_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_reg_4767 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_fu_538_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_reg_4772 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_1_fu_544_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_1_reg_4777 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_2_fu_548_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_3_fu_552_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_3_reg_4801 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_5_fu_556_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_5_reg_4819 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_24_fu_560_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_24_reg_4825 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_26_fu_564_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_26_reg_4830 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_28_fu_568_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_28_reg_4835 : STD_LOGIC_VECTOR (27 downto 0);
    signal dr_1_fu_572_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_1_reg_4840 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_fu_579_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_reg_4846 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_fu_584_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_reg_4851 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_4_fu_589_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_4_reg_4856 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_2_fu_592_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_2_reg_4861 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_7_fu_597_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal bi_12_reg_4872 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_12_reg_4878 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_12_reg_4884 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_5_fu_631_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_5_reg_4890 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state30_pp0_stage29_iter0 : BOOLEAN;
    signal ap_block_state62_pp0_stage29_iter1 : BOOLEAN;
    signal ap_block_pp0_stage29_11001 : BOOLEAN;
    signal ai0_5_fu_635_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_5_reg_4896 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_5_fu_647_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_5_reg_4902 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_5_fu_652_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_5_reg_4908 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_5_fu_675_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_5_reg_4914 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_5_fu_681_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_5_reg_4919 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_5_fu_687_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_5_reg_4924 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_2_fu_693_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_2_reg_4929 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_4_fu_700_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_4_reg_4934 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_4_fu_705_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_4_reg_4939 : STD_LOGIC_VECTOR (27 downto 0);
    signal ar1_12_fu_746_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_12_reg_4944 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_12_fu_751_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_12_reg_4950 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_12_fu_765_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_12_reg_4956 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_12_fu_771_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_12_reg_4962 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_8_fu_775_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_8_reg_4968 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_24_fu_787_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_24_reg_4973 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_25_fu_793_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_25_reg_4978 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_42_fu_799_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_42_reg_4983 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_63_fu_803_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal dr_3_fu_807_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_3_reg_4995 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_23_fu_811_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_23_reg_5001 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_23_fu_815_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_23_reg_5007 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_11_fu_823_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_11_reg_5013 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_8_reg_5018 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_8_reg_5024 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_8_reg_5030 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_17_fu_854_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_17_reg_5036 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln35_12_fu_858_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_12_reg_5046 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_12_fu_866_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_12_reg_5051 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_12_fu_870_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_12_reg_5056 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_43_fu_874_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_43_reg_5061 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_31_fu_877_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_31_reg_5066 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_44_fu_882_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_44_reg_5071 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_46_fu_886_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_46_reg_5077 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_48_fu_892_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_48_reg_5083 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_48_fu_897_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_48_reg_5088 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_65_fu_902_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_65_reg_5093 : STD_LOGIC_VECTOR (27 downto 0);
    signal dr_7_fu_906_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_7_reg_5099 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_8_reg_5105 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_8_reg_5111 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_8_reg_5117 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_15_fu_937_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_15_reg_5123 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_45_fu_941_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_33_fu_944_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_33_reg_5137 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_47_fu_949_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_47_reg_5142 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_35_fu_952_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_35_reg_5147 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_64_fu_957_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_64_reg_5152 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_50_fu_960_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_50_reg_5157 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_30_fu_966_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_30_reg_5162 : STD_LOGIC_VECTOR (27 downto 0);
    signal bi_13_reg_5167 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_32_fu_979_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_32_reg_5173 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln_reg_5178 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1_reg_5184 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_50_fu_1001_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_50_reg_5190 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_67_fu_1005_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_real_16_fu_1042_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_16_reg_5201 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_16_fu_1048_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_16_reg_5207 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_1_fu_1054_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_1_reg_5213 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_2_fu_1066_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_2_reg_5218 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_1_fu_1078_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_1_reg_5223 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_1_fu_1084_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_1_reg_5228 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_9_fu_1090_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_11_fu_1094_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_11_reg_5239 : STD_LOGIC_VECTOR (27 downto 0);
    signal ci_13_reg_5245 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_34_fu_1107_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_34_reg_5251 : STD_LOGIC_VECTOR (27 downto 0);
    signal di_13_reg_5256 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_s_reg_5262 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_52_fu_1132_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_52_reg_5268 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_52_fu_1137_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_52_reg_5273 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_6_fu_1145_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_6_reg_5278 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_6_fu_1150_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_6_reg_5283 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_10_fu_1155_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_10_reg_5288 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_8_fu_1158_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_8_reg_5293 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_13_fu_1163_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_13_reg_5304 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_13_reg_5310 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_s_reg_5316 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_6_fu_1193_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_6_reg_5322 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_6_fu_1197_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_6_reg_5328 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_6_fu_1209_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_6_reg_5334 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_6_fu_1213_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_6_reg_5340 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_6_fu_1233_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_6_reg_5346 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_6_fu_1239_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_6_reg_5351 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_6_fu_1245_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_6_reg_5356 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_8_fu_1251_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_8_reg_5361 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_10_fu_1258_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_10_reg_5366 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_10_fu_1263_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_10_reg_5371 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_23_fu_1268_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_23_reg_5376 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_25_fu_1272_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_25_reg_5390 : STD_LOGIC_VECTOR (27 downto 0);
    signal dr_13_reg_5404 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_48_fu_1285_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_48_reg_5410 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln10_1_reg_5416 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_1_reg_5422 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_69_fu_1307_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_real_24_fu_1310_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_24_reg_5434 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_24_fu_1314_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_24_reg_5440 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_13_fu_1322_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_13_reg_5446 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_9_reg_5451 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_9_reg_5457 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_9_reg_5463 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_13_fu_1361_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_13_reg_5469 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_13_fu_1365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_13_reg_5475 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_13_fu_1377_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_13_reg_5481 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_13_fu_1381_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_13_reg_5487 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_10_fu_1385_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_10_reg_5493 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_26_fu_1397_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_26_reg_5498 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_27_fu_1403_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_27_reg_5503 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_49_fu_1409_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_49_reg_5508 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_37_fu_1412_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_37_reg_5513 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_50_fu_1417_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_50_reg_5518 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_52_fu_1421_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_52_reg_5524 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_55_fu_1424_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_55_reg_5530 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_54_fu_1431_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_54_reg_5540 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_54_fu_1436_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_54_reg_5545 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_71_fu_1441_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_71_reg_5550 : STD_LOGIC_VECTOR (27 downto 0);
    signal ci_9_reg_5556 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_9_reg_5562 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_9_reg_5568 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_51_fu_1472_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_39_fu_1475_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_39_reg_5579 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_53_fu_1480_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_53_reg_5584 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_54_fu_1484_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_54_reg_5593 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_41_fu_1487_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_41_reg_5598 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_70_fu_1493_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_70_reg_5603 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_56_fu_1496_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_56_reg_5608 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln35_13_fu_1501_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_13_reg_5613 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_13_fu_1509_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_13_reg_5618 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_13_fu_1513_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_13_reg_5623 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_36_fu_1517_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_36_reg_5628 : STD_LOGIC_VECTOR (27 downto 0);
    signal bi_14_reg_5633 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_38_fu_1530_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_38_reg_5639 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln10_2_reg_5644 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_2_reg_5650 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_56_fu_1552_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_56_reg_5656 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_73_fu_1556_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_73_reg_5661 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_74_fu_1560_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_75_fu_1564_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_75_reg_5673 : STD_LOGIC_VECTOR (27 downto 0);
    signal ar0_2_fu_1568_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_2_reg_5679 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_2_fu_1572_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_2_reg_5685 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_2_fu_1584_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_2_reg_5691 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_2_fu_1588_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_2_reg_5697 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_2_fu_1602_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_2_reg_5703 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_2_fu_1614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_2_reg_5708 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_2_fu_1620_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_2_reg_5713 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_16_fu_1626_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_16_reg_5718 : STD_LOGIC_VECTOR (27 downto 0);
    signal ci_14_reg_5724 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_40_fu_1639_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_40_reg_5730 : STD_LOGIC_VECTOR (27 downto 0);
    signal di_14_reg_5735 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_3_reg_5741 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_58_fu_1664_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_58_reg_5747 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_58_fu_1669_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_58_reg_5752 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_77_fu_1674_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_real_18_fu_1677_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_18_reg_5763 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_18_fu_1681_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_18_reg_5769 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_4_fu_1685_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_4_reg_5775 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_8_fu_1701_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_8_reg_5780 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_8_fu_1705_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_8_reg_5786 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_8_fu_1717_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_8_reg_5792 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_8_fu_1721_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_8_reg_5798 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_18_fu_1737_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_18_reg_5804 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_18_fu_1743_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_18_reg_5810 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_14_fu_1749_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_14_reg_5816 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_12_fu_1752_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_12_reg_5821 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_20_fu_1757_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_14_reg_5832 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_14_reg_5838 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_fu_1789_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_reg_5844 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_fu_1794_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_reg_5849 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_3_reg_5854 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_60_fu_1811_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_60_reg_5860 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_60_fu_1816_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_60_reg_5865 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln162_fu_1829_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ar_19_fu_1842_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_19_reg_5875 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_19_fu_1846_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_19_reg_5881 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_12_fu_1850_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_12_reg_5887 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_14_fu_1857_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_14_reg_5892 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_14_fu_1862_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_14_reg_5897 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_24_fu_1867_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal dr_14_reg_5908 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_1_fu_1889_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_1_reg_5914 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_1_fu_1894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_1_reg_5919 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_4_reg_5924 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_4_reg_5930 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_80_fu_1917_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_80_reg_5936 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_81_fu_1920_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_81_reg_5942 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln162_1_fu_1932_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal br_10_reg_5953 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_16_fu_1949_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_16_reg_5959 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_16_fu_1954_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_16_reg_5964 : STD_LOGIC_VECTOR (27 downto 0);
    signal ar1_14_fu_1967_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_14_reg_5969 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_14_fu_1971_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_14_reg_5975 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_14_fu_1983_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_14_reg_5981 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_14_fu_1987_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_14_reg_5987 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_12_fu_1991_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_12_reg_5993 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_28_fu_2003_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_28_reg_5998 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_29_fu_2009_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_29_reg_6003 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_2_fu_2023_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_2_reg_6008 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_2_fu_2027_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_2_reg_6013 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_5_reg_6018 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_5_reg_6024 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_78_fu_2049_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_78_reg_6030 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_79_fu_2052_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_62_fu_2056_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_62_reg_6040 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_83_fu_2062_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_83_reg_6045 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_84_fu_2066_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_85_fu_2070_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_85_reg_6057 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln162_2_fu_2082_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal a_real_25_fu_2121_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_25_reg_6068 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_25_fu_2127_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_25_reg_6074 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_7_fu_2139_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_7_reg_6080 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_15_fu_2151_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_15_reg_6085 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_7_fu_2163_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_7_reg_6090 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_10_reg_6095 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_10_reg_6101 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_10_reg_6107 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_56_fu_2196_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_56_reg_6113 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_58_fu_2200_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_58_reg_6119 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_60_fu_2204_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_60_reg_6125 : STD_LOGIC_VECTOR (27 downto 0);
    signal sub_ln47_3_fu_2216_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_3_reg_6131 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_3_fu_2220_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_3_reg_6136 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_62_fu_2224_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_62_reg_6141 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_64_fu_2231_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_64_reg_6146 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_64_fu_2236_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_64_reg_6151 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln162_3_fu_2249_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ar1_9_fu_2262_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_9_reg_6161 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_9_fu_2266_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_9_reg_6167 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_9_fu_2278_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_9_reg_6173 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_9_fu_2282_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_9_reg_6179 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_22_fu_2298_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_22_reg_6185 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_22_fu_2304_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_22_reg_6191 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_10_reg_6197 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_10_reg_6203 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_14_fu_2328_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_14_reg_6209 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_14_fu_2336_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_14_reg_6214 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_14_fu_2340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_14_reg_6219 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_57_fu_2344_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_43_fu_2347_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_43_reg_6229 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_59_fu_2352_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_59_reg_6234 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_45_fu_2355_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_45_reg_6239 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_61_fu_2360_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_61_reg_6244 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_47_fu_2363_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_47_reg_6249 : STD_LOGIC_VECTOR (27 downto 0);
    signal sub_ln47_4_fu_2378_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_4_reg_6254 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_4_fu_2383_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_4_reg_6259 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_6_reg_6264 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_87_fu_2397_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln162_4_fu_2409_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ar_23_fu_2422_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_23_reg_6281 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_23_fu_2426_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_23_reg_6287 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_42_fu_2430_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_42_reg_6293 : STD_LOGIC_VECTOR (27 downto 0);
    signal sub_ln47_5_fu_2444_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_5_reg_6298 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_5_fu_2449_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_5_reg_6303 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_6_reg_6308 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_7_reg_6314 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_7_reg_6320 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_66_fu_2484_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_66_reg_6326 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_66_fu_2489_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_66_reg_6331 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_90_fu_2494_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_90_reg_6336 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_91_fu_2497_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_91_reg_6342 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln162_5_fu_2509_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ar0_3_fu_2514_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_3_reg_6353 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_3_fu_2518_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_3_reg_6359 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_3_fu_2530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_3_reg_6365 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_3_fu_2534_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_3_reg_6371 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_3_fu_2548_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_3_reg_6377 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_3_fu_2560_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_3_reg_6382 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_3_fu_2566_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_3_reg_6387 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_27_fu_2572_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal bi_15_reg_6398 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_44_fu_2585_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_44_reg_6404 : STD_LOGIC_VECTOR (27 downto 0);
    signal ci_15_reg_6409 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_46_fu_2598_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_46_reg_6415 : STD_LOGIC_VECTOR (27 downto 0);
    signal di_15_reg_6420 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_6_fu_2619_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_6_reg_6426 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_6_fu_2623_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_6_reg_6431 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_88_fu_2627_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_88_reg_6436 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_89_fu_2630_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_68_fu_2634_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_68_reg_6446 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln162_6_fu_2648_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal a_real_20_fu_2653_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_20_reg_6456 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_20_fu_2657_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_20_reg_6462 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_6_fu_2661_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_6_reg_6468 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_10_fu_2669_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_10_reg_6473 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_10_fu_2673_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_10_reg_6479 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_10_fu_2685_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_10_reg_6485 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_10_fu_2689_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_10_reg_6491 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_27_fu_2713_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_27_reg_6497 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_27_fu_2719_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_27_reg_6503 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_18_fu_2728_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_18_reg_6509 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_18_fu_2733_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_18_reg_6514 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_29_fu_2738_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_31_fu_2742_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_31_reg_6525 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_15_reg_6531 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_7_fu_2762_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_7_reg_6537 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_7_fu_2766_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_7_reg_6542 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_9_fu_2788_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_9_reg_6547 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_9_fu_2794_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_9_reg_6552 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_9_fu_2800_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_9_reg_6557 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_9_fu_2806_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_9_reg_6562 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_68_fu_2812_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_68_reg_6567 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln162_7_fu_2824_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ar_26_fu_2837_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_26_reg_6577 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_26_fu_2841_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_26_reg_6583 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_20_fu_2848_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_20_reg_6589 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_20_fu_2853_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_20_reg_6594 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_30_fu_2858_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_22_fu_2861_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_22_reg_6604 : STD_LOGIC_VECTOR (27 downto 0);
    signal cr_15_reg_6609 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_15_reg_6615 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_8_fu_2894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_8_reg_6621 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_8_fu_2899_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_8_reg_6626 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_9_reg_6631 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_93_fu_2913_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_93_reg_6637 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_94_fu_2917_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_95_fu_2920_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_95_reg_6649 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln162_8_fu_2932_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal br_11_reg_6660 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_11_reg_6666 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_23_fu_2955_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_23_reg_6672 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_real_14_fu_2991_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_14_reg_6677 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_15_fu_3003_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_15_reg_6682 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_30_fu_3015_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_30_reg_6687 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_31_fu_3021_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_31_reg_6692 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_15_fu_3027_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_15_reg_6697 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_15_fu_3033_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_15_reg_6702 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_9_reg_6707 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_70_fu_3051_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_70_reg_6713 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_70_fu_3056_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_70_reg_6718 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_97_fu_3061_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_97_reg_6723 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_98_fu_3065_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_99_fu_3069_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_99_reg_6735 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_102_fu_3073_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_102_reg_6741 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_103_fu_3077_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_103_reg_6747 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln162_9_fu_3087_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal cr_11_reg_6758 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_11_reg_6764 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_11_reg_6770 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_10_fu_3127_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_10_reg_6776 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_10_fu_3131_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_10_reg_6781 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_72_fu_3138_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_72_reg_6786 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_72_fu_3143_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_72_reg_6791 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_100_fu_3148_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_100_reg_6796 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_101_fu_3151_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_74_fu_3155_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_74_reg_6806 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_105_fu_3161_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_105_reg_6811 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_106_fu_3165_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_107_fu_3168_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_107_reg_6823 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln162_10_fu_3180_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal di_11_reg_6834 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_11_fu_3222_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_11_reg_6840 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_11_fu_3227_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_11_reg_6845 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_74_fu_3232_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_74_reg_6850 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_76_fu_3239_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_76_reg_6855 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_76_fu_3244_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_76_reg_6860 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_109_fu_3249_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_109_reg_6865 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_110_fu_3253_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_111_fu_3256_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_111_reg_6877 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln162_11_fu_3268_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ar1_11_fu_3281_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_11_reg_6888 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_11_fu_3285_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_11_reg_6894 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_11_fu_3297_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_11_reg_6900 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_11_fu_3301_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_11_reg_6906 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_30_fu_3317_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_30_reg_6912 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_30_fu_3323_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_30_reg_6918 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_12_fu_3359_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_12_reg_6924 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_12_fu_3365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_12_reg_6929 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_12_reg_6934 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_78_fu_3383_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_78_reg_6940 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_78_fu_3388_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_78_reg_6945 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln162_12_fu_3401_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ar_31_fu_3414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_31_reg_6955 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_31_fu_3418_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_31_reg_6961 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_13_fu_3442_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_13_reg_6967 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_13_fu_3447_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_13_reg_6972 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_13_reg_6977 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_14_fu_3471_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_14_reg_6983 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_14_fu_3476_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_14_reg_6988 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln162_13_fu_3489_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sub_ln48_14_fu_3498_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_14_reg_6998 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_14_reg_7003 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_14_reg_7009 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln162_14_fu_3527_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sub_ln47_15_fu_3540_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_15_reg_7020 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_15_fu_3544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_15_reg_7025 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln162_15_fu_3556_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_16_fu_3567_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_17_fu_3578_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_18_fu_3589_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_19_fu_3600_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_20_fu_3611_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_21_fu_3622_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_22_fu_3633_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_23_fu_3644_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_24_fu_3655_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_25_fu_3666_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_26_fu_3677_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_27_fu_3688_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_28_fu_3699_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_29_fu_3710_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_30_fu_3721_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln162_31_fu_3734_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_block_pp0_stage31_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal grp_cos_16_4_s_fu_101_ap_start : STD_LOGIC;
    signal grp_cos_16_4_s_fu_101_ap_done : STD_LOGIC;
    signal grp_cos_16_4_s_fu_101_ap_idle : STD_LOGIC;
    signal grp_cos_16_4_s_fu_101_ap_ready : STD_LOGIC;
    signal grp_cos_16_4_s_fu_101_ap_ce : STD_LOGIC;
    signal grp_cos_16_4_s_fu_101_x_val : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_state65_pp0_stage0_iter2_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp77 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_state66_pp0_stage1_iter2_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp82 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state35_pp0_stage2_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_state67_pp0_stage2_iter2_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp87 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_state68_pp0_stage3_iter2_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp94 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_state69_pp0_stage4_iter2_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_ignoreCallOp101 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_state70_pp0_stage5_iter2_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_ignoreCallOp110 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state39_pp0_stage6_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_state71_pp0_stage6_iter2_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_ignoreCallOp121 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state40_pp0_stage7_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_state72_pp0_stage7_iter2_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_ignoreCallOp132 : BOOLEAN;
    signal ap_block_state9_pp0_stage8_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state41_pp0_stage8_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_state73_pp0_stage8_iter2_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_ignoreCallOp145 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state42_pp0_stage9_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage9_11001_ignoreCallOp158 : BOOLEAN;
    signal ap_block_state11_pp0_stage10_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state43_pp0_stage10_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage10_11001_ignoreCallOp171 : BOOLEAN;
    signal ap_block_state12_pp0_stage11_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state44_pp0_stage11_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage11_11001_ignoreCallOp186 : BOOLEAN;
    signal ap_block_state13_pp0_stage12_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state45_pp0_stage12_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage12_11001_ignoreCallOp201 : BOOLEAN;
    signal ap_block_state14_pp0_stage13_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state46_pp0_stage13_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage13_11001_ignoreCallOp218 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state47_pp0_stage14_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage14_11001_ignoreCallOp235 : BOOLEAN;
    signal ap_block_state16_pp0_stage15_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state48_pp0_stage15_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage15_11001_ignoreCallOp254 : BOOLEAN;
    signal ap_block_state17_pp0_stage16_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state49_pp0_stage16_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage16_11001_ignoreCallOp273 : BOOLEAN;
    signal ap_block_state18_pp0_stage17_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state50_pp0_stage17_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage17_11001_ignoreCallOp294 : BOOLEAN;
    signal ap_block_state19_pp0_stage18_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state51_pp0_stage18_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage18_11001_ignoreCallOp315 : BOOLEAN;
    signal ap_block_state20_pp0_stage19_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state52_pp0_stage19_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage19_11001_ignoreCallOp338 : BOOLEAN;
    signal ap_block_state21_pp0_stage20_iter0_ignore_call329 : BOOLEAN;
    signal ap_block_state53_pp0_stage20_iter1_ignore_call329 : BOOLEAN;
    signal ap_block_pp0_stage20_11001_ignoreCallOp361 : BOOLEAN;
    signal ap_block_state22_pp0_stage21_iter0_ignore_call431 : BOOLEAN;
    signal ap_block_state54_pp0_stage21_iter1_ignore_call431 : BOOLEAN;
    signal ap_block_pp0_stage21_11001_ignoreCallOp388 : BOOLEAN;
    signal ap_block_state23_pp0_stage22_iter0_ignore_call431 : BOOLEAN;
    signal ap_block_state55_pp0_stage22_iter1_ignore_call431 : BOOLEAN;
    signal ap_block_pp0_stage22_11001_ignoreCallOp411 : BOOLEAN;
    signal ap_block_state24_pp0_stage23_iter0_ignore_call433 : BOOLEAN;
    signal ap_block_state56_pp0_stage23_iter1_ignore_call433 : BOOLEAN;
    signal ap_block_pp0_stage23_11001_ignoreCallOp436 : BOOLEAN;
    signal ap_block_state25_pp0_stage24_iter0_ignore_call433 : BOOLEAN;
    signal ap_block_state57_pp0_stage24_iter1_ignore_call433 : BOOLEAN;
    signal ap_block_pp0_stage24_11001_ignoreCallOp459 : BOOLEAN;
    signal ap_block_state26_pp0_stage25_iter0_ignore_call231 : BOOLEAN;
    signal ap_block_state58_pp0_stage25_iter1_ignore_call231 : BOOLEAN;
    signal ap_block_pp0_stage25_11001_ignoreCallOp494 : BOOLEAN;
    signal ap_block_state27_pp0_stage26_iter0_ignore_call231 : BOOLEAN;
    signal ap_block_state59_pp0_stage26_iter1_ignore_call231 : BOOLEAN;
    signal ap_block_pp0_stage26_11001_ignoreCallOp526 : BOOLEAN;
    signal ap_block_state28_pp0_stage27_iter0_ignore_call327 : BOOLEAN;
    signal ap_block_state60_pp0_stage27_iter1_ignore_call327 : BOOLEAN;
    signal ap_block_pp0_stage27_11001_ignoreCallOp589 : BOOLEAN;
    signal ap_block_state29_pp0_stage28_iter0_ignore_call327 : BOOLEAN;
    signal ap_block_state61_pp0_stage28_iter1_ignore_call327 : BOOLEAN;
    signal ap_block_pp0_stage28_11001_ignoreCallOp636 : BOOLEAN;
    signal ap_block_state30_pp0_stage29_iter0_ignore_call331 : BOOLEAN;
    signal ap_block_state62_pp0_stage29_iter1_ignore_call331 : BOOLEAN;
    signal ap_block_pp0_stage29_11001_ignoreCallOp698 : BOOLEAN;
    signal ap_block_state31_pp0_stage30_iter0_ignore_call331 : BOOLEAN;
    signal ap_block_state63_pp0_stage30_iter1_ignore_call331 : BOOLEAN;
    signal ap_block_pp0_stage30_11001_ignoreCallOp760 : BOOLEAN;
    signal ap_block_state32_pp0_stage31_iter0_ignore_call531 : BOOLEAN;
    signal ap_block_state64_pp0_stage31_iter1_ignore_call531 : BOOLEAN;
    signal ap_block_pp0_stage31_11001_ignoreCallOp821 : BOOLEAN;
    signal grp_sin_16_4_s_fu_122_ap_start : STD_LOGIC;
    signal grp_sin_16_4_s_fu_122_ap_done : STD_LOGIC;
    signal grp_sin_16_4_s_fu_122_ap_idle : STD_LOGIC;
    signal grp_sin_16_4_s_fu_122_ap_ready : STD_LOGIC;
    signal grp_sin_16_4_s_fu_122_ap_ce : STD_LOGIC;
    signal grp_sin_16_4_s_fu_122_x_val : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_state65_pp0_stage0_iter2_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp78 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_state66_pp0_stage1_iter2_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp83 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state35_pp0_stage2_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_state67_pp0_stage2_iter2_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp88 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_state68_pp0_stage3_iter2_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp95 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_state69_pp0_stage4_iter2_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_ignoreCallOp102 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_state70_pp0_stage5_iter2_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_ignoreCallOp111 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state39_pp0_stage6_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_state71_pp0_stage6_iter2_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_ignoreCallOp122 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state40_pp0_stage7_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_state72_pp0_stage7_iter2_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_ignoreCallOp133 : BOOLEAN;
    signal ap_block_state9_pp0_stage8_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state41_pp0_stage8_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_state73_pp0_stage8_iter2_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_ignoreCallOp146 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state42_pp0_stage9_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage9_11001_ignoreCallOp159 : BOOLEAN;
    signal ap_block_state11_pp0_stage10_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state43_pp0_stage10_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage10_11001_ignoreCallOp172 : BOOLEAN;
    signal ap_block_state12_pp0_stage11_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state44_pp0_stage11_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage11_11001_ignoreCallOp187 : BOOLEAN;
    signal ap_block_state13_pp0_stage12_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state45_pp0_stage12_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage12_11001_ignoreCallOp202 : BOOLEAN;
    signal ap_block_state14_pp0_stage13_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state46_pp0_stage13_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage13_11001_ignoreCallOp219 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state47_pp0_stage14_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage14_11001_ignoreCallOp236 : BOOLEAN;
    signal ap_block_state16_pp0_stage15_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state48_pp0_stage15_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage15_11001_ignoreCallOp255 : BOOLEAN;
    signal ap_block_state17_pp0_stage16_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state49_pp0_stage16_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage16_11001_ignoreCallOp274 : BOOLEAN;
    signal ap_block_state18_pp0_stage17_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state50_pp0_stage17_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage17_11001_ignoreCallOp295 : BOOLEAN;
    signal ap_block_state19_pp0_stage18_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state51_pp0_stage18_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage18_11001_ignoreCallOp316 : BOOLEAN;
    signal ap_block_state20_pp0_stage19_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state52_pp0_stage19_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage19_11001_ignoreCallOp339 : BOOLEAN;
    signal ap_block_state21_pp0_stage20_iter0_ignore_call330 : BOOLEAN;
    signal ap_block_state53_pp0_stage20_iter1_ignore_call330 : BOOLEAN;
    signal ap_block_pp0_stage20_11001_ignoreCallOp362 : BOOLEAN;
    signal ap_block_state22_pp0_stage21_iter0_ignore_call432 : BOOLEAN;
    signal ap_block_state54_pp0_stage21_iter1_ignore_call432 : BOOLEAN;
    signal ap_block_pp0_stage21_11001_ignoreCallOp389 : BOOLEAN;
    signal ap_block_state23_pp0_stage22_iter0_ignore_call432 : BOOLEAN;
    signal ap_block_state55_pp0_stage22_iter1_ignore_call432 : BOOLEAN;
    signal ap_block_pp0_stage22_11001_ignoreCallOp412 : BOOLEAN;
    signal ap_block_state24_pp0_stage23_iter0_ignore_call434 : BOOLEAN;
    signal ap_block_state56_pp0_stage23_iter1_ignore_call434 : BOOLEAN;
    signal ap_block_pp0_stage23_11001_ignoreCallOp437 : BOOLEAN;
    signal ap_block_state25_pp0_stage24_iter0_ignore_call434 : BOOLEAN;
    signal ap_block_state57_pp0_stage24_iter1_ignore_call434 : BOOLEAN;
    signal ap_block_pp0_stage24_11001_ignoreCallOp460 : BOOLEAN;
    signal ap_block_state26_pp0_stage25_iter0_ignore_call232 : BOOLEAN;
    signal ap_block_state58_pp0_stage25_iter1_ignore_call232 : BOOLEAN;
    signal ap_block_pp0_stage25_11001_ignoreCallOp495 : BOOLEAN;
    signal ap_block_state27_pp0_stage26_iter0_ignore_call232 : BOOLEAN;
    signal ap_block_state59_pp0_stage26_iter1_ignore_call232 : BOOLEAN;
    signal ap_block_pp0_stage26_11001_ignoreCallOp527 : BOOLEAN;
    signal ap_block_state28_pp0_stage27_iter0_ignore_call328 : BOOLEAN;
    signal ap_block_state60_pp0_stage27_iter1_ignore_call328 : BOOLEAN;
    signal ap_block_pp0_stage27_11001_ignoreCallOp590 : BOOLEAN;
    signal ap_block_state29_pp0_stage28_iter0_ignore_call328 : BOOLEAN;
    signal ap_block_state61_pp0_stage28_iter1_ignore_call328 : BOOLEAN;
    signal ap_block_pp0_stage28_11001_ignoreCallOp637 : BOOLEAN;
    signal ap_block_state30_pp0_stage29_iter0_ignore_call332 : BOOLEAN;
    signal ap_block_state62_pp0_stage29_iter1_ignore_call332 : BOOLEAN;
    signal ap_block_pp0_stage29_11001_ignoreCallOp699 : BOOLEAN;
    signal ap_block_state31_pp0_stage30_iter0_ignore_call332 : BOOLEAN;
    signal ap_block_state63_pp0_stage30_iter1_ignore_call332 : BOOLEAN;
    signal ap_block_pp0_stage30_11001_ignoreCallOp761 : BOOLEAN;
    signal ap_block_state32_pp0_stage31_iter0_ignore_call532 : BOOLEAN;
    signal ap_block_state64_pp0_stage31_iter1_ignore_call532 : BOOLEAN;
    signal ap_block_pp0_stage31_11001_ignoreCallOp822 : BOOLEAN;
    signal grp_cos_16_4_s_fu_101_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_16_4_s_fu_101_onepulse_ap_start : STD_LOGIC;
    signal grp_sin_16_4_s_fu_122_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_16_4_s_fu_122_onepulse_ap_start : STD_LOGIC;
    signal ap_block_pp0_stage8_01001 : BOOLEAN;
    signal ap_block_pp0_stage9_01001 : BOOLEAN;
    signal ap_block_pp0_stage10_01001 : BOOLEAN;
    signal ap_block_pp0_stage11_01001 : BOOLEAN;
    signal ap_block_pp0_stage12_01001 : BOOLEAN;
    signal ap_block_pp0_stage13_01001 : BOOLEAN;
    signal ap_block_pp0_stage14_01001 : BOOLEAN;
    signal ap_block_pp0_stage15_01001 : BOOLEAN;
    signal ap_block_pp0_stage16_01001 : BOOLEAN;
    signal ap_block_pp0_stage17_01001 : BOOLEAN;
    signal ap_block_pp0_stage18_01001 : BOOLEAN;
    signal ap_block_pp0_stage19_01001 : BOOLEAN;
    signal ap_block_pp0_stage20_01001 : BOOLEAN;
    signal ap_block_pp0_stage21_01001 : BOOLEAN;
    signal ap_block_pp0_stage22_01001 : BOOLEAN;
    signal ap_block_pp0_stage23_01001 : BOOLEAN;
    signal ap_block_pp0_stage24_01001 : BOOLEAN;
    signal ap_block_pp0_stage25_01001 : BOOLEAN;
    signal ap_block_pp0_stage26_01001 : BOOLEAN;
    signal ap_block_pp0_stage27_01001 : BOOLEAN;
    signal ap_block_pp0_stage28_01001 : BOOLEAN;
    signal ap_block_pp0_stage29_01001 : BOOLEAN;
    signal ap_block_pp0_stage30_01001 : BOOLEAN;
    signal ap_block_pp0_stage31_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal dr_4_fu_297_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_4_fu_319_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_4_fu_301_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_4_fu_324_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_4_fu_305_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_4_fu_335_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_4_fu_310_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_4_fu_314_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_4_fu_330_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_4_fu_353_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_8_fu_365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_4_fu_377_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_25_fu_424_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_27_fu_437_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_29_fu_450_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_fu_478_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_fu_460_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_fu_482_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_fu_464_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_fu_491_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_fu_469_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_fu_473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_fu_487_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_fu_514_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_1_fu_526_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_24_fu_560_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_24_fu_560_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_26_fu_564_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_26_fu_564_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_28_fu_568_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_28_fu_568_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_fu_579_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_fu_576_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_fu_579_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_fu_584_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_fu_584_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_2_fu_592_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3739_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3747_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3755_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal dr_5_fu_627_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_5_fu_663_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_5_fu_639_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_5_fu_643_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_5_fu_658_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_2_fu_693_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_2_fu_693_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_4_fu_700_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_6_fu_697_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_4_fu_700_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_4_fu_705_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_4_fu_705_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3763_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3770_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3777_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_12_fu_710_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_12_fu_728_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_12_fu_719_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_12_fu_755_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_12_fu_737_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_12_fu_761_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_12_fu_742_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_5_fu_669_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_8_fu_781_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3784_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3792_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3800_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_31_fu_877_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln36_10_fu_819_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_48_fu_892_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_62_fu_889_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_48_fu_892_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_48_fu_897_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_48_fu_897_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln35_12_fu_862_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3808_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3814_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3821_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_33_fu_944_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_33_fu_944_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_35_fu_952_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_50_fu_960_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_30_fu_966_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_30_fu_966_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3828_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_32_fu_979_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_32_fu_979_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3835_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3842_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_50_fu_1001_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_50_fu_1001_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal cr0_1_fu_1024_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_1_fu_1008_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_1_fu_1028_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_1_fu_1012_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_1_fu_1037_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_1_fu_1016_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_1_fu_1020_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_1_fu_1033_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_1_fu_1060_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_3_fu_1072_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3849_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_34_fu_1107_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_34_fu_1107_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3856_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3863_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_52_fu_1132_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_66_fu_1129_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_52_fu_1132_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_52_fu_1137_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_52_fu_1137_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_6_fu_1145_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_8_fu_1142_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_6_fu_1145_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_6_fu_1150_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_6_fu_1150_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_8_fu_1158_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3871_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3877_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3884_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ci1_6_fu_1222_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_6_fu_1201_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_6_fu_1205_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_6_fu_1218_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_8_fu_1251_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_8_fu_1251_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_10_fu_1258_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_12_fu_1255_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_10_fu_1258_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_10_fu_1263_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_10_fu_1263_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3891_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln35_6_fu_1227_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3897_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3904_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3911_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3918_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3925_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal cr0_13_fu_1369_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_13_fu_1353_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_13_fu_1373_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_13_fu_1357_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_37_fu_1412_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln36_12_fu_1318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_54_fu_1431_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_68_fu_1428_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_54_fu_1431_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_54_fu_1436_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_54_fu_1436_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal a_imag_10_fu_1391_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3932_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3938_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3945_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_39_fu_1475_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_39_fu_1475_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_56_fu_1496_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_36_fu_1517_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_36_fu_1517_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3952_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_38_fu_1530_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_38_fu_1530_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3960_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3968_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_56_fu_1552_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_56_fu_1552_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln35_13_fu_1505_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_2_fu_1597_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_2_fu_1576_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_2_fu_1580_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_2_fu_1593_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_2_fu_1608_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3976_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_40_fu_1639_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_40_fu_1639_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3983_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_3991_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_58_fu_1664_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_72_fu_1661_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_58_fu_1664_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_58_fu_1669_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_58_fu_1669_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal cr0_8_fu_1709_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_8_fu_1693_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_8_fu_1713_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_8_fu_1697_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_12_fu_1752_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln36_5_fu_1689_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3998_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4004_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_real_15_fu_1725_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_15_fu_1731_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4011_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_60_fu_1811_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_76_fu_1808_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_60_fu_1811_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_60_fu_1816_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_60_fu_1816_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln46_fu_1784_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_fu_1779_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_1821_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln11_12_fu_1850_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_12_fu_1850_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_14_fu_1857_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_18_fu_1854_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_14_fu_1857_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_14_fu_1862_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_14_fu_1862_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4017_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ar_17_fu_1834_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_17_fu_1838_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4023_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4031_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln46_1_fu_1884_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_1_fu_1879_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_1924_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4039_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_16_fu_1949_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_22_fu_1946_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_16_fu_1949_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_16_fu_1954_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_16_fu_1954_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal cr0_14_fu_1975_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_14_fu_1959_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_14_fu_1979_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_14_fu_1963_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4046_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4053_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_62_fu_2056_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal a_imag_12_fu_1997_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_2_fu_2019_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_2_fu_2015_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_2074_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cr0_7_fu_2103_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_7_fu_2087_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_7_fu_2107_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_7_fu_2091_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_7_fu_2116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_7_fu_2095_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_7_fu_2099_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_7_fu_2112_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4060_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4066_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4073_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln35_7_fu_2133_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_14_fu_2145_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_7_fu_2157_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_62_fu_2224_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_62_fu_2224_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_64_fu_2231_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_82_fu_2228_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_64_fu_2231_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_64_fu_2236_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_64_fu_2236_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln46_3_fu_2212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_3_fu_2208_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_2241_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cr0_9_fu_2270_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_9_fu_2254_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_9_fu_2274_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_9_fu_2258_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4080_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4087_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_43_fu_2347_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_43_fu_2347_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_45_fu_2355_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_47_fu_2363_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal a_real_17_fu_2286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_17_fu_2292_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4094_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sub_ln35_14_fu_2332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_4_fu_2373_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_4_fu_2368_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_2401_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln10_42_fu_2430_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_42_fu_2430_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ar_21_fu_2414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_21_fu_2418_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4102_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4109_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4117_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_66_fu_2484_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_86_fu_2481_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_66_fu_2484_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_66_fu_2489_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_66_fu_2489_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln46_5_fu_2439_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_5_fu_2434_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_2501_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ci1_3_fu_2543_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_3_fu_2522_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_3_fu_2526_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_3_fu_2539_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_3_fu_2554_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4125_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_44_fu_2585_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_44_fu_2585_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4132_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_46_fu_2598_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_46_fu_2598_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4139_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_68_fu_2634_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln46_6_fu_2615_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_6_fu_2611_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_2640_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ci1_10_fu_2697_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_10_fu_2677_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_10_fu_2681_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_10_fu_2693_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_18_fu_2728_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_26_fu_2725_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_18_fu_2728_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_18_fu_2733_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_18_fu_2733_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln36_7_fu_2665_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4146_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4153_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4160_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln10_8_fu_2770_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_25_fu_2701_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_8_fu_2779_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_25_fu_2707_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_68_fu_2812_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_68_fu_2812_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln46_7_fu_2758_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_7_fu_2754_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_2816_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln10_20_fu_2848_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_28_fu_2845_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_20_fu_2848_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_20_fu_2853_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_20_fu_2853_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_22_fu_2861_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_22_fu_2861_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4167_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4173_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_real_19_fu_2829_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_19_fu_2833_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4179_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln46_8_fu_2889_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_8_fu_2884_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_2924_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4187_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4194_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_23_fu_2955_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_23_fu_2955_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal cr0_15_fu_2975_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_15_fu_2959_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_15_fu_2979_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_15_fu_2963_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_15_fu_2987_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_15_fu_2967_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_15_fu_2971_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_15_fu_2983_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4201_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_70_fu_3051_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_92_fu_3048_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_70_fu_3051_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_70_fu_3056_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_70_fu_3056_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal a_imag_14_fu_2997_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_15_fu_3009_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_3081_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4208_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4215_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4222_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_72_fu_3138_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_96_fu_3135_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_72_fu_3138_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_72_fu_3143_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_72_fu_3143_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_74_fu_3155_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln46_10_fu_3123_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_10_fu_3119_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_3172_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4229_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4236_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4244_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln10_10_fu_3194_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_10_fu_3203_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_74_fu_3232_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_74_fu_3232_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_76_fu_3239_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_104_fu_3236_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_76_fu_3239_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_76_fu_3244_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_76_fu_3244_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln46_11_fu_3217_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_11_fu_3212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_3260_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cr0_11_fu_3289_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_11_fu_3273_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_11_fu_3293_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_11_fu_3277_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4252_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4260_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln10_11_fu_3329_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_21_fu_3305_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_11_fu_3338_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_21_fu_3311_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4268_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_78_fu_3383_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_108_fu_3380_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_78_fu_3383_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_78_fu_3388_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_78_fu_3388_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln46_12_fu_3353_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_12_fu_3347_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_3393_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4276_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ar_29_fu_3406_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_12_fu_3422_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_29_fu_3410_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4283_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4291_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln10_13_fu_3453_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_13_fu_3436_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_13_fu_3431_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_3481_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4299_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4307_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln46_14_fu_3494_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_3520_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln46_15_fu_3536_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_15_fu_3532_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_3548_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_3561_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_3572_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_3583_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_3594_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_3605_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_3616_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_3627_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_3638_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_3649_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_3660_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_3671_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_3682_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_3693_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_3704_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_3715_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln162_31_cast_fu_3726_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_3763_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3763_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3770_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3770_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3777_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3777_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3784_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3784_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3792_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3800_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3808_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3808_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3814_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3814_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3821_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3821_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3828_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3835_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3835_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3842_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3842_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3849_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3856_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3871_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3871_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3877_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3877_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3884_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3884_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3891_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3891_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3897_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3897_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3904_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3904_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3911_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3911_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3918_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3918_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3925_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3932_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3932_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3938_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3938_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3945_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3945_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3952_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3960_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3960_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3968_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3976_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3991_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3998_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3998_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4004_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4004_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4011_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4011_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4017_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4017_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4023_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4031_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4039_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4046_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4046_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4053_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4053_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4060_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4060_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4066_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4066_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4073_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4073_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4080_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4080_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4087_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4087_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4102_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4102_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4109_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4117_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4125_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4132_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4139_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4146_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4146_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4153_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4153_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4160_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4160_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4167_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4167_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4173_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4173_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4187_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4187_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4194_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4194_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4201_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4201_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4208_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4208_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4215_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4215_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4222_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4229_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4229_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4236_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4244_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4252_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4260_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4276_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4276_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4283_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4291_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4299_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4307_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3739_ce : STD_LOGIC;
    signal grp_fu_3747_ce : STD_LOGIC;
    signal grp_fu_3755_ce : STD_LOGIC;
    signal grp_fu_3763_ce : STD_LOGIC;
    signal grp_fu_3770_ce : STD_LOGIC;
    signal grp_fu_3777_ce : STD_LOGIC;
    signal grp_fu_3784_ce : STD_LOGIC;
    signal grp_fu_3792_ce : STD_LOGIC;
    signal grp_fu_3800_ce : STD_LOGIC;
    signal grp_fu_3808_ce : STD_LOGIC;
    signal grp_fu_3814_ce : STD_LOGIC;
    signal grp_fu_3821_ce : STD_LOGIC;
    signal grp_fu_3828_ce : STD_LOGIC;
    signal grp_fu_3835_ce : STD_LOGIC;
    signal grp_fu_3842_ce : STD_LOGIC;
    signal grp_fu_3849_ce : STD_LOGIC;
    signal grp_fu_3856_ce : STD_LOGIC;
    signal grp_fu_3863_ce : STD_LOGIC;
    signal grp_fu_3871_ce : STD_LOGIC;
    signal grp_fu_3877_ce : STD_LOGIC;
    signal grp_fu_3884_ce : STD_LOGIC;
    signal grp_fu_3891_ce : STD_LOGIC;
    signal grp_fu_3897_ce : STD_LOGIC;
    signal grp_fu_3904_ce : STD_LOGIC;
    signal grp_fu_3911_ce : STD_LOGIC;
    signal grp_fu_3918_ce : STD_LOGIC;
    signal grp_fu_3925_ce : STD_LOGIC;
    signal grp_fu_3932_ce : STD_LOGIC;
    signal grp_fu_3938_ce : STD_LOGIC;
    signal grp_fu_3945_ce : STD_LOGIC;
    signal grp_fu_3952_ce : STD_LOGIC;
    signal grp_fu_3960_ce : STD_LOGIC;
    signal grp_fu_3968_ce : STD_LOGIC;
    signal grp_fu_3976_ce : STD_LOGIC;
    signal grp_fu_3983_ce : STD_LOGIC;
    signal grp_fu_3991_ce : STD_LOGIC;
    signal grp_fu_3998_ce : STD_LOGIC;
    signal grp_fu_4004_ce : STD_LOGIC;
    signal grp_fu_4011_ce : STD_LOGIC;
    signal grp_fu_4017_ce : STD_LOGIC;
    signal grp_fu_4023_ce : STD_LOGIC;
    signal grp_fu_4031_ce : STD_LOGIC;
    signal grp_fu_4039_ce : STD_LOGIC;
    signal grp_fu_4046_ce : STD_LOGIC;
    signal grp_fu_4053_ce : STD_LOGIC;
    signal grp_fu_4060_ce : STD_LOGIC;
    signal grp_fu_4066_ce : STD_LOGIC;
    signal grp_fu_4073_ce : STD_LOGIC;
    signal grp_fu_4080_ce : STD_LOGIC;
    signal grp_fu_4087_ce : STD_LOGIC;
    signal grp_fu_4094_ce : STD_LOGIC;
    signal grp_fu_4102_ce : STD_LOGIC;
    signal grp_fu_4109_ce : STD_LOGIC;
    signal grp_fu_4117_ce : STD_LOGIC;
    signal grp_fu_4125_ce : STD_LOGIC;
    signal grp_fu_4132_ce : STD_LOGIC;
    signal grp_fu_4139_ce : STD_LOGIC;
    signal grp_fu_4146_ce : STD_LOGIC;
    signal grp_fu_4153_ce : STD_LOGIC;
    signal grp_fu_4160_ce : STD_LOGIC;
    signal grp_fu_4167_ce : STD_LOGIC;
    signal grp_fu_4173_ce : STD_LOGIC;
    signal grp_fu_4179_ce : STD_LOGIC;
    signal grp_fu_4187_ce : STD_LOGIC;
    signal grp_fu_4194_ce : STD_LOGIC;
    signal grp_fu_4201_ce : STD_LOGIC;
    signal grp_fu_4208_ce : STD_LOGIC;
    signal grp_fu_4215_ce : STD_LOGIC;
    signal grp_fu_4222_ce : STD_LOGIC;
    signal grp_fu_4229_ce : STD_LOGIC;
    signal grp_fu_4236_ce : STD_LOGIC;
    signal grp_fu_4244_ce : STD_LOGIC;
    signal grp_fu_4252_ce : STD_LOGIC;
    signal grp_fu_4260_ce : STD_LOGIC;
    signal grp_fu_4268_ce : STD_LOGIC;
    signal grp_fu_4276_ce : STD_LOGIC;
    signal grp_fu_4283_ce : STD_LOGIC;
    signal grp_fu_4291_ce : STD_LOGIC;
    signal grp_fu_4299_ce : STD_LOGIC;
    signal grp_fu_4307_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_block_pp0_stage26_subdone : BOOLEAN;
    signal ap_block_pp0_stage27_subdone : BOOLEAN;
    signal ap_block_pp0_stage28_subdone : BOOLEAN;
    signal ap_block_pp0_stage29_subdone : BOOLEAN;
    signal ap_block_pp0_stage30_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_in_stream_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (47 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_U_ack_in : STD_LOGIC;
    signal out_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (47 downto 0);
    signal out_stream_TVALID_int_regslice : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft32_cos_16_4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x_val : IN STD_LOGIC_VECTOR (13 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component fft32_sin_16_4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x_val : IN STD_LOGIC_VECTOR (13 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component fft32_mul_16s_14s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component fft32_mac_muladd_16s_14s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component fft32_mac_mulsub_16s_14s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component fft32_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_cos_16_4_s_fu_101 : component fft32_cos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_cos_16_4_s_fu_101_ap_start,
        ap_done => grp_cos_16_4_s_fu_101_ap_done,
        ap_idle => grp_cos_16_4_s_fu_101_ap_idle,
        ap_ready => grp_cos_16_4_s_fu_101_ap_ready,
        ap_ce => grp_cos_16_4_s_fu_101_ap_ce,
        x_val => grp_cos_16_4_s_fu_101_x_val,
        ap_return => grp_cos_16_4_s_fu_101_ap_return);

    grp_sin_16_4_s_fu_122 : component fft32_sin_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_sin_16_4_s_fu_122_ap_start,
        ap_done => grp_sin_16_4_s_fu_122_ap_done,
        ap_idle => grp_sin_16_4_s_fu_122_ap_idle,
        ap_ready => grp_sin_16_4_s_fu_122_ap_ready,
        ap_ce => grp_sin_16_4_s_fu_122_ap_ce,
        x_val => grp_sin_16_4_s_fu_122_x_val,
        ap_return => grp_sin_16_4_s_fu_122_ap_return);

    mul_16s_14s_28_1_1_U10 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_25_fu_424_p0,
        din1 => reg_173,
        dout => mul_ln11_25_fu_424_p2);

    mul_16s_14s_28_1_1_U11 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_27_fu_437_p0,
        din1 => reg_181,
        dout => mul_ln11_27_fu_437_p2);

    mul_16s_14s_28_1_1_U12 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_29_fu_450_p0,
        din1 => reg_189,
        dout => mul_ln11_29_fu_450_p2);

    mul_16s_14s_28_1_1_U13 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_24_fu_560_p0,
        din1 => mul_ln10_24_fu_560_p1,
        dout => mul_ln10_24_fu_560_p2);

    mul_16s_14s_28_1_1_U14 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_26_fu_564_p0,
        din1 => mul_ln10_26_fu_564_p1,
        dout => mul_ln10_26_fu_564_p2);

    mul_16s_14s_28_1_1_U15 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_28_fu_568_p0,
        din1 => mul_ln10_28_fu_568_p1,
        dout => mul_ln10_28_fu_568_p2);

    mul_16s_14s_28_1_1_U16 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_fu_579_p0,
        din1 => mul_ln10_fu_579_p1,
        dout => mul_ln10_fu_579_p2);

    mul_16s_14s_28_1_1_U17 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_fu_584_p0,
        din1 => mul_ln11_fu_584_p1,
        dout => mul_ln11_fu_584_p2);

    mul_16s_14s_28_1_1_U18 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => sub_ln36_reg_4762,
        din1 => mul_ln10_2_fu_592_p1,
        dout => mul_ln10_2_fu_592_p2);

    mul_16s_14s_28_1_1_U19 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_2_fu_693_p0,
        din1 => mul_ln11_2_fu_693_p1,
        dout => mul_ln11_2_fu_693_p2);

    mul_16s_14s_28_1_1_U20 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_4_fu_700_p0,
        din1 => mul_ln10_4_fu_700_p1,
        dout => mul_ln10_4_fu_700_p2);

    mul_16s_14s_28_1_1_U21 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_4_fu_705_p0,
        din1 => mul_ln11_4_fu_705_p1,
        dout => mul_ln11_4_fu_705_p2);

    mul_16s_14s_28_1_1_U22 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => sub_ln35_5_reg_4914,
        din1 => mul_ln11_31_fu_877_p1,
        dout => mul_ln11_31_fu_877_p2);

    mul_16s_14s_28_1_1_U23 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_48_fu_892_p0,
        din1 => mul_ln10_48_fu_892_p1,
        dout => mul_ln10_48_fu_892_p2);

    mul_16s_14s_28_1_1_U24 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_48_fu_897_p0,
        din1 => mul_ln11_48_fu_897_p1,
        dout => mul_ln11_48_fu_897_p2);

    mul_16s_14s_28_1_1_U25 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_33_fu_944_p0,
        din1 => mul_ln11_33_fu_944_p1,
        dout => mul_ln11_33_fu_944_p2);

    mul_16s_14s_28_1_1_U26 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => add_ln37_5_reg_4924,
        din1 => mul_ln11_35_fu_952_p1,
        dout => mul_ln11_35_fu_952_p2);

    mul_16s_14s_28_1_1_U27 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => add_ln35_12_reg_5046,
        din1 => mul_ln10_50_fu_960_p1,
        dout => mul_ln10_50_fu_960_p2);

    mul_16s_14s_28_1_1_U28 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_30_fu_966_p0,
        din1 => mul_ln10_30_fu_966_p1,
        dout => mul_ln10_30_fu_966_p2);

    mul_16s_14s_28_1_1_U29 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_32_fu_979_p0,
        din1 => mul_ln10_32_fu_979_p1,
        dout => mul_ln10_32_fu_979_p2);

    mul_16s_14s_28_1_1_U30 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_50_fu_1001_p0,
        din1 => mul_ln11_50_fu_1001_p1,
        dout => mul_ln11_50_fu_1001_p2);

    mul_16s_14s_28_1_1_U31 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_34_fu_1107_p0,
        din1 => mul_ln10_34_fu_1107_p1,
        dout => mul_ln10_34_fu_1107_p2);

    mul_16s_14s_28_1_1_U32 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_52_fu_1132_p0,
        din1 => mul_ln10_52_fu_1132_p1,
        dout => mul_ln10_52_fu_1132_p2);

    mul_16s_14s_28_1_1_U33 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_52_fu_1137_p0,
        din1 => mul_ln11_52_fu_1137_p1,
        dout => mul_ln11_52_fu_1137_p2);

    mul_16s_14s_28_1_1_U34 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_6_fu_1145_p0,
        din1 => mul_ln10_6_fu_1145_p1,
        dout => mul_ln10_6_fu_1145_p2);

    mul_16s_14s_28_1_1_U35 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_6_fu_1150_p0,
        din1 => mul_ln11_6_fu_1150_p1,
        dout => mul_ln11_6_fu_1150_p2);

    mul_16s_14s_28_1_1_U36 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => sub_ln36_2_reg_5218,
        din1 => mul_ln10_8_fu_1158_p1,
        dout => mul_ln10_8_fu_1158_p2);

    mul_16s_14s_28_1_1_U37 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_8_fu_1251_p0,
        din1 => mul_ln11_8_fu_1251_p1,
        dout => mul_ln11_8_fu_1251_p2);

    mul_16s_14s_28_1_1_U38 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_10_fu_1258_p0,
        din1 => mul_ln10_10_fu_1258_p1,
        dout => mul_ln10_10_fu_1258_p2);

    mul_16s_14s_28_1_1_U39 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_10_fu_1263_p0,
        din1 => mul_ln11_10_fu_1263_p1,
        dout => mul_ln11_10_fu_1263_p2);

    mul_16s_14s_28_1_1_U40 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => sub_ln35_6_reg_5346,
        din1 => mul_ln11_37_fu_1412_p1,
        dout => mul_ln11_37_fu_1412_p2);

    mul_16s_14s_28_1_1_U41 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_54_fu_1431_p0,
        din1 => mul_ln10_54_fu_1431_p1,
        dout => mul_ln10_54_fu_1431_p2);

    mul_16s_14s_28_1_1_U42 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_54_fu_1436_p0,
        din1 => mul_ln11_54_fu_1436_p1,
        dout => mul_ln11_54_fu_1436_p2);

    mul_16s_14s_28_1_1_U43 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_39_fu_1475_p0,
        din1 => mul_ln11_39_fu_1475_p1,
        dout => mul_ln11_39_fu_1475_p2);

    mul_16s_14s_28_1_1_U44 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => add_ln37_6_reg_5356,
        din1 => reg_173,
        dout => mul_ln11_41_fu_1487_p2);

    mul_16s_14s_28_1_1_U45 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => a_real_10_reg_5493,
        din1 => mul_ln10_56_fu_1496_p1,
        dout => mul_ln10_56_fu_1496_p2);

    mul_16s_14s_28_1_1_U46 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_36_fu_1517_p0,
        din1 => mul_ln10_36_fu_1517_p1,
        dout => mul_ln10_36_fu_1517_p2);

    mul_16s_14s_28_1_1_U47 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_38_fu_1530_p0,
        din1 => mul_ln10_38_fu_1530_p1,
        dout => mul_ln10_38_fu_1530_p2);

    mul_16s_14s_28_1_1_U48 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_56_fu_1552_p0,
        din1 => mul_ln11_56_fu_1552_p1,
        dout => mul_ln11_56_fu_1552_p2);

    mul_16s_14s_28_1_1_U49 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_40_fu_1639_p0,
        din1 => mul_ln10_40_fu_1639_p1,
        dout => mul_ln10_40_fu_1639_p2);

    mul_16s_14s_28_1_1_U50 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_58_fu_1664_p0,
        din1 => mul_ln10_58_fu_1664_p1,
        dout => mul_ln10_58_fu_1664_p2);

    mul_16s_14s_28_1_1_U51 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_58_fu_1669_p0,
        din1 => mul_ln11_58_fu_1669_p1,
        dout => mul_ln11_58_fu_1669_p2);

    mul_16s_14s_28_1_1_U52 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => add_ln35_2_reg_5703,
        din1 => mul_ln10_12_fu_1752_p1,
        dout => mul_ln10_12_fu_1752_p2);

    mul_16s_14s_28_1_1_U53 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_60_fu_1811_p0,
        din1 => mul_ln10_60_fu_1811_p1,
        dout => mul_ln10_60_fu_1811_p2);

    mul_16s_14s_28_1_1_U54 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_60_fu_1816_p0,
        din1 => mul_ln11_60_fu_1816_p1,
        dout => mul_ln11_60_fu_1816_p2);

    mul_16s_14s_28_1_1_U55 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_12_fu_1850_p0,
        din1 => mul_ln11_12_fu_1850_p1,
        dout => mul_ln11_12_fu_1850_p2);

    mul_16s_14s_28_1_1_U56 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_14_fu_1857_p0,
        din1 => mul_ln10_14_fu_1857_p1,
        dout => mul_ln10_14_fu_1857_p2);

    mul_16s_14s_28_1_1_U57 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_14_fu_1862_p0,
        din1 => mul_ln11_14_fu_1862_p1,
        dout => mul_ln11_14_fu_1862_p2);

    mul_16s_14s_28_1_1_U58 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_16_fu_1949_p0,
        din1 => mul_ln10_16_fu_1949_p1,
        dout => mul_ln10_16_fu_1949_p2);

    mul_16s_14s_28_1_1_U59 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_16_fu_1954_p0,
        din1 => mul_ln11_16_fu_1954_p1,
        dout => mul_ln11_16_fu_1954_p2);

    mul_16s_14s_28_1_1_U60 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => sub_ln37_13_reg_5618,
        din1 => mul_ln10_62_fu_2056_p1,
        dout => mul_ln10_62_fu_2056_p2);

    mul_16s_14s_28_1_1_U61 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_62_fu_2224_p0,
        din1 => mul_ln11_62_fu_2224_p1,
        dout => mul_ln11_62_fu_2224_p2);

    mul_16s_14s_28_1_1_U62 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_64_fu_2231_p0,
        din1 => mul_ln10_64_fu_2231_p1,
        dout => mul_ln10_64_fu_2231_p2);

    mul_16s_14s_28_1_1_U63 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_64_fu_2236_p0,
        din1 => mul_ln11_64_fu_2236_p1,
        dout => mul_ln11_64_fu_2236_p2);

    mul_16s_14s_28_1_1_U64 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_43_fu_2347_p0,
        din1 => mul_ln11_43_fu_2347_p1,
        dout => mul_ln11_43_fu_2347_p2);

    mul_16s_14s_28_1_1_U65 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => sub_ln36_15_reg_6085,
        din1 => mul_ln11_45_fu_2355_p1,
        dout => mul_ln11_45_fu_2355_p2);

    mul_16s_14s_28_1_1_U66 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => add_ln37_7_reg_6090,
        din1 => mul_ln11_47_fu_2363_p1,
        dout => mul_ln11_47_fu_2363_p2);

    mul_16s_14s_28_1_1_U67 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_42_fu_2430_p0,
        din1 => mul_ln10_42_fu_2430_p1,
        dout => mul_ln10_42_fu_2430_p2);

    mul_16s_14s_28_1_1_U68 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_66_fu_2484_p0,
        din1 => mul_ln10_66_fu_2484_p1,
        dout => mul_ln10_66_fu_2484_p2);

    mul_16s_14s_28_1_1_U69 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_66_fu_2489_p0,
        din1 => mul_ln11_66_fu_2489_p1,
        dout => mul_ln11_66_fu_2489_p2);

    mul_16s_14s_28_1_1_U70 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_44_fu_2585_p0,
        din1 => mul_ln10_44_fu_2585_p1,
        dout => mul_ln10_44_fu_2585_p2);

    mul_16s_14s_28_1_1_U71 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_46_fu_2598_p0,
        din1 => mul_ln10_46_fu_2598_p1,
        dout => mul_ln10_46_fu_2598_p2);

    mul_16s_14s_28_1_1_U72 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => sub_ln36_28_reg_5998,
        din1 => mul_ln10_68_fu_2634_p1,
        dout => mul_ln10_68_fu_2634_p2);

    mul_16s_14s_28_1_1_U73 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_18_fu_2728_p0,
        din1 => mul_ln10_18_fu_2728_p1,
        dout => mul_ln10_18_fu_2728_p2);

    mul_16s_14s_28_1_1_U74 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_18_fu_2733_p0,
        din1 => mul_ln11_18_fu_2733_p1,
        dout => mul_ln11_18_fu_2733_p2);

    mul_16s_14s_28_1_1_U75 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_68_fu_2812_p0,
        din1 => mul_ln11_68_fu_2812_p1,
        dout => mul_ln11_68_fu_2812_p2);

    mul_16s_14s_28_1_1_U76 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_20_fu_2848_p0,
        din1 => mul_ln10_20_fu_2848_p1,
        dout => mul_ln10_20_fu_2848_p2);

    mul_16s_14s_28_1_1_U77 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_20_fu_2853_p0,
        din1 => mul_ln11_20_fu_2853_p1,
        dout => mul_ln11_20_fu_2853_p2);

    mul_16s_14s_28_1_1_U78 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_22_fu_2861_p0,
        din1 => mul_ln10_22_fu_2861_p1,
        dout => mul_ln10_22_fu_2861_p2);

    mul_16s_14s_28_1_1_U79 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_23_fu_2955_p0,
        din1 => mul_ln11_23_fu_2955_p1,
        dout => mul_ln11_23_fu_2955_p2);

    mul_16s_14s_28_1_1_U80 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_70_fu_3051_p0,
        din1 => mul_ln10_70_fu_3051_p1,
        dout => mul_ln10_70_fu_3051_p2);

    mul_16s_14s_28_1_1_U81 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_70_fu_3056_p0,
        din1 => mul_ln11_70_fu_3056_p1,
        dout => mul_ln11_70_fu_3056_p2);

    mul_16s_14s_28_1_1_U82 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_72_fu_3138_p0,
        din1 => mul_ln10_72_fu_3138_p1,
        dout => mul_ln10_72_fu_3138_p2);

    mul_16s_14s_28_1_1_U83 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_72_fu_3143_p0,
        din1 => mul_ln11_72_fu_3143_p1,
        dout => mul_ln11_72_fu_3143_p2);

    mul_16s_14s_28_1_1_U84 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => add_ln35_15_reg_6682,
        din1 => mul_ln10_74_fu_3155_p1,
        dout => mul_ln10_74_fu_3155_p2);

    mul_16s_14s_28_1_1_U85 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_74_fu_3232_p0,
        din1 => mul_ln11_74_fu_3232_p1,
        dout => mul_ln11_74_fu_3232_p2);

    mul_16s_14s_28_1_1_U86 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_76_fu_3239_p0,
        din1 => mul_ln10_76_fu_3239_p1,
        dout => mul_ln10_76_fu_3239_p2);

    mul_16s_14s_28_1_1_U87 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_76_fu_3244_p0,
        din1 => mul_ln11_76_fu_3244_p1,
        dout => mul_ln11_76_fu_3244_p2);

    mul_16s_14s_28_1_1_U88 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_78_fu_3383_p0,
        din1 => mul_ln10_78_fu_3383_p1,
        dout => mul_ln10_78_fu_3383_p2);

    mul_16s_14s_28_1_1_U89 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_78_fu_3388_p0,
        din1 => mul_ln11_78_fu_3388_p1,
        dout => mul_ln11_78_fu_3388_p2);

    mac_muladd_16s_14s_28s_28_4_1_U90 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => add_ln35_4_fu_353_p2,
        din1 => reg_177,
        din2 => mul_ln11_25_reg_4692,
        ce => grp_fu_3739_ce,
        dout => grp_fu_3739_p3);

    mac_muladd_16s_14s_28s_28_4_1_U91 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln36_8_fu_365_p2,
        din1 => reg_185,
        din2 => mul_ln11_27_reg_4711,
        ce => grp_fu_3747_ce,
        dout => grp_fu_3747_p3);

    mac_muladd_16s_14s_28s_28_4_1_U92 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln37_4_fu_377_p2,
        din1 => reg_193,
        din2 => mul_ln11_29_reg_4734,
        ce => grp_fu_3755_ce,
        dout => grp_fu_3755_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U93 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3763_p0,
        din1 => grp_fu_3763_p1,
        din2 => mul_ln10_24_reg_4825,
        ce => grp_fu_3763_ce,
        dout => grp_fu_3763_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U94 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3770_p0,
        din1 => grp_fu_3770_p1,
        din2 => mul_ln10_26_reg_4830,
        ce => grp_fu_3770_ce,
        dout => grp_fu_3770_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U95 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3777_p0,
        din1 => grp_fu_3777_p1,
        din2 => mul_ln10_28_reg_4835,
        ce => grp_fu_3777_ce,
        dout => grp_fu_3777_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U96 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3784_p0,
        din1 => grp_fu_3784_p1,
        din2 => mul_ln10_reg_4846,
        ce => grp_fu_3784_ce,
        dout => grp_fu_3784_p3);

    mac_muladd_16s_14s_28s_28_4_1_U97 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3792_p0,
        din1 => reg_173,
        din2 => mul_ln11_reg_4851,
        ce => grp_fu_3792_ce,
        dout => grp_fu_3792_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U98 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln36_1_fu_526_p2,
        din1 => grp_fu_3800_p1,
        din2 => mul_ln10_2_reg_4861,
        ce => grp_fu_3800_ce,
        dout => grp_fu_3800_p3);

    mac_muladd_16s_14s_28s_28_4_1_U99 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3808_p0,
        din1 => grp_fu_3808_p1,
        din2 => mul_ln11_2_reg_4929,
        ce => grp_fu_3808_ce,
        dout => grp_fu_3808_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U100 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3814_p0,
        din1 => grp_fu_3814_p1,
        din2 => mul_ln10_4_reg_4934,
        ce => grp_fu_3814_ce,
        dout => grp_fu_3814_p3);

    mac_muladd_16s_14s_28s_28_4_1_U101 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3821_p0,
        din1 => grp_fu_3821_p1,
        din2 => mul_ln11_4_reg_4939,
        ce => grp_fu_3821_ce,
        dout => grp_fu_3821_p3);

    mac_muladd_16s_14s_28s_28_4_1_U102 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => add_ln35_5_fu_669_p2,
        din1 => grp_fu_3828_p1,
        din2 => mul_ln11_31_reg_5066,
        ce => grp_fu_3828_ce,
        dout => grp_fu_3828_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U103 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3835_p0,
        din1 => grp_fu_3835_p1,
        din2 => mul_ln10_48_reg_5083,
        ce => grp_fu_3835_ce,
        dout => grp_fu_3835_p3);

    mac_muladd_16s_14s_28s_28_4_1_U104 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3842_p0,
        din1 => grp_fu_3842_p1,
        din2 => mul_ln11_48_reg_5088,
        ce => grp_fu_3842_ce,
        dout => grp_fu_3842_p3);

    mac_muladd_16s_14s_28s_28_4_1_U105 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln36_10_fu_819_p2,
        din1 => grp_fu_3849_p1,
        din2 => mul_ln11_33_reg_5137,
        ce => grp_fu_3849_ce,
        dout => grp_fu_3849_p3);

    mac_muladd_16s_14s_28s_28_4_1_U106 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln37_5_reg_4919,
        din1 => grp_fu_3856_p1,
        din2 => mul_ln11_35_reg_5147,
        ce => grp_fu_3856_ce,
        dout => grp_fu_3856_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U107 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln35_12_fu_862_p2,
        din1 => reg_177,
        din2 => mul_ln10_50_reg_5157,
        ce => grp_fu_3863_ce,
        dout => grp_fu_3863_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U108 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3871_p0,
        din1 => grp_fu_3871_p1,
        din2 => mul_ln10_30_reg_5162,
        ce => grp_fu_3871_ce,
        dout => grp_fu_3871_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U109 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3877_p0,
        din1 => grp_fu_3877_p1,
        din2 => mul_ln10_32_reg_5173,
        ce => grp_fu_3877_ce,
        dout => grp_fu_3877_p3);

    mac_muladd_16s_14s_28s_28_4_1_U110 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3884_p0,
        din1 => grp_fu_3884_p1,
        din2 => mul_ln11_50_reg_5190,
        ce => grp_fu_3884_ce,
        dout => grp_fu_3884_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U111 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3891_p0,
        din1 => grp_fu_3891_p1,
        din2 => mul_ln10_34_reg_5251,
        ce => grp_fu_3891_ce,
        dout => grp_fu_3891_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U112 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3897_p0,
        din1 => grp_fu_3897_p1,
        din2 => mul_ln10_52_reg_5268,
        ce => grp_fu_3897_ce,
        dout => grp_fu_3897_p3);

    mac_muladd_16s_14s_28s_28_4_1_U113 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3904_p0,
        din1 => grp_fu_3904_p1,
        din2 => mul_ln11_52_reg_5273,
        ce => grp_fu_3904_ce,
        dout => grp_fu_3904_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U114 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3911_p0,
        din1 => grp_fu_3911_p1,
        din2 => mul_ln10_6_reg_5278,
        ce => grp_fu_3911_ce,
        dout => grp_fu_3911_p3);

    mac_muladd_16s_14s_28s_28_4_1_U115 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3918_p0,
        din1 => grp_fu_3918_p1,
        din2 => mul_ln11_6_reg_5283,
        ce => grp_fu_3918_ce,
        dout => grp_fu_3918_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U116 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln36_3_fu_1072_p2,
        din1 => grp_fu_3925_p1,
        din2 => mul_ln10_8_reg_5293,
        ce => grp_fu_3925_ce,
        dout => grp_fu_3925_p3);

    mac_muladd_16s_14s_28s_28_4_1_U117 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3932_p0,
        din1 => grp_fu_3932_p1,
        din2 => mul_ln11_8_reg_5361,
        ce => grp_fu_3932_ce,
        dout => grp_fu_3932_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U118 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3938_p0,
        din1 => grp_fu_3938_p1,
        din2 => mul_ln10_10_reg_5366,
        ce => grp_fu_3938_ce,
        dout => grp_fu_3938_p3);

    mac_muladd_16s_14s_28s_28_4_1_U119 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3945_p0,
        din1 => grp_fu_3945_p1,
        din2 => mul_ln11_10_reg_5371,
        ce => grp_fu_3945_ce,
        dout => grp_fu_3945_p3);

    mac_muladd_16s_14s_28s_28_4_1_U120 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => add_ln35_6_fu_1227_p2,
        din1 => grp_fu_3952_p1,
        din2 => mul_ln11_37_reg_5513,
        ce => grp_fu_3952_ce,
        dout => grp_fu_3952_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U121 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3960_p0,
        din1 => grp_fu_3960_p1,
        din2 => mul_ln10_54_reg_5540,
        ce => grp_fu_3960_ce,
        dout => grp_fu_3960_p3);

    mac_muladd_16s_14s_28s_28_4_1_U122 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3968_p0,
        din1 => reg_181,
        din2 => mul_ln11_54_reg_5545,
        ce => grp_fu_3968_ce,
        dout => grp_fu_3968_p3);

    mac_muladd_16s_14s_28s_28_4_1_U123 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln36_12_fu_1318_p2,
        din1 => grp_fu_3976_p1,
        din2 => mul_ln11_39_reg_5579,
        ce => grp_fu_3976_ce,
        dout => grp_fu_3976_p3);

    mac_muladd_16s_14s_28s_28_4_1_U124 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln37_6_reg_5351,
        din1 => reg_185,
        din2 => mul_ln11_41_reg_5598,
        ce => grp_fu_3983_ce,
        dout => grp_fu_3983_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U125 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => a_imag_10_fu_1391_p2,
        din1 => grp_fu_3991_p1,
        din2 => mul_ln10_56_reg_5608,
        ce => grp_fu_3991_ce,
        dout => grp_fu_3991_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U126 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3998_p0,
        din1 => grp_fu_3998_p1,
        din2 => mul_ln10_36_reg_5628,
        ce => grp_fu_3998_ce,
        dout => grp_fu_3998_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U127 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4004_p0,
        din1 => grp_fu_4004_p1,
        din2 => mul_ln10_38_reg_5639,
        ce => grp_fu_4004_ce,
        dout => grp_fu_4004_p3);

    mac_muladd_16s_14s_28s_28_4_1_U128 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4011_p0,
        din1 => grp_fu_4011_p1,
        din2 => mul_ln11_56_reg_5656,
        ce => grp_fu_4011_ce,
        dout => grp_fu_4011_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U129 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4017_p0,
        din1 => grp_fu_4017_p1,
        din2 => mul_ln10_40_reg_5730,
        ce => grp_fu_4017_ce,
        dout => grp_fu_4017_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U130 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4023_p0,
        din1 => reg_193,
        din2 => mul_ln10_58_reg_5747,
        ce => grp_fu_4023_ce,
        dout => grp_fu_4023_p3);

    mac_muladd_16s_14s_28s_28_4_1_U131 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4031_p0,
        din1 => reg_189,
        din2 => mul_ln11_58_reg_5752,
        ce => grp_fu_4031_ce,
        dout => grp_fu_4031_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U132 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln35_2_fu_1608_p2,
        din1 => grp_fu_4039_p1,
        din2 => mul_ln10_12_reg_5821,
        ce => grp_fu_4039_ce,
        dout => grp_fu_4039_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U133 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4046_p0,
        din1 => grp_fu_4046_p1,
        din2 => mul_ln10_60_reg_5860,
        ce => grp_fu_4046_ce,
        dout => grp_fu_4046_p3);

    mac_muladd_16s_14s_28s_28_4_1_U134 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4053_p0,
        din1 => grp_fu_4053_p1,
        din2 => mul_ln11_60_reg_5865,
        ce => grp_fu_4053_ce,
        dout => grp_fu_4053_p3);

    mac_muladd_16s_14s_28s_28_4_1_U135 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4060_p0,
        din1 => grp_fu_4060_p1,
        din2 => mul_ln11_12_reg_5887,
        ce => grp_fu_4060_ce,
        dout => grp_fu_4060_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U136 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4066_p0,
        din1 => grp_fu_4066_p1,
        din2 => mul_ln10_14_reg_5892,
        ce => grp_fu_4066_ce,
        dout => grp_fu_4066_p3);

    mac_muladd_16s_14s_28s_28_4_1_U137 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4073_p0,
        din1 => grp_fu_4073_p1,
        din2 => mul_ln11_14_reg_5897,
        ce => grp_fu_4073_ce,
        dout => grp_fu_4073_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U138 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4080_p0,
        din1 => grp_fu_4080_p1,
        din2 => mul_ln10_16_reg_5959,
        ce => grp_fu_4080_ce,
        dout => grp_fu_4080_p3);

    mac_muladd_16s_14s_28s_28_4_1_U139 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4087_p0,
        din1 => grp_fu_4087_p1,
        din2 => mul_ln11_16_reg_5964,
        ce => grp_fu_4087_ce,
        dout => grp_fu_4087_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U140 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => add_ln37_13_reg_5623,
        din1 => reg_177,
        din2 => mul_ln10_62_reg_6040,
        ce => grp_fu_4094_ce,
        dout => grp_fu_4094_p3);

    mac_muladd_16s_14s_28s_28_4_1_U141 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4102_p0,
        din1 => grp_fu_4102_p1,
        din2 => mul_ln11_62_reg_6141,
        ce => grp_fu_4102_ce,
        dout => grp_fu_4102_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U142 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4109_p0,
        din1 => reg_185,
        din2 => mul_ln10_64_reg_6146,
        ce => grp_fu_4109_ce,
        dout => grp_fu_4109_p3);

    mac_muladd_16s_14s_28s_28_4_1_U143 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4117_p0,
        din1 => reg_173,
        din2 => mul_ln11_64_reg_6151,
        ce => grp_fu_4117_ce,
        dout => grp_fu_4117_p3);

    mac_muladd_16s_14s_28s_28_4_1_U144 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => add_ln35_7_fu_2133_p2,
        din1 => grp_fu_4125_p1,
        din2 => mul_ln11_43_reg_6229,
        ce => grp_fu_4125_ce,
        dout => grp_fu_4125_p3);

    mac_muladd_16s_14s_28s_28_4_1_U145 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln36_14_fu_2145_p2,
        din1 => grp_fu_4132_p1,
        din2 => mul_ln11_45_reg_6239,
        ce => grp_fu_4132_ce,
        dout => grp_fu_4132_p3);

    mac_muladd_16s_14s_28s_28_4_1_U146 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln37_7_fu_2157_p2,
        din1 => grp_fu_4139_p1,
        din2 => mul_ln11_47_reg_6249,
        ce => grp_fu_4139_ce,
        dout => grp_fu_4139_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U147 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4146_p0,
        din1 => grp_fu_4146_p1,
        din2 => mul_ln10_42_reg_6293,
        ce => grp_fu_4146_ce,
        dout => grp_fu_4146_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U148 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4153_p0,
        din1 => grp_fu_4153_p1,
        din2 => mul_ln10_66_reg_6326,
        ce => grp_fu_4153_ce,
        dout => grp_fu_4153_p3);

    mac_muladd_16s_14s_28s_28_4_1_U149 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4160_p0,
        din1 => grp_fu_4160_p1,
        din2 => mul_ln11_66_reg_6331,
        ce => grp_fu_4160_ce,
        dout => grp_fu_4160_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U150 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4167_p0,
        din1 => grp_fu_4167_p1,
        din2 => mul_ln10_44_reg_6404,
        ce => grp_fu_4167_ce,
        dout => grp_fu_4167_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U151 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4173_p0,
        din1 => grp_fu_4173_p1,
        din2 => mul_ln10_46_reg_6415,
        ce => grp_fu_4173_ce,
        dout => grp_fu_4173_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U152 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln36_29_reg_6003,
        din1 => reg_193,
        din2 => mul_ln10_68_reg_6446,
        ce => grp_fu_4179_ce,
        dout => grp_fu_4179_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U153 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4187_p0,
        din1 => grp_fu_4187_p1,
        din2 => mul_ln10_18_reg_6509,
        ce => grp_fu_4187_ce,
        dout => grp_fu_4187_p3);

    mac_muladd_16s_14s_28s_28_4_1_U154 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4194_p0,
        din1 => grp_fu_4194_p1,
        din2 => mul_ln11_18_reg_6514,
        ce => grp_fu_4194_ce,
        dout => grp_fu_4194_p3);

    mac_muladd_16s_14s_28s_28_4_1_U155 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4201_p0,
        din1 => grp_fu_4201_p1,
        din2 => mul_ln11_68_reg_6567,
        ce => grp_fu_4201_ce,
        dout => grp_fu_4201_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U156 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4208_p0,
        din1 => grp_fu_4208_p1,
        din2 => mul_ln10_20_reg_6589,
        ce => grp_fu_4208_ce,
        dout => grp_fu_4208_p3);

    mac_muladd_16s_14s_28s_28_4_1_U157 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4215_p0,
        din1 => grp_fu_4215_p1,
        din2 => mul_ln11_20_reg_6594,
        ce => grp_fu_4215_ce,
        dout => grp_fu_4215_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U158 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => add_ln37_3_reg_6387,
        din1 => grp_fu_4222_p1,
        din2 => mul_ln10_22_reg_6604,
        ce => grp_fu_4222_ce,
        dout => grp_fu_4222_p3);

    mac_muladd_16s_14s_28s_28_4_1_U159 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4229_p0,
        din1 => grp_fu_4229_p1,
        din2 => mul_ln11_23_reg_6672,
        ce => grp_fu_4229_ce,
        dout => grp_fu_4229_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U160 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4236_p0,
        din1 => reg_177,
        din2 => mul_ln10_70_reg_6713,
        ce => grp_fu_4236_ce,
        dout => grp_fu_4236_p3);

    mac_muladd_16s_14s_28s_28_4_1_U161 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4244_p0,
        din1 => reg_173,
        din2 => mul_ln11_70_reg_6718,
        ce => grp_fu_4244_ce,
        dout => grp_fu_4244_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U162 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4252_p0,
        din1 => reg_185,
        din2 => mul_ln10_72_reg_6786,
        ce => grp_fu_4252_ce,
        dout => grp_fu_4252_p3);

    mac_muladd_16s_14s_28s_28_4_1_U163 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4260_p0,
        din1 => reg_181,
        din2 => mul_ln11_72_reg_6791,
        ce => grp_fu_4260_ce,
        dout => grp_fu_4260_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U164 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub_ln35_15_fu_3009_p2,
        din1 => reg_193,
        din2 => mul_ln10_74_reg_6806,
        ce => grp_fu_4268_ce,
        dout => grp_fu_4268_p3);

    mac_muladd_16s_14s_28s_28_4_1_U165 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4276_p0,
        din1 => grp_fu_4276_p1,
        din2 => mul_ln11_74_reg_6850,
        ce => grp_fu_4276_ce,
        dout => grp_fu_4276_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U166 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4283_p0,
        din1 => reg_177,
        din2 => mul_ln10_76_reg_6855,
        ce => grp_fu_4283_ce,
        dout => grp_fu_4283_p3);

    mac_muladd_16s_14s_28s_28_4_1_U167 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4291_p0,
        din1 => reg_173,
        din2 => mul_ln11_76_reg_6860,
        ce => grp_fu_4291_ce,
        dout => grp_fu_4291_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U168 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4299_p0,
        din1 => reg_177,
        din2 => mul_ln10_78_reg_6940,
        ce => grp_fu_4299_ce,
        dout => grp_fu_4299_p3);

    mac_muladd_16s_14s_28s_28_4_1_U169 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4307_p0,
        din1 => reg_173,
        din2 => mul_ln11_78_reg_6945,
        ce => grp_fu_4307_ce,
        dout => grp_fu_4307_p3);

    regslice_both_in_stream_U : component fft32_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_U_apdone_blk);

    regslice_both_out_stream_U : component fft32_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TDATA_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage31_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage31_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_16_4_s_fu_101_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_cos_16_4_s_fu_101_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) 
    and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    grp_cos_16_4_s_fu_101_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_16_4_s_fu_101_ap_ready = ap_const_logic_1)) then 
                    grp_cos_16_4_s_fu_101_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_16_4_s_fu_122_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_sin_16_4_s_fu_122_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) 
    and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    grp_sin_16_4_s_fu_122_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_16_4_s_fu_122_ap_ready = ap_const_logic_1)) then 
                    grp_sin_16_4_s_fu_122_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                a_imag_16_reg_5207 <= a_imag_16_fu_1048_p2;
                a_real_16_reg_5201 <= a_real_16_fu_1042_p2;
                add_ln35_1_reg_5213 <= add_ln35_1_fu_1054_p2;
                add_ln37_1_reg_5228 <= add_ln37_1_fu_1084_p2;
                ar_4_reg_4327 <= ar_4_fu_201_p1;
                ci_13_reg_5245 <= grp_fu_3849_p3(27 downto 12);
                di_13_reg_5256 <= grp_fu_3856_p3(27 downto 12);
                mul_ln10_34_reg_5251 <= mul_ln10_34_fu_1107_p2;
                mul_ln10_52_reg_5268 <= mul_ln10_52_fu_1132_p2;
                mul_ln11_52_reg_5273 <= mul_ln11_52_fu_1137_p2;
                sext_ln10_11_reg_5239 <= sext_ln10_11_fu_1094_p1;
                sub_ln36_2_reg_5218 <= sub_ln36_2_fu_1066_p2;
                sub_ln37_1_reg_5223 <= sub_ln37_1_fu_1078_p2;
                trunc_ln10_s_reg_5262 <= grp_fu_3863_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                a_imag_18_reg_5769 <= a_imag_18_fu_1681_p2;
                a_real_18_reg_5763 <= a_real_18_fu_1677_p2;
                ai1_8_reg_5786 <= ai1_8_fu_1705_p2;
                ai_18_reg_5810 <= ai_18_fu_1743_p2;
                ar1_8_reg_5780 <= ar1_8_fu_1701_p2;
                ar_18_reg_5804 <= ar_18_fu_1737_p2;
                br_14_reg_5832 <= grp_fu_3998_p3(27 downto 12);
                ci1_8_reg_5798 <= ci1_8_fu_1721_p2;
                cr1_8_reg_5792 <= cr1_8_fu_1717_p2;
                cr_14_reg_5838 <= grp_fu_4004_p3(27 downto 12);
                cr_reg_4405 <= cr_fu_229_p1;
                mul_ln10_12_reg_5821 <= mul_ln10_12_fu_1752_p2;
                mul_ln10_60_reg_5860 <= mul_ln10_60_fu_1811_p2;
                mul_ln11_60_reg_5865 <= mul_ln11_60_fu_1816_p2;
                sext_ln10_14_reg_5816 <= sext_ln10_14_fu_1749_p1;
                sub_ln36_4_reg_5775 <= sub_ln36_4_fu_1685_p2;
                sub_ln47_reg_5844 <= sub_ln47_fu_1789_p2;
                sub_ln48_reg_5849 <= sub_ln48_fu_1794_p2;
                trunc_ln11_3_reg_5854 <= grp_fu_4011_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                a_imag_20_reg_6462 <= a_imag_20_fu_2657_p2;
                a_real_20_reg_6456 <= a_real_20_fu_2653_p2;
                add_ln45_9_reg_6547 <= add_ln45_9_fu_2788_p2;
                add_ln46_9_reg_6552 <= add_ln46_9_fu_2794_p2;
                ai0_10_reg_6479 <= ai0_10_fu_2673_p2;
                ai_27_reg_6503 <= ai_27_fu_2719_p2;
                ar0_10_reg_6473 <= ar0_10_fu_2669_p2;
                ar_27_reg_6497 <= ar_27_fu_2713_p2;
                br_15_reg_6531 <= grp_fu_4146_p3(27 downto 12);
                ci0_10_reg_6491 <= ci0_10_fu_2689_p2;
                cr0_10_reg_6485 <= cr0_10_fu_2685_p2;
                cr_7_reg_4471 <= cr_7_fu_257_p1;
                mul_ln10_18_reg_6509 <= mul_ln10_18_fu_2728_p2;
                mul_ln11_18_reg_6514 <= mul_ln11_18_fu_2733_p2;
                mul_ln11_68_reg_6567 <= mul_ln11_68_fu_2812_p2;
                sext_ln10_31_reg_6525 <= sext_ln10_31_fu_2742_p1;
                sub_ln36_6_reg_6468 <= sub_ln36_6_fu_2661_p2;
                sub_ln47_7_reg_6537 <= sub_ln47_7_fu_2762_p2;
                sub_ln47_9_reg_6557 <= sub_ln47_9_fu_2800_p2;
                sub_ln48_7_reg_6542 <= sub_ln48_7_fu_2766_p2;
                sub_ln48_9_reg_6562 <= sub_ln48_9_fu_2806_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then
                a_imag_22_reg_4591 <= a_imag_22_fu_347_p2;
                a_real_22_reg_4585 <= a_real_22_fu_341_p2;
                add_ln37_4_reg_4607 <= add_ln37_4_fu_383_p2;
                sext_ln10_21_reg_4612 <= sext_ln10_21_fu_389_p1;
                sext_ln10_32_reg_4626 <= sext_ln10_32_fu_393_p1;
                sext_ln10_34_reg_4632 <= sext_ln10_34_fu_397_p1;
                sext_ln10_37_reg_4638 <= sext_ln10_37_fu_401_p1;
                sext_ln10_38_reg_4648 <= sext_ln10_38_fu_405_p1;
                sext_ln10_41_reg_4654 <= sext_ln10_41_fu_409_p1;
                sub_ln35_4_reg_4597 <= sub_ln35_4_fu_359_p2;
                sub_ln36_9_reg_4602 <= sub_ln36_9_fu_371_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then
                a_imag_23_reg_5007 <= a_imag_23_fu_815_p2;
                a_real_23_reg_5001 <= a_real_23_fu_811_p2;
                add_ln35_12_reg_5046 <= add_ln35_12_fu_858_p2;
                add_ln37_12_reg_5056 <= add_ln37_12_fu_870_p2;
                bi_8_reg_5024 <= grp_fu_3792_p3(27 downto 12);
                br_8_reg_5018 <= grp_fu_3784_p3(27 downto 12);
                cr_8_reg_5030 <= grp_fu_3800_p3(27 downto 12);
                dr_3_reg_4995 <= dr_3_fu_807_p1;
                mul_ln10_48_reg_5083 <= mul_ln10_48_fu_892_p2;
                mul_ln11_31_reg_5066 <= mul_ln11_31_fu_877_p2;
                mul_ln11_48_reg_5088 <= mul_ln11_48_fu_897_p2;
                sext_ln10_17_reg_5036 <= sext_ln10_17_fu_854_p1;
                sext_ln10_43_reg_5061 <= sext_ln10_43_fu_874_p1;
                sext_ln10_44_reg_5071 <= sext_ln10_44_fu_882_p1;
                sext_ln10_46_reg_5077 <= sext_ln10_46_fu_886_p1;
                sext_ln10_65_reg_5093 <= sext_ln10_65_fu_902_p1;
                sub_ln36_11_reg_5013 <= sub_ln36_11_fu_823_p2;
                sub_ln37_12_reg_5051 <= sub_ln37_12_fu_866_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                a_imag_24_reg_5440 <= a_imag_24_fu_1314_p2;
                a_real_10_reg_5493 <= a_real_10_fu_1385_p2;
                a_real_24_reg_5434 <= a_real_24_fu_1310_p2;
                ai1_13_reg_5475 <= ai1_13_fu_1365_p2;
                ar1_13_reg_5469 <= ar1_13_fu_1361_p2;
                ar_1_reg_4357 <= ar_1_fu_213_p1;
                bi_9_reg_5457 <= grp_fu_3918_p3(27 downto 12);
                br_9_reg_5451 <= grp_fu_3911_p3(27 downto 12);
                ci1_13_reg_5487 <= ci1_13_fu_1381_p2;
                cr1_13_reg_5481 <= cr1_13_fu_1377_p2;
                cr_9_reg_5463 <= grp_fu_3925_p3(27 downto 12);
                mul_ln10_54_reg_5540 <= mul_ln10_54_fu_1431_p2;
                mul_ln11_37_reg_5513 <= mul_ln11_37_fu_1412_p2;
                mul_ln11_54_reg_5545 <= mul_ln11_54_fu_1436_p2;
                sext_ln10_49_reg_5508 <= sext_ln10_49_fu_1409_p1;
                sext_ln10_50_reg_5518 <= sext_ln10_50_fu_1417_p1;
                sext_ln10_52_reg_5524 <= sext_ln10_52_fu_1421_p1;
                sext_ln10_55_reg_5530 <= sext_ln10_55_fu_1424_p1;
                sext_ln10_71_reg_5550 <= sext_ln10_71_fu_1441_p1;
                sub_ln36_13_reg_5446 <= sub_ln36_13_fu_1322_p2;
                sub_ln36_26_reg_5498 <= sub_ln36_26_fu_1397_p2;
                sub_ln36_27_reg_5503 <= sub_ln36_27_fu_1403_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                a_imag_25_reg_6074 <= a_imag_25_fu_2127_p2;
                a_real_25_reg_6068 <= a_real_25_fu_2121_p2;
                add_ln37_7_reg_6090 <= add_ln37_7_fu_2163_p2;
                bi_10_reg_6095 <= grp_fu_4060_p3(27 downto 12);
                ci_10_reg_6107 <= grp_fu_4073_p3(27 downto 12);
                cr_10_reg_6101 <= grp_fu_4066_p3(27 downto 12);
                cr_6_reg_4429 <= cr_6_fu_241_p1;
                mul_ln10_64_reg_6146 <= mul_ln10_64_fu_2231_p2;
                mul_ln11_62_reg_6141 <= mul_ln11_62_fu_2224_p2;
                mul_ln11_64_reg_6151 <= mul_ln11_64_fu_2236_p2;
                sext_ln10_56_reg_6113 <= sext_ln10_56_fu_2196_p1;
                sext_ln10_58_reg_6119 <= sext_ln10_58_fu_2200_p1;
                sext_ln10_60_reg_6125 <= sext_ln10_60_fu_2204_p1;
                sub_ln35_7_reg_6080 <= sub_ln35_7_fu_2139_p2;
                sub_ln36_15_reg_6085 <= sub_ln36_15_fu_2151_p2;
                sub_ln47_3_reg_6131 <= sub_ln47_3_fu_2216_p2;
                sub_ln48_3_reg_6136 <= sub_ln48_3_fu_2220_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then
                a_imag_reg_4751 <= a_imag_fu_502_p2;
                a_real_reg_4745 <= a_real_fu_496_p2;
                add_ln35_reg_4757 <= add_ln35_fu_508_p2;
                add_ln37_reg_4772 <= add_ln37_fu_538_p2;
                dr_6_reg_4739 <= dr_6_fu_456_p1;
                mul_ln10_24_reg_4825 <= mul_ln10_24_fu_560_p2;
                mul_ln10_26_reg_4830 <= mul_ln10_26_fu_564_p2;
                mul_ln10_28_reg_4835 <= mul_ln10_28_fu_568_p2;
                sext_ln10_1_reg_4777 <= sext_ln10_1_fu_544_p1;
                sext_ln10_3_reg_4801 <= sext_ln10_3_fu_552_p1;
                sext_ln10_5_reg_4819 <= sext_ln10_5_fu_556_p1;
                sub_ln36_reg_4762 <= sub_ln36_fu_520_p2;
                sub_ln37_reg_4767 <= sub_ln37_fu_532_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                a_real_12_reg_5993 <= a_real_12_fu_1991_p2;
                ai1_14_reg_5975 <= ai1_14_fu_1971_p2;
                ar1_14_reg_5969 <= ar1_14_fu_1967_p2;
                br_10_reg_5953 <= grp_fu_4039_p3(27 downto 12);
                ci1_14_reg_5987 <= ci1_14_fu_1987_p2;
                cr1_14_reg_5981 <= cr1_14_fu_1983_p2;
                cr_2_reg_4417 <= cr_2_fu_237_p1;
                mul_ln10_16_reg_5959 <= mul_ln10_16_fu_1949_p2;
                mul_ln10_62_reg_6040 <= mul_ln10_62_fu_2056_p2;
                mul_ln11_16_reg_5964 <= mul_ln11_16_fu_1954_p2;
                sext_ln10_78_reg_6030 <= sext_ln10_78_fu_2049_p1;
                sext_ln10_83_reg_6045 <= sext_ln10_83_fu_2062_p1;
                sext_ln10_85_reg_6057 <= sext_ln10_85_fu_2070_p1;
                sub_ln36_28_reg_5998 <= sub_ln36_28_fu_2003_p2;
                sub_ln36_29_reg_6003 <= sub_ln36_29_fu_2009_p2;
                sub_ln47_2_reg_6008 <= sub_ln47_2_fu_2023_p2;
                sub_ln48_2_reg_6013 <= sub_ln48_2_fu_2027_p2;
                trunc_ln10_5_reg_6018 <= grp_fu_4046_p3(27 downto 12);
                trunc_ln11_5_reg_6024 <= grp_fu_4053_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then
                a_real_14_reg_6677 <= a_real_14_fu_2991_p2;
                add_ln35_15_reg_6682 <= add_ln35_15_fu_3003_p2;
                add_ln37_15_reg_6702 <= add_ln37_15_fu_3033_p2;
                bi_11_reg_6666 <= grp_fu_4194_p3(27 downto 12);
                br_11_reg_6660 <= grp_fu_4187_p3(27 downto 12);
                br_4_reg_4489 <= br_4_fu_265_p1;
                mul_ln10_70_reg_6713 <= mul_ln10_70_fu_3051_p2;
                mul_ln11_23_reg_6672 <= mul_ln11_23_fu_2955_p2;
                mul_ln11_70_reg_6718 <= mul_ln11_70_fu_3056_p2;
                sext_ln10_102_reg_6741 <= sext_ln10_102_fu_3073_p1;
                sext_ln10_103_reg_6747 <= sext_ln10_103_fu_3077_p1;
                sext_ln10_97_reg_6723 <= sext_ln10_97_fu_3061_p1;
                sext_ln10_99_reg_6735 <= sext_ln10_99_fu_3069_p1;
                sub_ln36_30_reg_6687 <= sub_ln36_30_fu_3015_p2;
                sub_ln36_31_reg_6692 <= sub_ln36_31_fu_3021_p2;
                sub_ln37_15_reg_6697 <= sub_ln37_15_fu_3027_p2;
                trunc_ln11_9_reg_6707 <= grp_fu_4201_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then
                a_real_8_reg_4968 <= a_real_8_fu_775_p2;
                add_ln37_5_reg_4924 <= add_ln37_5_fu_687_p2;
                ai0_5_reg_4896 <= ai0_5_fu_635_p2;
                ai1_12_reg_4950 <= ai1_12_fu_751_p2;
                ar0_5_reg_4890 <= ar0_5_fu_631_p2;
                ar1_12_reg_4944 <= ar1_12_fu_746_p2;
                ci0_5_reg_4908 <= ci0_5_fu_652_p2;
                ci1_12_reg_4962 <= ci1_12_fu_771_p2;
                cr0_5_reg_4902 <= cr0_5_fu_647_p2;
                cr1_12_reg_4956 <= cr1_12_fu_765_p2;
                mul_ln10_4_reg_4934 <= mul_ln10_4_fu_700_p2;
                mul_ln11_2_reg_4929 <= mul_ln11_2_fu_693_p2;
                mul_ln11_4_reg_4939 <= mul_ln11_4_fu_705_p2;
                sext_ln10_42_reg_4983 <= sext_ln10_42_fu_799_p1;
                sub_ln35_5_reg_4914 <= sub_ln35_5_fu_675_p2;
                sub_ln36_24_reg_4973 <= sub_ln36_24_fu_787_p2;
                sub_ln36_25_reg_4978 <= sub_ln36_25_fu_793_p2;
                sub_ln37_5_reg_4919 <= sub_ln37_5_fu_681_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                add_ln35_13_reg_5613 <= add_ln35_13_fu_1501_p2;
                add_ln37_13_reg_5623 <= add_ln37_13_fu_1513_p2;
                ai_5_reg_4387_pp0_iter1_reg <= ai_5_reg_4387;
                ar_3_reg_4381 <= ar_3_fu_221_p1;
                ar_3_reg_4381_pp0_iter1_reg <= ar_3_reg_4381;
                bi_14_reg_5633 <= grp_fu_3952_p3(27 downto 12);
                mul_ln10_36_reg_5628 <= mul_ln10_36_fu_1517_p2;
                mul_ln10_38_reg_5639 <= mul_ln10_38_fu_1530_p2;
                mul_ln11_56_reg_5656 <= mul_ln11_56_fu_1552_p2;
                sext_ln10_73_reg_5661 <= sext_ln10_73_fu_1556_p1;
                sext_ln10_75_reg_5673 <= sext_ln10_75_fu_1564_p1;
                sub_ln37_13_reg_5618 <= sub_ln37_13_fu_1509_p2;
                trunc_ln10_2_reg_5644 <= grp_fu_3960_p3(27 downto 12);
                trunc_ln11_2_reg_5650 <= grp_fu_3968_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                add_ln35_14_reg_6209 <= add_ln35_14_fu_2328_p2;
                add_ln37_14_reg_6219 <= add_ln37_14_fu_2340_p2;
                ai1_9_reg_6167 <= ai1_9_fu_2266_p2;
                ai_22_reg_6191 <= ai_22_fu_2304_p2;
                ar1_9_reg_6161 <= ar1_9_fu_2262_p2;
                ar_22_reg_6185 <= ar_22_fu_2298_p2;
                ci1_9_reg_6179 <= ci1_9_fu_2282_p2;
                cr1_9_reg_6173 <= cr1_9_fu_2278_p2;
                cr_1_reg_4441 <= cr_1_fu_245_p1;
                di_10_reg_6203 <= grp_fu_4087_p3(27 downto 12);
                dr_10_reg_6197 <= grp_fu_4080_p3(27 downto 12);
                mul_ln11_43_reg_6229 <= mul_ln11_43_fu_2347_p2;
                mul_ln11_45_reg_6239 <= mul_ln11_45_fu_2355_p2;
                mul_ln11_47_reg_6249 <= mul_ln11_47_fu_2363_p2;
                sext_ln10_59_reg_6234 <= sext_ln10_59_fu_2352_p1;
                sext_ln10_61_reg_6244 <= sext_ln10_61_fu_2360_p1;
                sub_ln37_14_reg_6214 <= sub_ln37_14_fu_2336_p2;
                sub_ln47_4_reg_6254 <= sub_ln47_4_fu_2378_p2;
                sub_ln48_4_reg_6259 <= sub_ln48_4_fu_2383_p2;
                trunc_ln10_6_reg_6264 <= grp_fu_4094_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                add_ln35_2_reg_5703 <= add_ln35_2_fu_1602_p2;
                add_ln37_2_reg_5713 <= add_ln37_2_fu_1620_p2;
                ai0_2_reg_5685 <= ai0_2_fu_1572_p2;
                ai_6_reg_4399_pp0_iter1_reg <= ai_6_reg_4399;
                ar0_2_reg_5679 <= ar0_2_fu_1568_p2;
                ar_7_reg_4393 <= ar_7_fu_225_p1;
                ar_7_reg_4393_pp0_iter1_reg <= ar_7_reg_4393;
                ci0_2_reg_5697 <= ci0_2_fu_1588_p2;
                ci_14_reg_5724 <= grp_fu_3976_p3(27 downto 12);
                cr0_2_reg_5691 <= cr0_2_fu_1584_p2;
                di_14_reg_5735 <= grp_fu_3983_p3(27 downto 12);
                mul_ln10_40_reg_5730 <= mul_ln10_40_fu_1639_p2;
                mul_ln10_58_reg_5747 <= mul_ln10_58_fu_1664_p2;
                mul_ln11_58_reg_5752 <= mul_ln11_58_fu_1669_p2;
                sext_ln10_16_reg_5718 <= sext_ln10_16_fu_1626_p1;
                sub_ln37_2_reg_5708 <= sub_ln37_2_fu_1614_p2;
                trunc_ln10_3_reg_5741 <= grp_fu_3991_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then
                add_ln35_3_reg_6377 <= add_ln35_3_fu_2548_p2;
                add_ln37_3_reg_6387 <= add_ln37_3_fu_2566_p2;
                ai0_3_reg_6359 <= ai0_3_fu_2518_p2;
                ar0_3_reg_6353 <= ar0_3_fu_2514_p2;
                bi_15_reg_6398 <= grp_fu_4125_p3(27 downto 12);
                ci0_3_reg_6371 <= ci0_3_fu_2534_p2;
                ci_15_reg_6409 <= grp_fu_4132_p3(27 downto 12);
                cr0_3_reg_6365 <= cr0_3_fu_2530_p2;
                cr_3_reg_4459 <= cr_3_fu_253_p1;
                di_15_reg_6420 <= grp_fu_4139_p3(27 downto 12);
                mul_ln10_44_reg_6404 <= mul_ln10_44_fu_2585_p2;
                mul_ln10_46_reg_6415 <= mul_ln10_46_fu_2598_p2;
                mul_ln10_68_reg_6446 <= mul_ln10_68_fu_2634_p2;
                sext_ln10_88_reg_6436 <= sext_ln10_88_fu_2627_p1;
                sub_ln37_3_reg_6382 <= sub_ln37_3_fu_2560_p2;
                sub_ln47_6_reg_6426 <= sub_ln47_6_fu_2619_p2;
                sub_ln48_6_reg_6431 <= sub_ln48_6_fu_2623_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln37_6_reg_5356 <= add_ln37_6_fu_1245_p2;
                ai0_6_reg_5328 <= ai0_6_fu_1197_p2;
                ar0_6_reg_5322 <= ar0_6_fu_1193_p2;
                ar_6_reg_4345 <= ar_6_fu_209_p1;
                ci0_6_reg_5340 <= ci0_6_fu_1213_p2;
                cr0_6_reg_5334 <= cr0_6_fu_1209_p2;
                dr_13_reg_5404 <= grp_fu_3891_p3(27 downto 12);
                mul_ln10_10_reg_5366 <= mul_ln10_10_fu_1258_p2;
                mul_ln11_10_reg_5371 <= mul_ln11_10_fu_1263_p2;
                mul_ln11_8_reg_5361 <= mul_ln11_8_fu_1251_p2;
                sext_ln10_23_reg_5376 <= sext_ln10_23_fu_1268_p1;
                sext_ln10_25_reg_5390 <= sext_ln10_25_fu_1272_p1;
                sext_ln10_48_reg_5410 <= sext_ln10_48_fu_1285_p1;
                sub_ln35_6_reg_5346 <= sub_ln35_6_fu_1233_p2;
                sub_ln37_6_reg_5351 <= sub_ln37_6_fu_1239_p2;
                trunc_ln10_1_reg_5416 <= grp_fu_3897_p3(27 downto 12);
                trunc_ln11_1_reg_5422 <= grp_fu_3904_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then
                add_ln45_14_reg_6983 <= add_ln45_14_fu_3471_p2;
                ai_31_reg_6961 <= ai_31_fu_3418_p2;
                ar_31_reg_6955 <= ar_31_fu_3414_p2;
                br_5_reg_4537 <= br_5_fu_281_p1;
                sub_ln47_13_reg_6967 <= sub_ln47_13_fu_3442_p2;
                sub_ln47_14_reg_6988 <= sub_ln47_14_fu_3476_p2;
                sub_ln48_13_reg_6972 <= sub_ln48_13_fu_3447_p2;
                trunc_ln11_13_reg_6977 <= grp_fu_4291_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then
                ai1_11_reg_6894 <= ai1_11_fu_3285_p2;
                ai_30_reg_6918 <= ai_30_fu_3323_p2;
                ar1_11_reg_6888 <= ar1_11_fu_3281_p2;
                ar_30_reg_6912 <= ar_30_fu_3317_p2;
                br_1_reg_4525 <= br_1_fu_277_p1;
                ci1_11_reg_6906 <= ci1_11_fu_3301_p2;
                cr1_11_reg_6900 <= cr1_11_fu_3297_p2;
                mul_ln10_78_reg_6940 <= mul_ln10_78_fu_3383_p2;
                mul_ln11_78_reg_6945 <= mul_ln11_78_fu_3388_p2;
                sub_ln47_12_reg_6924 <= sub_ln47_12_fu_3359_p2;
                sub_ln48_12_reg_6929 <= sub_ln48_12_fu_3365_p2;
                trunc_ln10_12_reg_6934 <= grp_fu_4268_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                ai_19_reg_5881 <= ai_19_fu_1846_p2;
                ar_19_reg_5875 <= ar_19_fu_1842_p2;
                cr_4_reg_4411 <= cr_4_fu_233_p1;
                dr_14_reg_5908 <= grp_fu_4017_p3(27 downto 12);
                mul_ln10_14_reg_5892 <= mul_ln10_14_fu_1857_p2;
                mul_ln11_12_reg_5887 <= mul_ln11_12_fu_1850_p2;
                mul_ln11_14_reg_5897 <= mul_ln11_14_fu_1862_p2;
                sext_ln10_80_reg_5936 <= sext_ln10_80_fu_1917_p1;
                sext_ln10_81_reg_5942 <= sext_ln10_81_fu_1920_p1;
                sub_ln47_1_reg_5914 <= sub_ln47_1_fu_1889_p2;
                sub_ln48_1_reg_5919 <= sub_ln48_1_fu_1894_p2;
                trunc_ln10_4_reg_5924 <= grp_fu_4023_p3(27 downto 12);
                trunc_ln11_4_reg_5930 <= grp_fu_4031_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ai_1_reg_4339 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ai_1_reg_4339_pp0_iter1_reg <= ai_1_reg_4339;
                ar_2_reg_4333 <= ar_2_fu_205_p1;
                ar_2_reg_4333_pp0_iter1_reg <= ar_2_reg_4333;
                br_13_reg_5304 <= grp_fu_3871_p3(27 downto 12);
                cr_13_reg_5310 <= grp_fu_3877_p3(27 downto 12);
                mul_ln10_6_reg_5278 <= mul_ln10_6_fu_1145_p2;
                mul_ln10_8_reg_5293 <= mul_ln10_8_fu_1158_p2;
                mul_ln11_6_reg_5283 <= mul_ln11_6_fu_1150_p2;
                sext_ln10_10_reg_5288 <= sext_ln10_10_fu_1155_p1;
                trunc_ln11_s_reg_5316 <= grp_fu_3884_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                ai_23_reg_6287 <= ai_23_fu_2426_p2;
                ar_23_reg_6281 <= ar_23_fu_2422_p2;
                cr_5_reg_4453 <= cr_5_fu_249_p1;
                mul_ln10_42_reg_6293 <= mul_ln10_42_fu_2430_p2;
                mul_ln10_66_reg_6326 <= mul_ln10_66_fu_2484_p2;
                mul_ln11_66_reg_6331 <= mul_ln11_66_fu_2489_p2;
                sext_ln10_90_reg_6336 <= sext_ln10_90_fu_2494_p1;
                sext_ln10_91_reg_6342 <= sext_ln10_91_fu_2497_p1;
                sub_ln47_5_reg_6298 <= sub_ln47_5_fu_2444_p2;
                sub_ln48_5_reg_6303 <= sub_ln48_5_fu_2449_p2;
                trunc_ln10_7_reg_6314 <= grp_fu_4109_p3(27 downto 12);
                trunc_ln11_6_reg_6308 <= grp_fu_4102_p3(27 downto 12);
                trunc_ln11_7_reg_6320 <= grp_fu_4117_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then
                ai_26_reg_6583 <= ai_26_fu_2841_p2;
                ar_26_reg_6577 <= ar_26_fu_2837_p2;
                br_reg_4483 <= br_fu_261_p1;
                cr_15_reg_6609 <= grp_fu_4167_p3(27 downto 12);
                dr_15_reg_6615 <= grp_fu_4173_p3(27 downto 12);
                mul_ln10_20_reg_6589 <= mul_ln10_20_fu_2848_p2;
                mul_ln10_22_reg_6604 <= mul_ln10_22_fu_2861_p2;
                mul_ln11_20_reg_6594 <= mul_ln11_20_fu_2853_p2;
                sext_ln10_93_reg_6637 <= sext_ln10_93_fu_2913_p1;
                sext_ln10_95_reg_6649 <= sext_ln10_95_fu_2920_p1;
                sub_ln47_8_reg_6621 <= sub_ln47_8_fu_2894_p2;
                sub_ln48_8_reg_6626 <= sub_ln48_8_fu_2899_p2;
                trunc_ln10_9_reg_6631 <= grp_fu_4179_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ai_2_reg_4351 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                ai_3_reg_4363 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                ai_4_reg_4375 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ai_5_reg_4387 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                ai_6_reg_4399 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ai_reg_4321 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                ar_5_reg_4369 <= ar_5_fu_217_p1;
                ci_9_reg_5556 <= grp_fu_3932_p3(27 downto 12);
                di_9_reg_5568 <= grp_fu_3945_p3(27 downto 12);
                dr_9_reg_5562 <= grp_fu_3938_p3(27 downto 12);
                mul_ln10_56_reg_5608 <= mul_ln10_56_fu_1496_p2;
                mul_ln11_39_reg_5579 <= mul_ln11_39_fu_1475_p2;
                mul_ln11_41_reg_5598 <= mul_ln11_41_fu_1487_p2;
                sext_ln10_53_reg_5584 <= sext_ln10_53_fu_1480_p1;
                sext_ln10_54_reg_5593 <= sext_ln10_54_fu_1484_p1;
                sext_ln10_70_reg_5603 <= sext_ln10_70_fu_1493_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ar_reg_4315 <= ar_fu_197_p1;
                bi_13_reg_5167 <= grp_fu_3828_p3(27 downto 12);
                mul_ln10_30_reg_5162 <= mul_ln10_30_fu_966_p2;
                mul_ln10_32_reg_5173 <= mul_ln10_32_fu_979_p2;
                mul_ln11_50_reg_5190 <= mul_ln11_50_fu_1001_p2;
                trunc_ln1_reg_5184 <= grp_fu_3842_p3(27 downto 12);
                trunc_ln_reg_5178 <= grp_fu_3835_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then
                bi_12_reg_4872 <= grp_fu_3739_p3(27 downto 12);
                ci_12_reg_4878 <= grp_fu_3747_p3(27 downto 12);
                di_12_reg_4884 <= grp_fu_3755_p3(27 downto 12);
                dr_1_reg_4840 <= dr_1_fu_572_p1;
                mul_ln10_2_reg_4861 <= mul_ln10_2_fu_592_p2;
                mul_ln10_reg_4846 <= mul_ln10_fu_579_p2;
                mul_ln11_reg_4851 <= mul_ln11_fu_584_p2;
                sext_ln10_4_reg_4856 <= sext_ln10_4_fu_589_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then
                bi_1_reg_4507 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then
                bi_2_reg_4519 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then
                bi_3_reg_4531 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then
                bi_4_reg_4543 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then
                bi_5_reg_4555 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then
                bi_6_reg_4567 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then
                bi_7_reg_4495 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then
                br_2_reg_4501 <= br_2_fu_269_p1;
                ci_11_reg_6764 <= grp_fu_4215_p3(27 downto 12);
                cr_11_reg_6758 <= grp_fu_4208_p3(27 downto 12);
                dr_11_reg_6770 <= grp_fu_4222_p3(27 downto 12);
                mul_ln10_72_reg_6786 <= mul_ln10_72_fu_3138_p2;
                mul_ln10_74_reg_6806 <= mul_ln10_74_fu_3155_p2;
                mul_ln11_72_reg_6791 <= mul_ln11_72_fu_3143_p2;
                sext_ln10_100_reg_6796 <= sext_ln10_100_fu_3148_p1;
                sext_ln10_105_reg_6811 <= sext_ln10_105_fu_3161_p1;
                sext_ln10_107_reg_6823 <= sext_ln10_107_fu_3168_p1;
                sub_ln47_10_reg_6776 <= sub_ln47_10_fu_3127_p2;
                sub_ln48_10_reg_6781 <= sub_ln48_10_fu_3131_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then
                br_3_reg_4549 <= br_3_fu_285_p1;
                sub_ln48_14_reg_6998 <= sub_ln48_14_fu_3498_p2;
                trunc_ln10_14_reg_7003 <= grp_fu_4299_p3(27 downto 12);
                trunc_ln11_14_reg_7009 <= grp_fu_4307_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then
                br_6_reg_4513 <= br_6_fu_273_p1;
                di_11_reg_6834 <= grp_fu_4229_p3(27 downto 12);
                mul_ln10_76_reg_6855 <= mul_ln10_76_fu_3239_p2;
                mul_ln11_74_reg_6850 <= mul_ln11_74_fu_3232_p2;
                mul_ln11_76_reg_6860 <= mul_ln11_76_fu_3244_p2;
                sext_ln10_109_reg_6865 <= sext_ln10_109_fu_3249_p1;
                sext_ln10_111_reg_6877 <= sext_ln10_111_fu_3256_p1;
                sub_ln47_11_reg_6840 <= sub_ln47_11_fu_3222_p2;
                sub_ln48_11_reg_6845 <= sub_ln48_11_fu_3227_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then
                br_7_reg_4561 <= br_7_fu_289_p1;
                sub_ln47_15_reg_7020 <= sub_ln47_15_fu_3540_p2;
                sub_ln48_15_reg_7025 <= sub_ln48_15_fu_3544_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                ci_1_reg_4423 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                ci_2_reg_4435 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                ci_3_reg_4447 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then
                ci_5_reg_4465 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                ci_6_reg_4477 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then
                ci_8_reg_5105 <= grp_fu_3808_p3(27 downto 12);
                di_8_reg_5117 <= grp_fu_3821_p3(27 downto 12);
                dr_7_reg_5099 <= dr_7_fu_906_p1;
                dr_8_reg_5111 <= grp_fu_3814_p3(27 downto 12);
                mul_ln10_50_reg_5157 <= mul_ln10_50_fu_960_p2;
                mul_ln11_33_reg_5137 <= mul_ln11_33_fu_944_p2;
                mul_ln11_35_reg_5147 <= mul_ln11_35_fu_952_p2;
                sext_ln10_15_reg_5123 <= sext_ln10_15_fu_937_p1;
                sext_ln10_47_reg_5142 <= sext_ln10_47_fu_949_p1;
                sext_ln10_64_reg_5152 <= sext_ln10_64_fu_957_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then
                di_reg_4579 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then
                dr_2_reg_4668 <= dr_2_fu_413_p1;
                mul_ln11_25_reg_4692 <= mul_ln11_25_fu_424_p2;
                mul_ln11_27_reg_4711 <= mul_ln11_27_fu_437_p2;
                mul_ln11_29_reg_4734 <= mul_ln11_29_fu_450_p2;
                sext_ln10_19_reg_4674 <= sext_ln10_19_fu_417_p1;
                sext_ln10_35_reg_4697 <= sext_ln10_35_fu_430_p1;
                sext_ln10_39_reg_4716 <= sext_ln10_39_fu_443_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then
                dr_reg_4573 <= dr_fu_293_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_153 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then
                reg_157 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then
                reg_161 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then
                reg_165 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)))) then
                reg_169 <= in_stream_TDATA_int_regslice(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then
                reg_173 <= grp_cos_16_4_s_fu_101_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then
                reg_177 <= grp_sin_16_4_s_fu_122_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)))) then
                reg_181 <= grp_cos_16_4_s_fu_101_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_185 <= grp_sin_16_4_s_fu_122_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then
                reg_189 <= grp_cos_16_4_s_fu_101_ap_return;
                reg_193 <= grp_sin_16_4_s_fu_122_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage31_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_reset_idle_pp0, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_block_pp0_stage25_subdone, ap_block_pp0_stage26_subdone, ap_block_pp0_stage27_subdone, ap_block_pp0_stage28_subdone, ap_block_pp0_stage29_subdone, ap_block_pp0_stage30_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when ap_ST_fsm_pp0_stage26 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage26_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                end if;
            when ap_ST_fsm_pp0_stage27 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage27_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                end if;
            when ap_ST_fsm_pp0_stage28 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage28_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                end if;
            when ap_ST_fsm_pp0_stage29 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage29_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                end if;
            when ap_ST_fsm_pp0_stage30 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage30_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                end if;
            when ap_ST_fsm_pp0_stage31 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage31_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    a_imag_10_fu_1391_p2 <= std_logic_vector(unsigned(ci0_13_fu_1373_p2) + unsigned(ai0_13_fu_1357_p2));
    a_imag_12_fu_1997_p2 <= std_logic_vector(unsigned(ci0_14_fu_1979_p2) + unsigned(ai0_14_fu_1963_p2));
    a_imag_14_fu_2997_p2 <= std_logic_vector(unsigned(ci0_15_fu_2979_p2) + unsigned(ai0_15_fu_2963_p2));
    a_imag_15_fu_1731_p2 <= std_logic_vector(unsigned(ci0_8_fu_1713_p2) + unsigned(ai0_8_fu_1697_p2));
    a_imag_16_fu_1048_p2 <= std_logic_vector(unsigned(ci0_1_fu_1028_p2) + unsigned(ai0_1_fu_1012_p2));
    a_imag_17_fu_2292_p2 <= std_logic_vector(unsigned(ci0_9_fu_2274_p2) + unsigned(ai0_9_fu_2258_p2));
    a_imag_18_fu_1681_p2 <= std_logic_vector(unsigned(ci0_2_reg_5697) + unsigned(ai0_2_reg_5685));
    a_imag_19_fu_2833_p2 <= std_logic_vector(unsigned(ci0_10_reg_6491) + unsigned(ai0_10_reg_6479));
    a_imag_20_fu_2657_p2 <= std_logic_vector(unsigned(ci0_3_reg_6371) + unsigned(ai0_3_reg_6359));
    a_imag_21_fu_3311_p2 <= std_logic_vector(unsigned(ci0_11_fu_3293_p2) + unsigned(ai0_11_fu_3277_p2));
    a_imag_22_fu_347_p2 <= std_logic_vector(unsigned(ci0_4_fu_324_p2) + unsigned(ai0_4_fu_305_p2));
    a_imag_23_fu_815_p2 <= std_logic_vector(unsigned(ci0_5_reg_4908) + unsigned(ai0_5_reg_4896));
    a_imag_24_fu_1314_p2 <= std_logic_vector(unsigned(ci0_6_reg_5340) + unsigned(ai0_6_reg_5328));
    a_imag_25_fu_2127_p2 <= std_logic_vector(unsigned(ci0_7_fu_2107_p2) + unsigned(ai0_7_fu_2091_p2));
    a_imag_8_fu_781_p2 <= std_logic_vector(unsigned(ci0_12_fu_761_p2) + unsigned(ai0_12_fu_742_p2));
    a_imag_fu_502_p2 <= std_logic_vector(unsigned(ci0_fu_482_p2) + unsigned(ai0_fu_464_p2));
    a_real_10_fu_1385_p2 <= std_logic_vector(unsigned(cr0_13_fu_1369_p2) + unsigned(ar0_13_fu_1353_p2));
    a_real_12_fu_1991_p2 <= std_logic_vector(unsigned(cr0_14_fu_1975_p2) + unsigned(ar0_14_fu_1959_p2));
    a_real_14_fu_2991_p2 <= std_logic_vector(unsigned(cr0_15_fu_2975_p2) + unsigned(ar0_15_fu_2959_p2));
    a_real_15_fu_1725_p2 <= std_logic_vector(unsigned(cr0_8_fu_1709_p2) + unsigned(ar0_8_fu_1693_p2));
    a_real_16_fu_1042_p2 <= std_logic_vector(unsigned(cr0_1_fu_1024_p2) + unsigned(ar0_1_fu_1008_p2));
    a_real_17_fu_2286_p2 <= std_logic_vector(unsigned(cr0_9_fu_2270_p2) + unsigned(ar0_9_fu_2254_p2));
    a_real_18_fu_1677_p2 <= std_logic_vector(unsigned(cr0_2_reg_5691) + unsigned(ar0_2_reg_5679));
    a_real_19_fu_2829_p2 <= std_logic_vector(unsigned(cr0_10_reg_6485) + unsigned(ar0_10_reg_6473));
    a_real_20_fu_2653_p2 <= std_logic_vector(unsigned(cr0_3_reg_6365) + unsigned(ar0_3_reg_6353));
    a_real_21_fu_3305_p2 <= std_logic_vector(unsigned(cr0_11_fu_3289_p2) + unsigned(ar0_11_fu_3273_p2));
    a_real_22_fu_341_p2 <= std_logic_vector(unsigned(cr0_4_fu_319_p2) + unsigned(ar0_4_fu_301_p2));
    a_real_23_fu_811_p2 <= std_logic_vector(unsigned(cr0_5_reg_4902) + unsigned(ar0_5_reg_4890));
    a_real_24_fu_1310_p2 <= std_logic_vector(unsigned(cr0_6_reg_5334) + unsigned(ar0_6_reg_5322));
    a_real_25_fu_2121_p2 <= std_logic_vector(unsigned(cr0_7_fu_2103_p2) + unsigned(ar0_7_fu_2087_p2));
    a_real_8_fu_775_p2 <= std_logic_vector(unsigned(cr0_12_fu_755_p2) + unsigned(ar0_12_fu_737_p2));
    a_real_fu_496_p2 <= std_logic_vector(unsigned(cr0_fu_478_p2) + unsigned(ar0_fu_460_p2));
    add_ln35_12_fu_858_p2 <= std_logic_vector(unsigned(ci1_12_reg_4962) + unsigned(ar1_12_reg_4944));
    add_ln35_13_fu_1501_p2 <= std_logic_vector(unsigned(ci1_13_reg_5487) + unsigned(ar1_13_reg_5469));
    add_ln35_14_fu_2328_p2 <= std_logic_vector(unsigned(ci1_14_reg_5987) + unsigned(ar1_14_reg_5969));
    add_ln35_15_fu_3003_p2 <= std_logic_vector(unsigned(ci1_15_fu_2987_p2) + unsigned(ar1_15_fu_2967_p2));
    add_ln35_1_fu_1054_p2 <= std_logic_vector(unsigned(ci1_1_fu_1037_p2) + unsigned(ar1_1_fu_1016_p2));
    add_ln35_2_fu_1602_p2 <= std_logic_vector(unsigned(ci1_2_fu_1597_p2) + unsigned(ar1_2_fu_1576_p2));
    add_ln35_3_fu_2548_p2 <= std_logic_vector(unsigned(ci1_3_fu_2543_p2) + unsigned(ar1_3_fu_2522_p2));
    add_ln35_4_fu_353_p2 <= std_logic_vector(unsigned(ci1_4_fu_335_p2) + unsigned(ar1_4_fu_310_p2));
    add_ln35_5_fu_669_p2 <= std_logic_vector(unsigned(ci1_5_fu_663_p2) + unsigned(ar1_5_fu_639_p2));
    add_ln35_6_fu_1227_p2 <= std_logic_vector(unsigned(ci1_6_fu_1222_p2) + unsigned(ar1_6_fu_1201_p2));
    add_ln35_7_fu_2133_p2 <= std_logic_vector(unsigned(ci1_7_fu_2116_p2) + unsigned(ar1_7_fu_2095_p2));
    add_ln35_fu_508_p2 <= std_logic_vector(unsigned(ci1_fu_491_p2) + unsigned(ar1_fu_469_p2));
    add_ln37_12_fu_870_p2 <= std_logic_vector(unsigned(cr1_12_reg_4956) + unsigned(ai1_12_reg_4950));
    add_ln37_13_fu_1513_p2 <= std_logic_vector(unsigned(cr1_13_reg_5481) + unsigned(ai1_13_reg_5475));
    add_ln37_14_fu_2340_p2 <= std_logic_vector(unsigned(cr1_14_reg_5981) + unsigned(ai1_14_reg_5975));
    add_ln37_15_fu_3033_p2 <= std_logic_vector(unsigned(cr1_15_fu_2983_p2) + unsigned(ai1_15_fu_2971_p2));
    add_ln37_1_fu_1084_p2 <= std_logic_vector(unsigned(cr1_1_fu_1033_p2) + unsigned(ai1_1_fu_1020_p2));
    add_ln37_2_fu_1620_p2 <= std_logic_vector(unsigned(cr1_2_fu_1593_p2) + unsigned(ai1_2_fu_1580_p2));
    add_ln37_3_fu_2566_p2 <= std_logic_vector(unsigned(cr1_3_fu_2539_p2) + unsigned(ai1_3_fu_2526_p2));
    add_ln37_4_fu_383_p2 <= std_logic_vector(unsigned(cr1_4_fu_330_p2) + unsigned(ai1_4_fu_314_p2));
    add_ln37_5_fu_687_p2 <= std_logic_vector(unsigned(cr1_5_fu_658_p2) + unsigned(ai1_5_fu_643_p2));
    add_ln37_6_fu_1245_p2 <= std_logic_vector(unsigned(cr1_6_fu_1218_p2) + unsigned(ai1_6_fu_1205_p2));
    add_ln37_7_fu_2163_p2 <= std_logic_vector(unsigned(cr1_7_fu_2112_p2) + unsigned(ai1_7_fu_2099_p2));
    add_ln37_fu_538_p2 <= std_logic_vector(unsigned(cr1_fu_487_p2) + unsigned(ai1_fu_473_p2));
    add_ln45_10_fu_3119_p2 <= std_logic_vector(unsigned(trunc_ln10_9_reg_6631) + unsigned(ar_26_reg_6577));
    add_ln45_11_fu_3212_p2 <= std_logic_vector(unsigned(trunc_ln10_10_fu_3194_p4) + unsigned(ar_27_reg_6497));
    add_ln45_12_fu_3347_p2 <= std_logic_vector(unsigned(trunc_ln10_11_fu_3329_p4) + unsigned(a_real_21_fu_3305_p2));
    add_ln45_13_fu_3431_p2 <= std_logic_vector(unsigned(trunc_ln10_12_reg_6934) + unsigned(ar_29_fu_3406_p2));
    add_ln45_14_fu_3471_p2 <= std_logic_vector(unsigned(trunc_ln10_13_fu_3453_p4) + unsigned(ar_30_reg_6912));
    add_ln45_15_fu_3532_p2 <= std_logic_vector(unsigned(trunc_ln10_14_reg_7003) + unsigned(ar_31_reg_6955));
    add_ln45_1_fu_1879_p2 <= std_logic_vector(unsigned(trunc_ln10_s_reg_5262) + unsigned(ar_17_fu_1834_p2));
    add_ln45_2_fu_2015_p2 <= std_logic_vector(unsigned(trunc_ln10_1_reg_5416) + unsigned(ar_18_reg_5804));
    add_ln45_3_fu_2208_p2 <= std_logic_vector(unsigned(trunc_ln10_2_reg_5644) + unsigned(ar_19_reg_5875));
    add_ln45_4_fu_2368_p2 <= std_logic_vector(unsigned(trunc_ln10_3_reg_5741) + unsigned(a_real_17_fu_2286_p2));
    add_ln45_5_fu_2434_p2 <= std_logic_vector(unsigned(trunc_ln10_4_reg_5924) + unsigned(ar_21_fu_2414_p2));
    add_ln45_6_fu_2611_p2 <= std_logic_vector(unsigned(trunc_ln10_5_reg_6018) + unsigned(ar_22_reg_6185));
    add_ln45_7_fu_2754_p2 <= std_logic_vector(unsigned(trunc_ln10_6_reg_6264) + unsigned(ar_23_reg_6281));
    add_ln45_8_fu_2884_p2 <= std_logic_vector(unsigned(trunc_ln10_7_reg_6314) + unsigned(a_real_19_fu_2829_p2));
    add_ln45_9_fu_2788_p2 <= std_logic_vector(unsigned(trunc_ln10_8_fu_2770_p4) + unsigned(ar_25_fu_2701_p2));
    add_ln45_fu_1779_p2 <= std_logic_vector(unsigned(trunc_ln_reg_5178) + unsigned(a_real_15_fu_1725_p2));
    add_ln46_10_fu_3123_p2 <= std_logic_vector(unsigned(trunc_ln11_9_reg_6707) + unsigned(ai_26_reg_6583));
    add_ln46_11_fu_3217_p2 <= std_logic_vector(unsigned(trunc_ln11_10_fu_3203_p4) + unsigned(ai_27_reg_6503));
    add_ln46_12_fu_3353_p2 <= std_logic_vector(unsigned(trunc_ln11_11_fu_3338_p4) + unsigned(a_imag_21_fu_3311_p2));
    add_ln46_13_fu_3436_p2 <= std_logic_vector(unsigned(trunc_ln11_12_fu_3422_p4) + unsigned(ai_29_fu_3410_p2));
    add_ln46_14_fu_3494_p2 <= std_logic_vector(unsigned(trunc_ln11_13_reg_6977) + unsigned(ai_30_reg_6918));
    add_ln46_15_fu_3536_p2 <= std_logic_vector(unsigned(trunc_ln11_14_reg_7009) + unsigned(ai_31_reg_6961));
    add_ln46_1_fu_1884_p2 <= std_logic_vector(unsigned(trunc_ln11_s_reg_5316) + unsigned(ai_17_fu_1838_p2));
    add_ln46_2_fu_2019_p2 <= std_logic_vector(unsigned(trunc_ln11_1_reg_5422) + unsigned(ai_18_reg_5810));
    add_ln46_3_fu_2212_p2 <= std_logic_vector(unsigned(trunc_ln11_2_reg_5650) + unsigned(ai_19_reg_5881));
    add_ln46_4_fu_2373_p2 <= std_logic_vector(unsigned(trunc_ln11_3_reg_5854) + unsigned(a_imag_17_fu_2292_p2));
    add_ln46_5_fu_2439_p2 <= std_logic_vector(unsigned(trunc_ln11_4_reg_5930) + unsigned(ai_21_fu_2418_p2));
    add_ln46_6_fu_2615_p2 <= std_logic_vector(unsigned(trunc_ln11_5_reg_6024) + unsigned(ai_22_reg_6191));
    add_ln46_7_fu_2758_p2 <= std_logic_vector(unsigned(trunc_ln11_6_reg_6308) + unsigned(ai_23_reg_6287));
    add_ln46_8_fu_2889_p2 <= std_logic_vector(unsigned(trunc_ln11_7_reg_6320) + unsigned(a_imag_19_fu_2833_p2));
    add_ln46_9_fu_2794_p2 <= std_logic_vector(unsigned(trunc_ln11_8_fu_2779_p4) + unsigned(ai_25_fu_2707_p2));
    add_ln46_fu_1784_p2 <= std_logic_vector(unsigned(trunc_ln1_reg_5184) + unsigned(a_imag_15_fu_1731_p2));
    ai0_10_fu_2673_p2 <= std_logic_vector(unsigned(bi_10_reg_6095) + unsigned(a_imag_18_reg_5769));
    ai0_11_fu_3277_p2 <= std_logic_vector(unsigned(bi_11_reg_6666) + unsigned(a_imag_20_reg_6462));
    ai0_12_fu_742_p2 <= std_logic_vector(unsigned(bi_12_reg_4872) + unsigned(a_imag_22_reg_4591));
    ai0_13_fu_1357_p2 <= std_logic_vector(unsigned(bi_13_reg_5167) + unsigned(a_imag_23_reg_5007));
    ai0_14_fu_1963_p2 <= std_logic_vector(unsigned(bi_14_reg_5633) + unsigned(a_imag_24_reg_5440));
    ai0_15_fu_2963_p2 <= std_logic_vector(unsigned(bi_15_reg_6398) + unsigned(a_imag_25_reg_6074));
    ai0_1_fu_1012_p2 <= std_logic_vector(unsigned(bi_3_reg_4531) + unsigned(ai_3_reg_4363));
    ai0_2_fu_1572_p2 <= std_logic_vector(unsigned(bi_1_reg_4507) + unsigned(ai_1_reg_4339_pp0_iter1_reg));
    ai0_3_fu_2518_p2 <= std_logic_vector(unsigned(bi_5_reg_4555) + unsigned(ai_5_reg_4387_pp0_iter1_reg));
    ai0_4_fu_305_p2 <= std_logic_vector(unsigned(bi_7_reg_4495) + unsigned(reg_153));
    ai0_5_fu_635_p2 <= std_logic_vector(unsigned(bi_4_reg_4543) + unsigned(ai_4_reg_4375));
    ai0_6_fu_1197_p2 <= std_logic_vector(unsigned(bi_2_reg_4519) + unsigned(ai_2_reg_4351));
    ai0_7_fu_2091_p2 <= std_logic_vector(unsigned(bi_6_reg_4567) + unsigned(ai_6_reg_4399_pp0_iter1_reg));
    ai0_8_fu_1697_p2 <= std_logic_vector(unsigned(bi_8_reg_5024) + unsigned(a_imag_reg_4751));
    ai0_9_fu_2258_p2 <= std_logic_vector(unsigned(bi_9_reg_5457) + unsigned(a_imag_16_reg_5207));
    ai0_fu_464_p2 <= std_logic_vector(unsigned(reg_169) + unsigned(ai_reg_4321));
    ai1_10_fu_2681_p2 <= std_logic_vector(unsigned(a_imag_18_reg_5769) - unsigned(bi_10_reg_6095));
    ai1_11_fu_3285_p2 <= std_logic_vector(unsigned(a_imag_20_reg_6462) - unsigned(bi_11_reg_6666));
    ai1_12_fu_751_p2 <= std_logic_vector(unsigned(a_imag_22_reg_4591) - unsigned(bi_12_reg_4872));
    ai1_13_fu_1365_p2 <= std_logic_vector(unsigned(a_imag_23_reg_5007) - unsigned(bi_13_reg_5167));
    ai1_14_fu_1971_p2 <= std_logic_vector(unsigned(a_imag_24_reg_5440) - unsigned(bi_14_reg_5633));
    ai1_15_fu_2971_p2 <= std_logic_vector(unsigned(a_imag_25_reg_6074) - unsigned(bi_15_reg_6398));
    ai1_1_fu_1020_p2 <= std_logic_vector(unsigned(ai_3_reg_4363) - unsigned(bi_3_reg_4531));
    ai1_2_fu_1580_p2 <= std_logic_vector(unsigned(ai_1_reg_4339_pp0_iter1_reg) - unsigned(bi_1_reg_4507));
    ai1_3_fu_2526_p2 <= std_logic_vector(unsigned(ai_5_reg_4387_pp0_iter1_reg) - unsigned(bi_5_reg_4555));
    ai1_4_fu_314_p2 <= std_logic_vector(unsigned(reg_153) - unsigned(bi_7_reg_4495));
    ai1_5_fu_643_p2 <= std_logic_vector(unsigned(ai_4_reg_4375) - unsigned(bi_4_reg_4543));
    ai1_6_fu_1205_p2 <= std_logic_vector(unsigned(ai_2_reg_4351) - unsigned(bi_2_reg_4519));
    ai1_7_fu_2099_p2 <= std_logic_vector(unsigned(ai_6_reg_4399_pp0_iter1_reg) - unsigned(bi_6_reg_4567));
    ai1_8_fu_1705_p2 <= std_logic_vector(unsigned(a_imag_reg_4751) - unsigned(bi_8_reg_5024));
    ai1_9_fu_2266_p2 <= std_logic_vector(unsigned(a_imag_16_reg_5207) - unsigned(bi_9_reg_5457));
    ai1_fu_473_p2 <= std_logic_vector(unsigned(ai_reg_4321) - unsigned(reg_169));
    ai_17_fu_1838_p2 <= std_logic_vector(unsigned(ai1_8_reg_5786) - unsigned(cr1_8_reg_5792));
    ai_18_fu_1743_p2 <= std_logic_vector(unsigned(ai0_8_fu_1697_p2) - unsigned(ci0_8_fu_1713_p2));
    ai_19_fu_1846_p2 <= std_logic_vector(unsigned(cr1_8_reg_5792) + unsigned(ai1_8_reg_5786));
    ai_21_fu_2418_p2 <= std_logic_vector(unsigned(ai1_9_reg_6167) - unsigned(cr1_9_reg_6173));
    ai_22_fu_2304_p2 <= std_logic_vector(unsigned(ai0_9_fu_2258_p2) - unsigned(ci0_9_fu_2274_p2));
    ai_23_fu_2426_p2 <= std_logic_vector(unsigned(cr1_9_reg_6173) + unsigned(ai1_9_reg_6167));
    ai_25_fu_2707_p2 <= std_logic_vector(unsigned(ai1_10_fu_2681_p2) - unsigned(cr1_10_fu_2693_p2));
    ai_26_fu_2841_p2 <= std_logic_vector(unsigned(ai0_10_reg_6479) - unsigned(ci0_10_reg_6491));
    ai_27_fu_2719_p2 <= std_logic_vector(unsigned(cr1_10_fu_2693_p2) + unsigned(ai1_10_fu_2681_p2));
    ai_29_fu_3410_p2 <= std_logic_vector(unsigned(ai1_11_reg_6894) - unsigned(cr1_11_reg_6900));
    ai_30_fu_3323_p2 <= std_logic_vector(unsigned(ai0_11_fu_3277_p2) - unsigned(ci0_11_fu_3293_p2));
    ai_31_fu_3418_p2 <= std_logic_vector(unsigned(cr1_11_reg_6900) + unsigned(ai1_11_reg_6894));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(26);
    ap_CS_fsm_pp0_stage27 <= ap_CS_fsm(27);
    ap_CS_fsm_pp0_stage28 <= ap_CS_fsm(28);
    ap_CS_fsm_pp0_stage29 <= ap_CS_fsm(29);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage30 <= ap_CS_fsm(30);
    ap_CS_fsm_pp0_stage31 <= ap_CS_fsm(31);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp77_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp77 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp78_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp78 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage10_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage10_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage10_11001_ignoreCallOp171_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage10_11001_ignoreCallOp171 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage10_11001_ignoreCallOp172_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage10_11001_ignoreCallOp172 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage10_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage11_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage11_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage11_11001_ignoreCallOp186_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage11_11001_ignoreCallOp186 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage11_11001_ignoreCallOp187_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage11_11001_ignoreCallOp187 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage11_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage12_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage12_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage12_11001_ignoreCallOp201_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage12_11001_ignoreCallOp201 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage12_11001_ignoreCallOp202_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage12_11001_ignoreCallOp202 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage12_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage13_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage13_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage13_11001_ignoreCallOp218_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage13_11001_ignoreCallOp218 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage13_11001_ignoreCallOp219_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage13_11001_ignoreCallOp219 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage13_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage14_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage14_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage14_11001_ignoreCallOp235_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage14_11001_ignoreCallOp235 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage14_11001_ignoreCallOp236_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage14_11001_ignoreCallOp236 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage14_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage15_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage15_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage15_11001_ignoreCallOp254_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage15_11001_ignoreCallOp254 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage15_11001_ignoreCallOp255_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage15_11001_ignoreCallOp255 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage15_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage16_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage16_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage16_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage16_11001_ignoreCallOp273_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage16_11001_ignoreCallOp273 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage16_11001_ignoreCallOp274_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage16_11001_ignoreCallOp274 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage16_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage16_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage17_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage17_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage17_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage17_11001_ignoreCallOp294_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage17_11001_ignoreCallOp294 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage17_11001_ignoreCallOp295_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage17_11001_ignoreCallOp295 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage17_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage17_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage18_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage18_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage18_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage18_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage18_11001_ignoreCallOp315_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage18_11001_ignoreCallOp315 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage18_11001_ignoreCallOp316_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage18_11001_ignoreCallOp316 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage18_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage18_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage19_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage19_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage19_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage19_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage19_11001_ignoreCallOp338_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage19_11001_ignoreCallOp338 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage19_11001_ignoreCallOp339_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage19_11001_ignoreCallOp339 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage19_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage19_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp82_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp82 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp83_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp83 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage20_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage20_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage20_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage20_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage20_11001_ignoreCallOp361_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage20_11001_ignoreCallOp361 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage20_11001_ignoreCallOp362_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage20_11001_ignoreCallOp362 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage20_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage20_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage21_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage21_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage21_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage21_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage21_11001_ignoreCallOp388_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage21_11001_ignoreCallOp388 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage21_11001_ignoreCallOp389_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage21_11001_ignoreCallOp389 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage21_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage21_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage22_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage22_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage22_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage22_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage22_11001_ignoreCallOp411_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage22_11001_ignoreCallOp411 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage22_11001_ignoreCallOp412_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage22_11001_ignoreCallOp412 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage22_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage22_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage23_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage23_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage23_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage23_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage23_11001_ignoreCallOp436_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage23_11001_ignoreCallOp436 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage23_11001_ignoreCallOp437_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage23_11001_ignoreCallOp437 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage23_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage23_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage24_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage24_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage24_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage24_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage24_11001_ignoreCallOp459_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage24_11001_ignoreCallOp459 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage24_11001_ignoreCallOp460_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage24_11001_ignoreCallOp460 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage24_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage24_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage25_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage25_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage25_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage25_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage25_11001_ignoreCallOp494_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage25_11001_ignoreCallOp494 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage25_11001_ignoreCallOp495_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage25_11001_ignoreCallOp495 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage25_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage25_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage26 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage26_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage26_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage26_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage26_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage26_11001_ignoreCallOp526_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage26_11001_ignoreCallOp526 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage26_11001_ignoreCallOp527_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage26_11001_ignoreCallOp527 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage26_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage26_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage27 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage27_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage27_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage27_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage27_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage27_11001_ignoreCallOp589_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage27_11001_ignoreCallOp589 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage27_11001_ignoreCallOp590_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage27_11001_ignoreCallOp590 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage27_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage27_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage28 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage28_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage28_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage28_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage28_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage28_11001_ignoreCallOp636_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage28_11001_ignoreCallOp636 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage28_11001_ignoreCallOp637_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage28_11001_ignoreCallOp637 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage28_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage28_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage29 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage29_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage29_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage29_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage29_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage29_11001_ignoreCallOp698_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage29_11001_ignoreCallOp698 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage29_11001_ignoreCallOp699_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage29_11001_ignoreCallOp699 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage29_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage29_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage2_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_11001_ignoreCallOp87_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage2_11001_ignoreCallOp87 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_11001_ignoreCallOp88_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage2_11001_ignoreCallOp88 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage30_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage30_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage30_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage30_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage30_11001_ignoreCallOp760_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage30_11001_ignoreCallOp760 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage30_11001_ignoreCallOp761_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage30_11001_ignoreCallOp761 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage30_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage30_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage31 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage31_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage31_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage31_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage31_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage31_11001_ignoreCallOp821_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage31_11001_ignoreCallOp821 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage31_11001_ignoreCallOp822_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage31_11001_ignoreCallOp822 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage31_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage31_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage3_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp94_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp94 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp95_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp95 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage4_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_11001_ignoreCallOp101_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage4_11001_ignoreCallOp101 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_11001_ignoreCallOp102_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage4_11001_ignoreCallOp102 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage5_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_11001_ignoreCallOp110_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage5_11001_ignoreCallOp110 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_11001_ignoreCallOp111_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage5_11001_ignoreCallOp111 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage6_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage6_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage6_11001_ignoreCallOp121_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage6_11001_ignoreCallOp121 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage6_11001_ignoreCallOp122_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage6_11001_ignoreCallOp122 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage6_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage7_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage7_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_11001_ignoreCallOp132_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage7_11001_ignoreCallOp132 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_11001_ignoreCallOp133_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage7_11001_ignoreCallOp133 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage7_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, regslice_both_out_stream_U_apdone_blk, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage8_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, regslice_both_out_stream_U_apdone_blk, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage8_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage8_11001_ignoreCallOp145_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, regslice_both_out_stream_U_apdone_blk, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage8_11001_ignoreCallOp145 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage8_11001_ignoreCallOp146_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, regslice_both_out_stream_U_apdone_blk, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage8_11001_ignoreCallOp146 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, regslice_both_out_stream_U_apdone_blk, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage8_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_U_apdone_blk = ap_const_logic_1))));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_01001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage9_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage9_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage9_11001_ignoreCallOp158_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage9_11001_ignoreCallOp158 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage9_11001_ignoreCallOp159_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage9_11001_ignoreCallOp159 <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage9_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0)) or ((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state10_pp0_stage9_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state10_pp0_stage9_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state10_pp0_stage9_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state10_pp0_stage9_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state10_pp0_stage9_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state10_pp0_stage9_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state11_pp0_stage10_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state11_pp0_stage10_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state11_pp0_stage10_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state11_pp0_stage10_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state11_pp0_stage10_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state11_pp0_stage10_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state12_pp0_stage11_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state12_pp0_stage11_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state12_pp0_stage11_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state12_pp0_stage11_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state12_pp0_stage11_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state12_pp0_stage11_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state13_pp0_stage12_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state13_pp0_stage12_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state13_pp0_stage12_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state13_pp0_stage12_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state13_pp0_stage12_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state13_pp0_stage12_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state14_pp0_stage13_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state14_pp0_stage13_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state14_pp0_stage13_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state14_pp0_stage13_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state14_pp0_stage13_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state14_pp0_stage13_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state15_pp0_stage14_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state15_pp0_stage14_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state15_pp0_stage14_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state15_pp0_stage14_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state15_pp0_stage14_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state15_pp0_stage14_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state16_pp0_stage15_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state16_pp0_stage15_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state16_pp0_stage15_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state16_pp0_stage15_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state16_pp0_stage15_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state16_pp0_stage15_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state17_pp0_stage16_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state17_pp0_stage16_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state17_pp0_stage16_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state17_pp0_stage16_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state17_pp0_stage16_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state17_pp0_stage16_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state18_pp0_stage17_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state18_pp0_stage17_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state18_pp0_stage17_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state18_pp0_stage17_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state18_pp0_stage17_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state18_pp0_stage17_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state19_pp0_stage18_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state19_pp0_stage18_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state19_pp0_stage18_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state19_pp0_stage18_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state19_pp0_stage18_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state19_pp0_stage18_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state20_pp0_stage19_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state20_pp0_stage19_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state20_pp0_stage19_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state20_pp0_stage19_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state20_pp0_stage19_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state20_pp0_stage19_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state21_pp0_stage20_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state21_pp0_stage20_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state21_pp0_stage20_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state21_pp0_stage20_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state21_pp0_stage20_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state21_pp0_stage20_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage21_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state22_pp0_stage21_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage21_iter0_ignore_call431_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state22_pp0_stage21_iter0_ignore_call431 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage21_iter0_ignore_call432_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state22_pp0_stage21_iter0_ignore_call432 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state23_pp0_stage22_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state23_pp0_stage22_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state23_pp0_stage22_iter0_ignore_call431_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state23_pp0_stage22_iter0_ignore_call431 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state23_pp0_stage22_iter0_ignore_call432_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state23_pp0_stage22_iter0_ignore_call432 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage23_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state24_pp0_stage23_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage23_iter0_ignore_call433_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state24_pp0_stage23_iter0_ignore_call433 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage23_iter0_ignore_call434_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state24_pp0_stage23_iter0_ignore_call434 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state25_pp0_stage24_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state25_pp0_stage24_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state25_pp0_stage24_iter0_ignore_call433_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state25_pp0_stage24_iter0_ignore_call433 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state25_pp0_stage24_iter0_ignore_call434_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state25_pp0_stage24_iter0_ignore_call434 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state26_pp0_stage25_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state26_pp0_stage25_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state26_pp0_stage25_iter0_ignore_call231_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state26_pp0_stage25_iter0_ignore_call231 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state26_pp0_stage25_iter0_ignore_call232_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state26_pp0_stage25_iter0_ignore_call232 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state27_pp0_stage26_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state27_pp0_stage26_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state27_pp0_stage26_iter0_ignore_call231_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state27_pp0_stage26_iter0_ignore_call231 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state27_pp0_stage26_iter0_ignore_call232_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state27_pp0_stage26_iter0_ignore_call232 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state28_pp0_stage27_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state28_pp0_stage27_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state28_pp0_stage27_iter0_ignore_call327_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state28_pp0_stage27_iter0_ignore_call327 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state28_pp0_stage27_iter0_ignore_call328_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state28_pp0_stage27_iter0_ignore_call328 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state29_pp0_stage28_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state29_pp0_stage28_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state29_pp0_stage28_iter0_ignore_call327_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state29_pp0_stage28_iter0_ignore_call327 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state29_pp0_stage28_iter0_ignore_call328_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state29_pp0_stage28_iter0_ignore_call328 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state2_pp0_stage1_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state2_pp0_stage1_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state2_pp0_stage1_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state2_pp0_stage1_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state2_pp0_stage1_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state30_pp0_stage29_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state30_pp0_stage29_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state30_pp0_stage29_iter0_ignore_call331_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state30_pp0_stage29_iter0_ignore_call331 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state30_pp0_stage29_iter0_ignore_call332_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state30_pp0_stage29_iter0_ignore_call332 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state31_pp0_stage30_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state31_pp0_stage30_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state31_pp0_stage30_iter0_ignore_call331_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state31_pp0_stage30_iter0_ignore_call331 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state31_pp0_stage30_iter0_ignore_call332_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state31_pp0_stage30_iter0_ignore_call332 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state32_pp0_stage31_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state32_pp0_stage31_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state32_pp0_stage31_iter0_ignore_call531_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state32_pp0_stage31_iter0_ignore_call531 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state32_pp0_stage31_iter0_ignore_call532_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state32_pp0_stage31_iter0_ignore_call532 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;

        ap_block_state33_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter1_ignore_call329 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter1_ignore_call330 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage1_iter1_ignore_call329 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage1_iter1_ignore_call330 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage2_iter1_ignore_call329 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage2_iter1_ignore_call330 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage3_iter1_ignore_call329 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage3_iter1_ignore_call330 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage4_iter1_ignore_call329 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage4_iter1_ignore_call330 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage5_iter1_ignore_call329 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage5_iter1_ignore_call330 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage6_iter1_ignore_call329 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage6_iter1_ignore_call330 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage2_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state3_pp0_stage2_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage2_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state3_pp0_stage2_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage2_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state3_pp0_stage2_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;

        ap_block_state40_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage7_iter1_ignore_call329 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage7_iter1_ignore_call330 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state41_pp0_stage8_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state41_pp0_stage8_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state41_pp0_stage8_iter1_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state41_pp0_stage8_iter1_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state41_pp0_stage8_iter1_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state41_pp0_stage8_iter1_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state42_pp0_stage9_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state42_pp0_stage9_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state42_pp0_stage9_iter1_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state42_pp0_stage9_iter1_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state42_pp0_stage9_iter1_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state42_pp0_stage9_iter1_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state43_pp0_stage10_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state43_pp0_stage10_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state43_pp0_stage10_iter1_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state43_pp0_stage10_iter1_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state43_pp0_stage10_iter1_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state43_pp0_stage10_iter1_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state44_pp0_stage11_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state44_pp0_stage11_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state44_pp0_stage11_iter1_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state44_pp0_stage11_iter1_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state44_pp0_stage11_iter1_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state44_pp0_stage11_iter1_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state45_pp0_stage12_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state45_pp0_stage12_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state45_pp0_stage12_iter1_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state45_pp0_stage12_iter1_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state45_pp0_stage12_iter1_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state45_pp0_stage12_iter1_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state46_pp0_stage13_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state46_pp0_stage13_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state46_pp0_stage13_iter1_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state46_pp0_stage13_iter1_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state46_pp0_stage13_iter1_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state46_pp0_stage13_iter1_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state47_pp0_stage14_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state47_pp0_stage14_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state47_pp0_stage14_iter1_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state47_pp0_stage14_iter1_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state47_pp0_stage14_iter1_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state47_pp0_stage14_iter1_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state48_pp0_stage15_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state48_pp0_stage15_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state48_pp0_stage15_iter1_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state48_pp0_stage15_iter1_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state48_pp0_stage15_iter1_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state48_pp0_stage15_iter1_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state49_pp0_stage16_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state49_pp0_stage16_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state49_pp0_stage16_iter1_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state49_pp0_stage16_iter1_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state49_pp0_stage16_iter1_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state49_pp0_stage16_iter1_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state4_pp0_stage3_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state4_pp0_stage3_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state4_pp0_stage3_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state4_pp0_stage3_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state4_pp0_stage3_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state50_pp0_stage17_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state50_pp0_stage17_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state50_pp0_stage17_iter1_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state50_pp0_stage17_iter1_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state50_pp0_stage17_iter1_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state50_pp0_stage17_iter1_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state51_pp0_stage18_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state51_pp0_stage18_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state51_pp0_stage18_iter1_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state51_pp0_stage18_iter1_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state51_pp0_stage18_iter1_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state51_pp0_stage18_iter1_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state52_pp0_stage19_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state52_pp0_stage19_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state52_pp0_stage19_iter1_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state52_pp0_stage19_iter1_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state52_pp0_stage19_iter1_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state52_pp0_stage19_iter1_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state53_pp0_stage20_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state53_pp0_stage20_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state53_pp0_stage20_iter1_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state53_pp0_stage20_iter1_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state53_pp0_stage20_iter1_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state53_pp0_stage20_iter1_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state54_pp0_stage21_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state54_pp0_stage21_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state54_pp0_stage21_iter1_ignore_call431_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state54_pp0_stage21_iter1_ignore_call431 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state54_pp0_stage21_iter1_ignore_call432_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state54_pp0_stage21_iter1_ignore_call432 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state55_pp0_stage22_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state55_pp0_stage22_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state55_pp0_stage22_iter1_ignore_call431_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state55_pp0_stage22_iter1_ignore_call431 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state55_pp0_stage22_iter1_ignore_call432_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state55_pp0_stage22_iter1_ignore_call432 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state56_pp0_stage23_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state56_pp0_stage23_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state56_pp0_stage23_iter1_ignore_call433_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state56_pp0_stage23_iter1_ignore_call433 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state56_pp0_stage23_iter1_ignore_call434_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state56_pp0_stage23_iter1_ignore_call434 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state57_pp0_stage24_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state57_pp0_stage24_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state57_pp0_stage24_iter1_ignore_call433_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state57_pp0_stage24_iter1_ignore_call433 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state57_pp0_stage24_iter1_ignore_call434_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state57_pp0_stage24_iter1_ignore_call434 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state58_pp0_stage25_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state58_pp0_stage25_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state58_pp0_stage25_iter1_ignore_call231_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state58_pp0_stage25_iter1_ignore_call231 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state58_pp0_stage25_iter1_ignore_call232_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state58_pp0_stage25_iter1_ignore_call232 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state59_pp0_stage26_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state59_pp0_stage26_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state59_pp0_stage26_iter1_ignore_call231_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state59_pp0_stage26_iter1_ignore_call231 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state59_pp0_stage26_iter1_ignore_call232_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state59_pp0_stage26_iter1_ignore_call232 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state5_pp0_stage4_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state5_pp0_stage4_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state5_pp0_stage4_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state5_pp0_stage4_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state5_pp0_stage4_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state60_pp0_stage27_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state60_pp0_stage27_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state60_pp0_stage27_iter1_ignore_call327_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state60_pp0_stage27_iter1_ignore_call327 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state60_pp0_stage27_iter1_ignore_call328_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state60_pp0_stage27_iter1_ignore_call328 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state61_pp0_stage28_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state61_pp0_stage28_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state61_pp0_stage28_iter1_ignore_call327_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state61_pp0_stage28_iter1_ignore_call327 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state61_pp0_stage28_iter1_ignore_call328_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state61_pp0_stage28_iter1_ignore_call328 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state62_pp0_stage29_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state62_pp0_stage29_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state62_pp0_stage29_iter1_ignore_call331_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state62_pp0_stage29_iter1_ignore_call331 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state62_pp0_stage29_iter1_ignore_call332_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state62_pp0_stage29_iter1_ignore_call332 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state63_pp0_stage30_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state63_pp0_stage30_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state63_pp0_stage30_iter1_ignore_call331_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state63_pp0_stage30_iter1_ignore_call331 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state63_pp0_stage30_iter1_ignore_call332_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state63_pp0_stage30_iter1_ignore_call332 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state64_pp0_stage31_iter1_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state64_pp0_stage31_iter1 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state64_pp0_stage31_iter1_ignore_call531_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state64_pp0_stage31_iter1_ignore_call531 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state64_pp0_stage31_iter1_ignore_call532_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state64_pp0_stage31_iter1_ignore_call532 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state65_pp0_stage0_iter2_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state65_pp0_stage0_iter2 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state65_pp0_stage0_iter2_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state65_pp0_stage0_iter2_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state65_pp0_stage0_iter2_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state65_pp0_stage0_iter2_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state66_pp0_stage1_iter2_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state66_pp0_stage1_iter2 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state66_pp0_stage1_iter2_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state66_pp0_stage1_iter2_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state66_pp0_stage1_iter2_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state66_pp0_stage1_iter2_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state67_pp0_stage2_iter2_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state67_pp0_stage2_iter2 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state67_pp0_stage2_iter2_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state67_pp0_stage2_iter2_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state67_pp0_stage2_iter2_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state67_pp0_stage2_iter2_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state68_pp0_stage3_iter2_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state68_pp0_stage3_iter2 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state68_pp0_stage3_iter2_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state68_pp0_stage3_iter2_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state68_pp0_stage3_iter2_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state68_pp0_stage3_iter2_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state69_pp0_stage4_iter2_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state69_pp0_stage4_iter2 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state69_pp0_stage4_iter2_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state69_pp0_stage4_iter2_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state69_pp0_stage4_iter2_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state69_pp0_stage4_iter2_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state6_pp0_stage5_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state6_pp0_stage5_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state6_pp0_stage5_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state6_pp0_stage5_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state6_pp0_stage5_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state70_pp0_stage5_iter2_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state70_pp0_stage5_iter2 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state70_pp0_stage5_iter2_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state70_pp0_stage5_iter2_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state70_pp0_stage5_iter2_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state70_pp0_stage5_iter2_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state71_pp0_stage6_iter2_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state71_pp0_stage6_iter2 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state71_pp0_stage6_iter2_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state71_pp0_stage6_iter2_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state71_pp0_stage6_iter2_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state71_pp0_stage6_iter2_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state72_pp0_stage7_iter2_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state72_pp0_stage7_iter2 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state72_pp0_stage7_iter2_ignore_call329_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state72_pp0_stage7_iter2_ignore_call329 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state72_pp0_stage7_iter2_ignore_call330_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state72_pp0_stage7_iter2_ignore_call330 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state73_pp0_stage8_iter2_assign_proc : process(regslice_both_out_stream_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
                ap_block_state73_pp0_stage8_iter2 <= ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state73_pp0_stage8_iter2_ignore_call329_assign_proc : process(regslice_both_out_stream_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
                ap_block_state73_pp0_stage8_iter2_ignore_call329 <= ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state73_pp0_stage8_iter2_ignore_call330_assign_proc : process(regslice_both_out_stream_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
                ap_block_state73_pp0_stage8_iter2_ignore_call330 <= ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state7_pp0_stage6_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state7_pp0_stage6_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state7_pp0_stage6_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state7_pp0_stage6_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state7_pp0_stage6_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state7_pp0_stage6_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state8_pp0_stage7_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state8_pp0_stage7_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state8_pp0_stage7_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state8_pp0_stage7_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state8_pp0_stage7_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state8_pp0_stage7_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage8_iter0_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state9_pp0_stage8_iter0 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage8_iter0_ignore_call329_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state9_pp0_stage8_iter0_ignore_call329 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage8_iter0_ignore_call330_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
                ap_block_state9_pp0_stage8_iter0_ignore_call330 <= (in_stream_TVALID_int_regslice = ap_const_logic_0);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ar0_10_fu_2669_p2 <= std_logic_vector(unsigned(br_10_reg_5953) + unsigned(a_real_18_reg_5763));
    ar0_11_fu_3273_p2 <= std_logic_vector(unsigned(br_11_reg_6660) + unsigned(a_real_20_reg_6456));
    ar0_12_fu_737_p2 <= std_logic_vector(unsigned(br_12_fu_710_p4) + unsigned(a_real_22_reg_4585));
    ar0_13_fu_1353_p2 <= std_logic_vector(unsigned(br_13_reg_5304) + unsigned(a_real_23_reg_5001));
    ar0_14_fu_1959_p2 <= std_logic_vector(unsigned(br_14_reg_5832) + unsigned(a_real_24_reg_5434));
    ar0_15_fu_2959_p2 <= std_logic_vector(unsigned(br_15_reg_6531) + unsigned(a_real_25_reg_6068));
    ar0_1_fu_1008_p2 <= std_logic_vector(unsigned(br_1_reg_4525) + unsigned(ar_1_reg_4357));
    ar0_2_fu_1568_p2 <= std_logic_vector(unsigned(br_2_reg_4501) + unsigned(ar_2_reg_4333_pp0_iter1_reg));
    ar0_3_fu_2514_p2 <= std_logic_vector(unsigned(br_3_reg_4549) + unsigned(ar_3_reg_4381_pp0_iter1_reg));
    ar0_4_fu_301_p2 <= std_logic_vector(unsigned(br_4_reg_4489) + unsigned(ar_4_reg_4327));
    ar0_5_fu_631_p2 <= std_logic_vector(unsigned(br_5_reg_4537) + unsigned(ar_5_reg_4369));
    ar0_6_fu_1193_p2 <= std_logic_vector(unsigned(br_6_reg_4513) + unsigned(ar_6_reg_4345));
    ar0_7_fu_2087_p2 <= std_logic_vector(unsigned(br_7_reg_4561) + unsigned(ar_7_reg_4393_pp0_iter1_reg));
    ar0_8_fu_1693_p2 <= std_logic_vector(unsigned(br_8_reg_5018) + unsigned(a_real_reg_4745));
    ar0_9_fu_2254_p2 <= std_logic_vector(unsigned(br_9_reg_5451) + unsigned(a_real_16_reg_5201));
    ar0_fu_460_p2 <= std_logic_vector(unsigned(br_reg_4483) + unsigned(ar_reg_4315));
    ar1_10_fu_2677_p2 <= std_logic_vector(unsigned(a_real_18_reg_5763) - unsigned(br_10_reg_5953));
    ar1_11_fu_3281_p2 <= std_logic_vector(unsigned(a_real_20_reg_6456) - unsigned(br_11_reg_6660));
    ar1_12_fu_746_p2 <= std_logic_vector(unsigned(a_real_22_reg_4585) - unsigned(br_12_fu_710_p4));
    ar1_13_fu_1361_p2 <= std_logic_vector(unsigned(a_real_23_reg_5001) - unsigned(br_13_reg_5304));
    ar1_14_fu_1967_p2 <= std_logic_vector(unsigned(a_real_24_reg_5434) - unsigned(br_14_reg_5832));
    ar1_15_fu_2967_p2 <= std_logic_vector(unsigned(a_real_25_reg_6068) - unsigned(br_15_reg_6531));
    ar1_1_fu_1016_p2 <= std_logic_vector(unsigned(ar_1_reg_4357) - unsigned(br_1_reg_4525));
    ar1_2_fu_1576_p2 <= std_logic_vector(unsigned(ar_2_reg_4333_pp0_iter1_reg) - unsigned(br_2_reg_4501));
    ar1_3_fu_2522_p2 <= std_logic_vector(unsigned(ar_3_reg_4381_pp0_iter1_reg) - unsigned(br_3_reg_4549));
    ar1_4_fu_310_p2 <= std_logic_vector(unsigned(ar_4_reg_4327) - unsigned(br_4_reg_4489));
    ar1_5_fu_639_p2 <= std_logic_vector(unsigned(ar_5_reg_4369) - unsigned(br_5_reg_4537));
    ar1_6_fu_1201_p2 <= std_logic_vector(unsigned(ar_6_reg_4345) - unsigned(br_6_reg_4513));
    ar1_7_fu_2095_p2 <= std_logic_vector(unsigned(ar_7_reg_4393_pp0_iter1_reg) - unsigned(br_7_reg_4561));
    ar1_8_fu_1701_p2 <= std_logic_vector(unsigned(a_real_reg_4745) - unsigned(br_8_reg_5018));
    ar1_9_fu_2262_p2 <= std_logic_vector(unsigned(a_real_16_reg_5201) - unsigned(br_9_reg_5451));
    ar1_fu_469_p2 <= std_logic_vector(unsigned(ar_reg_4315) - unsigned(br_reg_4483));
    ar_17_fu_1834_p2 <= std_logic_vector(unsigned(ci1_8_reg_5798) + unsigned(ar1_8_reg_5780));
    ar_18_fu_1737_p2 <= std_logic_vector(unsigned(ar0_8_fu_1693_p2) - unsigned(cr0_8_fu_1709_p2));
    ar_19_fu_1842_p2 <= std_logic_vector(unsigned(ar1_8_reg_5780) - unsigned(ci1_8_reg_5798));
    ar_1_fu_213_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    ar_21_fu_2414_p2 <= std_logic_vector(unsigned(ci1_9_reg_6179) + unsigned(ar1_9_reg_6161));
    ar_22_fu_2298_p2 <= std_logic_vector(unsigned(ar0_9_fu_2254_p2) - unsigned(cr0_9_fu_2270_p2));
    ar_23_fu_2422_p2 <= std_logic_vector(unsigned(ar1_9_reg_6161) - unsigned(ci1_9_reg_6179));
    ar_25_fu_2701_p2 <= std_logic_vector(unsigned(ci1_10_fu_2697_p2) + unsigned(ar1_10_fu_2677_p2));
    ar_26_fu_2837_p2 <= std_logic_vector(unsigned(ar0_10_reg_6473) - unsigned(cr0_10_reg_6485));
    ar_27_fu_2713_p2 <= std_logic_vector(unsigned(ar1_10_fu_2677_p2) - unsigned(ci1_10_fu_2697_p2));
    ar_29_fu_3406_p2 <= std_logic_vector(unsigned(ci1_11_reg_6906) + unsigned(ar1_11_reg_6888));
    ar_2_fu_205_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    ar_30_fu_3317_p2 <= std_logic_vector(unsigned(ar0_11_fu_3273_p2) - unsigned(cr0_11_fu_3289_p2));
    ar_31_fu_3414_p2 <= std_logic_vector(unsigned(ar1_11_reg_6888) - unsigned(ci1_11_reg_6906));
    ar_3_fu_221_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    ar_4_fu_201_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    ar_5_fu_217_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    ar_6_fu_209_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    ar_7_fu_225_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    ar_fu_197_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    br_12_fu_710_p4 <= grp_fu_3763_p3(27 downto 12);
    br_1_fu_277_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    br_2_fu_269_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    br_3_fu_285_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    br_4_fu_265_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    br_5_fu_281_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    br_6_fu_273_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    br_7_fu_289_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    br_fu_261_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    ci0_10_fu_2689_p2 <= std_logic_vector(unsigned(di_10_reg_6203) + unsigned(ci_10_reg_6107));
    ci0_11_fu_3293_p2 <= std_logic_vector(unsigned(di_11_reg_6834) + unsigned(ci_11_reg_6764));
    ci0_12_fu_761_p2 <= std_logic_vector(unsigned(di_12_reg_4884) + unsigned(ci_12_reg_4878));
    ci0_13_fu_1373_p2 <= std_logic_vector(unsigned(di_13_reg_5256) + unsigned(ci_13_reg_5245));
    ci0_14_fu_1979_p2 <= std_logic_vector(unsigned(di_14_reg_5735) + unsigned(ci_14_reg_5724));
    ci0_15_fu_2979_p2 <= std_logic_vector(unsigned(di_15_reg_6420) + unsigned(ci_15_reg_6409));
    ci0_1_fu_1028_p2 <= std_logic_vector(unsigned(reg_153) + unsigned(ci_3_reg_4447));
    ci0_2_fu_1588_p2 <= std_logic_vector(unsigned(reg_161) + unsigned(ci_1_reg_4423));
    ci0_3_fu_2534_p2 <= std_logic_vector(unsigned(reg_169) + unsigned(ci_5_reg_4465));
    ci0_4_fu_324_p2 <= std_logic_vector(unsigned(grp_fu_143_p4) + unsigned(reg_161));
    ci0_5_fu_652_p2 <= std_logic_vector(unsigned(grp_fu_143_p4) + unsigned(reg_165));
    ci0_6_fu_1213_p2 <= std_logic_vector(unsigned(reg_157) + unsigned(ci_2_reg_4435));
    ci0_7_fu_2107_p2 <= std_logic_vector(unsigned(reg_165) + unsigned(ci_6_reg_4477));
    ci0_8_fu_1713_p2 <= std_logic_vector(unsigned(di_8_reg_5117) + unsigned(ci_8_reg_5105));
    ci0_9_fu_2274_p2 <= std_logic_vector(unsigned(di_9_reg_5568) + unsigned(ci_9_reg_5556));
    ci0_fu_482_p2 <= std_logic_vector(unsigned(di_reg_4579) + unsigned(reg_157));
    ci1_10_fu_2697_p2 <= std_logic_vector(unsigned(ci_10_reg_6107) - unsigned(di_10_reg_6203));
    ci1_11_fu_3301_p2 <= std_logic_vector(unsigned(ci_11_reg_6764) - unsigned(di_11_reg_6834));
    ci1_12_fu_771_p2 <= std_logic_vector(unsigned(ci_12_reg_4878) - unsigned(di_12_reg_4884));
    ci1_13_fu_1381_p2 <= std_logic_vector(unsigned(ci_13_reg_5245) - unsigned(di_13_reg_5256));
    ci1_14_fu_1987_p2 <= std_logic_vector(unsigned(ci_14_reg_5724) - unsigned(di_14_reg_5735));
    ci1_15_fu_2987_p2 <= std_logic_vector(unsigned(ci_15_reg_6409) - unsigned(di_15_reg_6420));
    ci1_1_fu_1037_p2 <= std_logic_vector(unsigned(ci_3_reg_4447) - unsigned(reg_153));
    ci1_2_fu_1597_p2 <= std_logic_vector(unsigned(ci_1_reg_4423) - unsigned(reg_161));
    ci1_3_fu_2543_p2 <= std_logic_vector(unsigned(ci_5_reg_4465) - unsigned(reg_169));
    ci1_4_fu_335_p2 <= std_logic_vector(unsigned(reg_161) - unsigned(grp_fu_143_p4));
    ci1_5_fu_663_p2 <= std_logic_vector(unsigned(reg_165) - unsigned(grp_fu_143_p4));
    ci1_6_fu_1222_p2 <= std_logic_vector(unsigned(ci_2_reg_4435) - unsigned(reg_157));
    ci1_7_fu_2116_p2 <= std_logic_vector(unsigned(ci_6_reg_4477) - unsigned(reg_165));
    ci1_8_fu_1721_p2 <= std_logic_vector(unsigned(ci_8_reg_5105) - unsigned(di_8_reg_5117));
    ci1_9_fu_2282_p2 <= std_logic_vector(unsigned(ci_9_reg_5556) - unsigned(di_9_reg_5568));
    ci1_fu_491_p2 <= std_logic_vector(unsigned(reg_157) - unsigned(di_reg_4579));
    cr0_10_fu_2685_p2 <= std_logic_vector(unsigned(dr_10_reg_6197) + unsigned(cr_10_reg_6101));
    cr0_11_fu_3289_p2 <= std_logic_vector(unsigned(dr_11_reg_6770) + unsigned(cr_11_reg_6758));
    cr0_12_fu_755_p2 <= std_logic_vector(unsigned(dr_12_fu_728_p4) + unsigned(cr_12_fu_719_p4));
    cr0_13_fu_1369_p2 <= std_logic_vector(unsigned(dr_13_reg_5404) + unsigned(cr_13_reg_5310));
    cr0_14_fu_1975_p2 <= std_logic_vector(unsigned(dr_14_reg_5908) + unsigned(cr_14_reg_5838));
    cr0_15_fu_2975_p2 <= std_logic_vector(unsigned(dr_15_reg_6615) + unsigned(cr_15_reg_6609));
    cr0_1_fu_1024_p2 <= std_logic_vector(unsigned(dr_1_reg_4840) + unsigned(cr_1_reg_4441));
    cr0_2_fu_1584_p2 <= std_logic_vector(unsigned(dr_2_reg_4668) + unsigned(cr_2_reg_4417));
    cr0_3_fu_2530_p2 <= std_logic_vector(unsigned(dr_3_reg_4995) + unsigned(cr_3_reg_4459));
    cr0_4_fu_319_p2 <= std_logic_vector(unsigned(dr_4_fu_297_p1) + unsigned(cr_4_reg_4411));
    cr0_5_fu_647_p2 <= std_logic_vector(unsigned(dr_5_fu_627_p1) + unsigned(cr_5_reg_4453));
    cr0_6_fu_1209_p2 <= std_logic_vector(unsigned(dr_6_reg_4739) + unsigned(cr_6_reg_4429));
    cr0_7_fu_2103_p2 <= std_logic_vector(unsigned(dr_7_reg_5099) + unsigned(cr_7_reg_4471));
    cr0_8_fu_1709_p2 <= std_logic_vector(unsigned(dr_8_reg_5111) + unsigned(cr_8_reg_5030));
    cr0_9_fu_2270_p2 <= std_logic_vector(unsigned(dr_9_reg_5562) + unsigned(cr_9_reg_5463));
    cr0_fu_478_p2 <= std_logic_vector(unsigned(dr_reg_4573) + unsigned(cr_reg_4405));
    cr1_10_fu_2693_p2 <= std_logic_vector(unsigned(cr_10_reg_6101) - unsigned(dr_10_reg_6197));
    cr1_11_fu_3297_p2 <= std_logic_vector(unsigned(cr_11_reg_6758) - unsigned(dr_11_reg_6770));
    cr1_12_fu_765_p2 <= std_logic_vector(unsigned(cr_12_fu_719_p4) - unsigned(dr_12_fu_728_p4));
    cr1_13_fu_1377_p2 <= std_logic_vector(unsigned(cr_13_reg_5310) - unsigned(dr_13_reg_5404));
    cr1_14_fu_1983_p2 <= std_logic_vector(unsigned(cr_14_reg_5838) - unsigned(dr_14_reg_5908));
    cr1_15_fu_2983_p2 <= std_logic_vector(unsigned(cr_15_reg_6609) - unsigned(dr_15_reg_6615));
    cr1_1_fu_1033_p2 <= std_logic_vector(unsigned(cr_1_reg_4441) - unsigned(dr_1_reg_4840));
    cr1_2_fu_1593_p2 <= std_logic_vector(unsigned(cr_2_reg_4417) - unsigned(dr_2_reg_4668));
    cr1_3_fu_2539_p2 <= std_logic_vector(unsigned(cr_3_reg_4459) - unsigned(dr_3_reg_4995));
    cr1_4_fu_330_p2 <= std_logic_vector(unsigned(cr_4_reg_4411) - unsigned(dr_4_fu_297_p1));
    cr1_5_fu_658_p2 <= std_logic_vector(unsigned(cr_5_reg_4453) - unsigned(dr_5_fu_627_p1));
    cr1_6_fu_1218_p2 <= std_logic_vector(unsigned(cr_6_reg_4429) - unsigned(dr_6_reg_4739));
    cr1_7_fu_2112_p2 <= std_logic_vector(unsigned(cr_7_reg_4471) - unsigned(dr_7_reg_5099));
    cr1_8_fu_1717_p2 <= std_logic_vector(unsigned(cr_8_reg_5030) - unsigned(dr_8_reg_5111));
    cr1_9_fu_2278_p2 <= std_logic_vector(unsigned(cr_9_reg_5463) - unsigned(dr_9_reg_5562));
    cr1_fu_487_p2 <= std_logic_vector(unsigned(cr_reg_4405) - unsigned(dr_reg_4573));
    cr_12_fu_719_p4 <= grp_fu_3770_p3(27 downto 12);
    cr_1_fu_245_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    cr_2_fu_237_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    cr_3_fu_253_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    cr_4_fu_233_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    cr_5_fu_249_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    cr_6_fu_241_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    cr_7_fu_257_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    cr_fu_229_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    dr_12_fu_728_p4 <= grp_fu_3777_p3(27 downto 12);
    dr_1_fu_572_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    dr_2_fu_413_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    dr_3_fu_807_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    dr_4_fu_297_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    dr_5_fu_627_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    dr_6_fu_456_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    dr_7_fu_906_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);
    dr_fu_293_p1 <= in_stream_TDATA_int_regslice(16 - 1 downto 0);

    grp_cos_16_4_s_fu_101_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage0_11001_ignoreCallOp77, ap_block_pp0_stage1_11001_ignoreCallOp82, ap_block_pp0_stage2_11001_ignoreCallOp87, ap_block_pp0_stage3_11001_ignoreCallOp94, ap_block_pp0_stage4_11001_ignoreCallOp101, ap_block_pp0_stage5_11001_ignoreCallOp110, ap_block_pp0_stage6_11001_ignoreCallOp121, ap_block_pp0_stage7_11001_ignoreCallOp132, ap_block_pp0_stage8_11001_ignoreCallOp145, ap_block_pp0_stage9_11001_ignoreCallOp158, ap_block_pp0_stage10_11001_ignoreCallOp171, ap_block_pp0_stage11_11001_ignoreCallOp186, ap_block_pp0_stage12_11001_ignoreCallOp201, ap_block_pp0_stage13_11001_ignoreCallOp218, ap_block_pp0_stage14_11001_ignoreCallOp235, ap_block_pp0_stage15_11001_ignoreCallOp254, ap_block_pp0_stage16_11001_ignoreCallOp273, ap_block_pp0_stage17_11001_ignoreCallOp294, ap_block_pp0_stage18_11001_ignoreCallOp315, ap_block_pp0_stage19_11001_ignoreCallOp338, ap_block_pp0_stage20_11001_ignoreCallOp361, ap_block_pp0_stage21_11001_ignoreCallOp388, ap_block_pp0_stage22_11001_ignoreCallOp411, ap_block_pp0_stage23_11001_ignoreCallOp436, ap_block_pp0_stage24_11001_ignoreCallOp459, ap_block_pp0_stage25_11001_ignoreCallOp494, ap_block_pp0_stage26_11001_ignoreCallOp526, ap_block_pp0_stage27_11001_ignoreCallOp589, ap_block_pp0_stage28_11001_ignoreCallOp636, ap_block_pp0_stage29_11001_ignoreCallOp698, ap_block_pp0_stage30_11001_ignoreCallOp760, ap_block_pp0_stage31_11001_ignoreCallOp821)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage31_11001_ignoreCallOp821) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001_ignoreCallOp760) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage29_11001_ignoreCallOp698) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001_ignoreCallOp636) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001_ignoreCallOp589) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001_ignoreCallOp526) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001_ignoreCallOp494) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001_ignoreCallOp459) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001_ignoreCallOp436) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001_ignoreCallOp411) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001_ignoreCallOp388) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001_ignoreCallOp361) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001_ignoreCallOp338) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001_ignoreCallOp315) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001_ignoreCallOp294) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001_ignoreCallOp273) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001_ignoreCallOp254) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001_ignoreCallOp235) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001_ignoreCallOp218) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001_ignoreCallOp201) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001_ignoreCallOp186) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001_ignoreCallOp171) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001_ignoreCallOp158) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001_ignoreCallOp145) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001_ignoreCallOp132) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001_ignoreCallOp121) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001_ignoreCallOp110) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001_ignoreCallOp101) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp94) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp87) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp82) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp77) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_cos_16_4_s_fu_101_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_16_4_s_fu_101_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_16_4_s_fu_101_ap_start <= (grp_cos_16_4_s_fu_101_onepulse_ap_start or grp_cos_16_4_s_fu_101_ap_start_reg);

    grp_cos_16_4_s_fu_101_onepulse_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_16_4_s_fu_101_onepulse_ap_start <= ap_const_logic_1;
        else 
            grp_cos_16_4_s_fu_101_onepulse_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_cos_16_4_s_fu_101_x_val_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30)
    begin
        if ((ap_const_logic_1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_10E0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_1404;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_1728;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_1A4D;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_1D71;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_2095;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_26DE;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_2A02;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_304A;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_23B9;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_3693;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_3CDB;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_2D26;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_336F;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_cos_16_4_s_fu_101_x_val <= ap_const_lv14_39B7;
            else 
                grp_cos_16_4_s_fu_101_x_val <= "XXXXXXXXXXXXXX";
            end if;
        else 
            grp_cos_16_4_s_fu_101_x_val <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_143_p4 <= in_stream_TDATA_int_regslice(31 downto 16);

    grp_fu_3739_ce_assign_proc : process(ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage26_11001, ap_block_pp0_stage25_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then 
            grp_fu_3739_ce <= ap_const_logic_1;
        else 
            grp_fu_3739_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3747_ce_assign_proc : process(ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage26_11001, ap_block_pp0_stage25_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then 
            grp_fu_3747_ce <= ap_const_logic_1;
        else 
            grp_fu_3747_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3755_ce_assign_proc : process(ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage26_11001, ap_block_pp0_stage25_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then 
            grp_fu_3755_ce <= ap_const_logic_1;
        else 
            grp_fu_3755_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3763_ce_assign_proc : process(ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage28_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage26_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then 
            grp_fu_3763_ce <= ap_const_logic_1;
        else 
            grp_fu_3763_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3763_p0 <= sext_ln10_33_fu_421_p1(16 - 1 downto 0);
    grp_fu_3763_p1 <= sext_ln10_21_reg_4612(14 - 1 downto 0);

    grp_fu_3770_ce_assign_proc : process(ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage28_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage26_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then 
            grp_fu_3770_ce <= ap_const_logic_1;
        else 
            grp_fu_3770_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3770_p0 <= sext_ln10_36_fu_434_p1(16 - 1 downto 0);
    grp_fu_3770_p1 <= sext_ln10_37_reg_4638(14 - 1 downto 0);

    grp_fu_3777_ce_assign_proc : process(ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage28_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage26_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then 
            grp_fu_3777_ce <= ap_const_logic_1;
        else 
            grp_fu_3777_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3777_p0 <= sext_ln10_40_fu_447_p1(16 - 1 downto 0);
    grp_fu_3777_p1 <= sext_ln10_41_reg_4654(14 - 1 downto 0);

    grp_fu_3784_ce_assign_proc : process(ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage28_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then 
            grp_fu_3784_ce <= ap_const_logic_1;
        else 
            grp_fu_3784_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3784_p0 <= sext_ln10_2_fu_548_p1(16 - 1 downto 0);
    grp_fu_3784_p1 <= sext_ln10_3_fu_552_p1(14 - 1 downto 0);

    grp_fu_3792_ce_assign_proc : process(ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage28_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then 
            grp_fu_3792_ce <= ap_const_logic_1;
        else 
            grp_fu_3792_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3792_p0 <= sext_ln10_2_fu_548_p1(16 - 1 downto 0);

    grp_fu_3800_ce_assign_proc : process(ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage28_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then 
            grp_fu_3800_ce <= ap_const_logic_1;
        else 
            grp_fu_3800_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3800_p1 <= sext_ln10_3_fu_552_p1(14 - 1 downto 0);

    grp_fu_3808_ce_assign_proc : process(ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage28_11001, ap_block_pp0_stage31_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then 
            grp_fu_3808_ce <= ap_const_logic_1;
        else 
            grp_fu_3808_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3808_p0 <= sext_ln10_5_reg_4819(16 - 1 downto 0);
    grp_fu_3808_p1 <= sext_ln10_1_reg_4777(14 - 1 downto 0);

    grp_fu_3814_ce_assign_proc : process(ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage28_11001, ap_block_pp0_stage31_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then 
            grp_fu_3814_ce <= ap_const_logic_1;
        else 
            grp_fu_3814_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3814_p0 <= sext_ln10_7_fu_597_p1(16 - 1 downto 0);
    grp_fu_3814_p1 <= sext_ln10_3_reg_4801(14 - 1 downto 0);

    grp_fu_3821_ce_assign_proc : process(ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage28_11001, ap_block_pp0_stage31_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)))) then 
            grp_fu_3821_ce <= ap_const_logic_1;
        else 
            grp_fu_3821_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3821_p0 <= sext_ln10_7_fu_597_p1(16 - 1 downto 0);
    grp_fu_3821_p1 <= sext_ln10_1_reg_4777(14 - 1 downto 0);

    grp_fu_3828_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)))) then 
            grp_fu_3828_ce <= ap_const_logic_1;
        else 
            grp_fu_3828_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3828_p1 <= sext_ln10_21_reg_4612(14 - 1 downto 0);

    grp_fu_3835_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)))) then 
            grp_fu_3835_ce <= ap_const_logic_1;
        else 
            grp_fu_3835_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3835_p0 <= sext_ln10_63_fu_803_p1(16 - 1 downto 0);
    grp_fu_3835_p1 <= sext_ln10_3_reg_4801(14 - 1 downto 0);

    grp_fu_3842_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)))) then 
            grp_fu_3842_ce <= ap_const_logic_1;
        else 
            grp_fu_3842_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3842_p0 <= sext_ln10_63_fu_803_p1(16 - 1 downto 0);
    grp_fu_3842_p1 <= sext_ln10_1_reg_4777(14 - 1 downto 0);

    grp_fu_3849_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage1_11001, ap_block_pp0_stage31_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3849_ce <= ap_const_logic_1;
        else 
            grp_fu_3849_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3849_p1 <= sext_ln10_37_reg_4638(14 - 1 downto 0);

    grp_fu_3856_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage1_11001, ap_block_pp0_stage31_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3856_ce <= ap_const_logic_1;
        else 
            grp_fu_3856_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3856_p1 <= sext_ln10_41_reg_4654(14 - 1 downto 0);

    grp_fu_3863_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage1_11001, ap_block_pp0_stage31_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3863_ce <= ap_const_logic_1;
        else 
            grp_fu_3863_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3871_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage1_11001, ap_block_pp0_stage31_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3871_ce <= ap_const_logic_1;
        else 
            grp_fu_3871_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3871_p0 <= sext_ln10_43_reg_5061(16 - 1 downto 0);
    grp_fu_3871_p1 <= sext_ln10_21_reg_4612(14 - 1 downto 0);

    grp_fu_3877_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage1_11001, ap_block_pp0_stage31_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3877_ce <= ap_const_logic_1;
        else 
            grp_fu_3877_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3877_p0 <= sext_ln10_45_fu_941_p1(16 - 1 downto 0);
    grp_fu_3877_p1 <= sext_ln10_37_reg_4638(14 - 1 downto 0);

    grp_fu_3884_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage1_11001, ap_block_pp0_stage31_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3884_ce <= ap_const_logic_1;
        else 
            grp_fu_3884_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3884_p0 <= sext_ln10_65_reg_5093(16 - 1 downto 0);
    grp_fu_3884_p1 <= sext_ln10_15_fu_937_p1(14 - 1 downto 0);

    grp_fu_3891_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3891_ce <= ap_const_logic_1;
        else 
            grp_fu_3891_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3891_p0 <= sext_ln10_47_reg_5142(16 - 1 downto 0);
    grp_fu_3891_p1 <= sext_ln10_41_reg_4654(14 - 1 downto 0);

    grp_fu_3897_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3897_ce <= ap_const_logic_1;
        else 
            grp_fu_3897_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3897_p0 <= sext_ln10_67_fu_1005_p1(16 - 1 downto 0);
    grp_fu_3897_p1 <= sext_ln10_21_reg_4612(14 - 1 downto 0);

    grp_fu_3904_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3904_ce <= ap_const_logic_1;
        else 
            grp_fu_3904_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3904_p0 <= sext_ln10_67_fu_1005_p1(16 - 1 downto 0);
    grp_fu_3904_p1 <= sext_ln10_19_reg_4674(14 - 1 downto 0);

    grp_fu_3911_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3911_ce <= ap_const_logic_1;
        else 
            grp_fu_3911_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3911_p0 <= sext_ln10_9_fu_1090_p1(16 - 1 downto 0);
    grp_fu_3911_p1 <= sext_ln10_3_reg_4801(14 - 1 downto 0);

    grp_fu_3918_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3918_ce <= ap_const_logic_1;
        else 
            grp_fu_3918_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3918_p0 <= sext_ln10_9_fu_1090_p1(16 - 1 downto 0);
    grp_fu_3918_p1 <= sext_ln10_1_reg_4777(14 - 1 downto 0);

    grp_fu_3925_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_3925_ce <= ap_const_logic_1;
        else 
            grp_fu_3925_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3925_p1 <= sext_ln10_3_reg_4801(14 - 1 downto 0);

    grp_fu_3932_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_3932_ce <= ap_const_logic_1;
        else 
            grp_fu_3932_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3932_p0 <= sext_ln10_11_reg_5239(16 - 1 downto 0);
    grp_fu_3932_p1 <= sext_ln10_1_reg_4777(14 - 1 downto 0);

    grp_fu_3938_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_3938_ce <= ap_const_logic_1;
        else 
            grp_fu_3938_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3938_p0 <= sext_ln10_13_fu_1163_p1(16 - 1 downto 0);
    grp_fu_3938_p1 <= sext_ln10_3_reg_4801(14 - 1 downto 0);

    grp_fu_3945_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_3945_ce <= ap_const_logic_1;
        else 
            grp_fu_3945_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3945_p0 <= sext_ln10_13_fu_1163_p1(16 - 1 downto 0);
    grp_fu_3945_p1 <= sext_ln10_1_reg_4777(14 - 1 downto 0);

    grp_fu_3952_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_3952_ce <= ap_const_logic_1;
        else 
            grp_fu_3952_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3952_p1 <= sext_ln10_25_fu_1272_p1(14 - 1 downto 0);

    grp_fu_3960_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_3960_ce <= ap_const_logic_1;
        else 
            grp_fu_3960_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3960_p0 <= sext_ln10_69_fu_1307_p1(16 - 1 downto 0);
    grp_fu_3960_p1 <= sext_ln10_25_fu_1272_p1(14 - 1 downto 0);

    grp_fu_3968_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_3968_ce <= ap_const_logic_1;
        else 
            grp_fu_3968_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3968_p0 <= sext_ln10_69_fu_1307_p1(16 - 1 downto 0);

    grp_fu_3976_ce_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage6_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_3976_ce <= ap_const_logic_1;
        else 
            grp_fu_3976_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3976_p1 <= sext_ln10_41_reg_4654(14 - 1 downto 0);

    grp_fu_3983_ce_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage6_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_3983_ce <= ap_const_logic_1;
        else 
            grp_fu_3983_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3991_ce_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage6_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_3991_ce <= ap_const_logic_1;
        else 
            grp_fu_3991_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3991_p1 <= sext_ln10_37_reg_4638(14 - 1 downto 0);

    grp_fu_3998_ce_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_3998_ce <= ap_const_logic_1;
        else 
            grp_fu_3998_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3998_p0 <= sext_ln10_49_reg_5508(16 - 1 downto 0);
    grp_fu_3998_p1 <= sext_ln10_25_reg_5390(14 - 1 downto 0);

    grp_fu_4004_ce_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_4004_ce <= ap_const_logic_1;
        else 
            grp_fu_4004_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4004_p0 <= sext_ln10_51_fu_1472_p1(16 - 1 downto 0);
    grp_fu_4004_p1 <= sext_ln10_41_reg_4654(14 - 1 downto 0);

    grp_fu_4011_ce_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_4011_ce <= ap_const_logic_1;
        else 
            grp_fu_4011_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4011_p0 <= sext_ln10_71_reg_5550(16 - 1 downto 0);
    grp_fu_4011_p1 <= sext_ln10_35_reg_4697(14 - 1 downto 0);

    grp_fu_4017_ce_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_4017_ce <= ap_const_logic_1;
        else 
            grp_fu_4017_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4017_p0 <= sext_ln10_54_reg_5593(16 - 1 downto 0);
    grp_fu_4017_p1 <= sext_ln10_55_reg_5530(14 - 1 downto 0);

    grp_fu_4023_ce_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_4023_ce <= ap_const_logic_1;
        else 
            grp_fu_4023_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4023_p0 <= sext_ln10_74_fu_1560_p1(16 - 1 downto 0);

    grp_fu_4031_ce_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_4031_ce <= ap_const_logic_1;
        else 
            grp_fu_4031_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4031_p0 <= sext_ln10_74_fu_1560_p1(16 - 1 downto 0);

    grp_fu_4039_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_4039_ce <= ap_const_logic_1;
        else 
            grp_fu_4039_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4039_p1 <= sext_ln10_17_reg_5036(14 - 1 downto 0);

    grp_fu_4046_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_4046_ce <= ap_const_logic_1;
        else 
            grp_fu_4046_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4046_p0 <= sext_ln10_77_fu_1674_p1(16 - 1 downto 0);
    grp_fu_4046_p1 <= sext_ln10_41_reg_4654(14 - 1 downto 0);

    grp_fu_4053_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_4053_ce <= ap_const_logic_1;
        else 
            grp_fu_4053_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4053_p0 <= sext_ln10_77_fu_1674_p1(16 - 1 downto 0);
    grp_fu_4053_p1 <= sext_ln10_39_reg_4716(14 - 1 downto 0);

    grp_fu_4060_ce_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_4060_ce <= ap_const_logic_1;
        else 
            grp_fu_4060_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4060_p0 <= sext_ln10_16_reg_5718(16 - 1 downto 0);
    grp_fu_4060_p1 <= sext_ln10_15_reg_5123(14 - 1 downto 0);

    grp_fu_4066_ce_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_4066_ce <= ap_const_logic_1;
        else 
            grp_fu_4066_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4066_p0 <= sext_ln10_20_fu_1757_p1(16 - 1 downto 0);
    grp_fu_4066_p1 <= sext_ln10_21_reg_4612(14 - 1 downto 0);

    grp_fu_4073_ce_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_4073_ce <= ap_const_logic_1;
        else 
            grp_fu_4073_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4073_p0 <= sext_ln10_20_fu_1757_p1(16 - 1 downto 0);
    grp_fu_4073_p1 <= sext_ln10_19_reg_4674(14 - 1 downto 0);

    grp_fu_4080_ce_assign_proc : process(ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_4080_ce <= ap_const_logic_1;
        else 
            grp_fu_4080_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4080_p0 <= sext_ln10_24_fu_1867_p1(16 - 1 downto 0);
    grp_fu_4080_p1 <= sext_ln10_25_reg_5390(14 - 1 downto 0);

    grp_fu_4087_ce_assign_proc : process(ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_4087_ce <= ap_const_logic_1;
        else 
            grp_fu_4087_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4087_p0 <= sext_ln10_24_fu_1867_p1(16 - 1 downto 0);
    grp_fu_4087_p1 <= sext_ln10_23_reg_5376(14 - 1 downto 0);

    grp_fu_4094_ce_assign_proc : process(ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_4094_ce <= ap_const_logic_1;
        else 
            grp_fu_4094_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_4102_ce_assign_proc : process(ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
            grp_fu_4102_ce <= ap_const_logic_1;
        else 
            grp_fu_4102_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4102_p0 <= sext_ln10_80_reg_5936(16 - 1 downto 0);
    grp_fu_4102_p1 <= sext_ln10_79_fu_2052_p1(14 - 1 downto 0);

    grp_fu_4109_ce_assign_proc : process(ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
            grp_fu_4109_ce <= ap_const_logic_1;
        else 
            grp_fu_4109_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4109_p0 <= sext_ln10_84_fu_2066_p1(16 - 1 downto 0);

    grp_fu_4117_ce_assign_proc : process(ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
            grp_fu_4117_ce <= ap_const_logic_1;
        else 
            grp_fu_4117_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4117_p0 <= sext_ln10_84_fu_2066_p1(16 - 1 downto 0);

    grp_fu_4125_ce_assign_proc : process(ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage13_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
            grp_fu_4125_ce <= ap_const_logic_1;
        else 
            grp_fu_4125_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4125_p1 <= sext_ln10_25_reg_5390(14 - 1 downto 0);

    grp_fu_4132_ce_assign_proc : process(ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage13_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
            grp_fu_4132_ce <= ap_const_logic_1;
        else 
            grp_fu_4132_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4132_p1 <= sext_ln10_41_reg_4654(14 - 1 downto 0);

    grp_fu_4139_ce_assign_proc : process(ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage13_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
            grp_fu_4139_ce <= ap_const_logic_1;
        else 
            grp_fu_4139_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4139_p1 <= sext_ln10_55_reg_5530(14 - 1 downto 0);

    grp_fu_4146_ce_assign_proc : process(ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage13_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
            grp_fu_4146_ce <= ap_const_logic_1;
        else 
            grp_fu_4146_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4146_p0 <= sext_ln10_57_fu_2344_p1(16 - 1 downto 0);
    grp_fu_4146_p1 <= sext_ln10_25_reg_5390(14 - 1 downto 0);

    grp_fu_4153_ce_assign_proc : process(ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage13_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
            grp_fu_4153_ce <= ap_const_logic_1;
        else 
            grp_fu_4153_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4153_p0 <= sext_ln10_87_fu_2397_p1(16 - 1 downto 0);
    grp_fu_4153_p1 <= sext_ln10_55_reg_5530(14 - 1 downto 0);

    grp_fu_4160_ce_assign_proc : process(ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage13_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
            grp_fu_4160_ce <= ap_const_logic_1;
        else 
            grp_fu_4160_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4160_p0 <= sext_ln10_87_fu_2397_p1(16 - 1 downto 0);
    grp_fu_4160_p1 <= sext_ln10_53_reg_5584(14 - 1 downto 0);

    grp_fu_4167_ce_assign_proc : process(ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage13_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
            grp_fu_4167_ce <= ap_const_logic_1;
        else 
            grp_fu_4167_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4167_p0 <= sext_ln10_59_reg_6234(16 - 1 downto 0);
    grp_fu_4167_p1 <= sext_ln10_41_reg_4654(14 - 1 downto 0);

    grp_fu_4173_ce_assign_proc : process(ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage13_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
            grp_fu_4173_ce <= ap_const_logic_1;
        else 
            grp_fu_4173_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4173_p0 <= sext_ln10_61_reg_6244(16 - 1 downto 0);
    grp_fu_4173_p1 <= sext_ln10_55_reg_5530(14 - 1 downto 0);

    grp_fu_4179_ce_assign_proc : process(ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage13_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
            grp_fu_4179_ce <= ap_const_logic_1;
        else 
            grp_fu_4179_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_4187_ce_assign_proc : process(ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)))) then 
            grp_fu_4187_ce <= ap_const_logic_1;
        else 
            grp_fu_4187_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4187_p0 <= sext_ln10_27_fu_2572_p1(16 - 1 downto 0);
    grp_fu_4187_p1 <= sext_ln10_17_reg_5036(14 - 1 downto 0);

    grp_fu_4194_ce_assign_proc : process(ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)))) then 
            grp_fu_4194_ce <= ap_const_logic_1;
        else 
            grp_fu_4194_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4194_p0 <= sext_ln10_27_fu_2572_p1(16 - 1 downto 0);
    grp_fu_4194_p1 <= sext_ln10_15_reg_5123(14 - 1 downto 0);

    grp_fu_4201_ce_assign_proc : process(ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)))) then 
            grp_fu_4201_ce <= ap_const_logic_1;
        else 
            grp_fu_4201_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4201_p0 <= sext_ln10_90_reg_6336(16 - 1 downto 0);
    grp_fu_4201_p1 <= sext_ln10_89_fu_2630_p1(14 - 1 downto 0);

    grp_fu_4208_ce_assign_proc : process(ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage16_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)))) then 
            grp_fu_4208_ce <= ap_const_logic_1;
        else 
            grp_fu_4208_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4208_p0 <= sext_ln10_29_fu_2738_p1(16 - 1 downto 0);
    grp_fu_4208_p1 <= sext_ln10_21_reg_4612(14 - 1 downto 0);

    grp_fu_4215_ce_assign_proc : process(ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage16_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)))) then 
            grp_fu_4215_ce <= ap_const_logic_1;
        else 
            grp_fu_4215_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4215_p0 <= sext_ln10_29_fu_2738_p1(16 - 1 downto 0);
    grp_fu_4215_p1 <= sext_ln10_19_reg_4674(14 - 1 downto 0);

    grp_fu_4222_ce_assign_proc : process(ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage16_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)))) then 
            grp_fu_4222_ce <= ap_const_logic_1;
        else 
            grp_fu_4222_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4222_p1 <= sext_ln10_25_reg_5390(14 - 1 downto 0);

    grp_fu_4229_ce_assign_proc : process(ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage16_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)))) then 
            grp_fu_4229_ce <= ap_const_logic_1;
        else 
            grp_fu_4229_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4229_p0 <= sext_ln10_30_fu_2858_p1(16 - 1 downto 0);
    grp_fu_4229_p1 <= sext_ln10_25_reg_5390(14 - 1 downto 0);

    grp_fu_4236_ce_assign_proc : process(ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage16_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)))) then 
            grp_fu_4236_ce <= ap_const_logic_1;
        else 
            grp_fu_4236_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4236_p0 <= sext_ln10_94_fu_2917_p1(16 - 1 downto 0);

    grp_fu_4244_ce_assign_proc : process(ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage16_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)))) then 
            grp_fu_4244_ce <= ap_const_logic_1;
        else 
            grp_fu_4244_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4244_p0 <= sext_ln10_94_fu_2917_p1(16 - 1 downto 0);

    grp_fu_4252_ce_assign_proc : process(ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)))) then 
            grp_fu_4252_ce <= ap_const_logic_1;
        else 
            grp_fu_4252_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4252_p0 <= sext_ln10_98_fu_3065_p1(16 - 1 downto 0);

    grp_fu_4260_ce_assign_proc : process(ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)))) then 
            grp_fu_4260_ce <= ap_const_logic_1;
        else 
            grp_fu_4260_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4260_p0 <= sext_ln10_98_fu_3065_p1(16 - 1 downto 0);

    grp_fu_4268_ce_assign_proc : process(ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)))) then 
            grp_fu_4268_ce <= ap_const_logic_1;
        else 
            grp_fu_4268_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_4276_ce_assign_proc : process(ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage20_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage21_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)))) then 
            grp_fu_4276_ce <= ap_const_logic_1;
        else 
            grp_fu_4276_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4276_p0 <= sext_ln10_102_reg_6741(16 - 1 downto 0);
    grp_fu_4276_p1 <= sext_ln10_101_fu_3151_p1(14 - 1 downto 0);

    grp_fu_4283_ce_assign_proc : process(ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage20_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage21_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)))) then 
            grp_fu_4283_ce <= ap_const_logic_1;
        else 
            grp_fu_4283_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4283_p0 <= sext_ln10_106_fu_3165_p1(16 - 1 downto 0);

    grp_fu_4291_ce_assign_proc : process(ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage20_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage21_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)))) then 
            grp_fu_4291_ce <= ap_const_logic_1;
        else 
            grp_fu_4291_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4291_p0 <= sext_ln10_106_fu_3165_p1(16 - 1 downto 0);

    grp_fu_4299_ce_assign_proc : process(ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage20_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage21_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)))) then 
            grp_fu_4299_ce <= ap_const_logic_1;
        else 
            grp_fu_4299_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4299_p0 <= sext_ln10_110_fu_3253_p1(16 - 1 downto 0);

    grp_fu_4307_ce_assign_proc : process(ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage20_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage21_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)))) then 
            grp_fu_4307_ce <= ap_const_logic_1;
        else 
            grp_fu_4307_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4307_p0 <= sext_ln10_110_fu_3253_p1(16 - 1 downto 0);

    grp_sin_16_4_s_fu_122_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage0_11001_ignoreCallOp78, ap_block_pp0_stage1_11001_ignoreCallOp83, ap_block_pp0_stage2_11001_ignoreCallOp88, ap_block_pp0_stage3_11001_ignoreCallOp95, ap_block_pp0_stage4_11001_ignoreCallOp102, ap_block_pp0_stage5_11001_ignoreCallOp111, ap_block_pp0_stage6_11001_ignoreCallOp122, ap_block_pp0_stage7_11001_ignoreCallOp133, ap_block_pp0_stage8_11001_ignoreCallOp146, ap_block_pp0_stage9_11001_ignoreCallOp159, ap_block_pp0_stage10_11001_ignoreCallOp172, ap_block_pp0_stage11_11001_ignoreCallOp187, ap_block_pp0_stage12_11001_ignoreCallOp202, ap_block_pp0_stage13_11001_ignoreCallOp219, ap_block_pp0_stage14_11001_ignoreCallOp236, ap_block_pp0_stage15_11001_ignoreCallOp255, ap_block_pp0_stage16_11001_ignoreCallOp274, ap_block_pp0_stage17_11001_ignoreCallOp295, ap_block_pp0_stage18_11001_ignoreCallOp316, ap_block_pp0_stage19_11001_ignoreCallOp339, ap_block_pp0_stage20_11001_ignoreCallOp362, ap_block_pp0_stage21_11001_ignoreCallOp389, ap_block_pp0_stage22_11001_ignoreCallOp412, ap_block_pp0_stage23_11001_ignoreCallOp437, ap_block_pp0_stage24_11001_ignoreCallOp460, ap_block_pp0_stage25_11001_ignoreCallOp495, ap_block_pp0_stage26_11001_ignoreCallOp527, ap_block_pp0_stage27_11001_ignoreCallOp590, ap_block_pp0_stage28_11001_ignoreCallOp637, ap_block_pp0_stage29_11001_ignoreCallOp699, ap_block_pp0_stage30_11001_ignoreCallOp761, ap_block_pp0_stage31_11001_ignoreCallOp822)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage31_11001_ignoreCallOp822) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001_ignoreCallOp761) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage29_11001_ignoreCallOp699) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001_ignoreCallOp637) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001_ignoreCallOp590) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001_ignoreCallOp527) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001_ignoreCallOp495) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001_ignoreCallOp460) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001_ignoreCallOp437) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001_ignoreCallOp412) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001_ignoreCallOp389) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001_ignoreCallOp362) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001_ignoreCallOp339) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001_ignoreCallOp316) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001_ignoreCallOp295) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001_ignoreCallOp274) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001_ignoreCallOp255) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001_ignoreCallOp236) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001_ignoreCallOp219) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001_ignoreCallOp202) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001_ignoreCallOp187) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001_ignoreCallOp172) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001_ignoreCallOp159) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001_ignoreCallOp146) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001_ignoreCallOp133) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001_ignoreCallOp122) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001_ignoreCallOp111) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001_ignoreCallOp102) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp95) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp88) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp83) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp78) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_sin_16_4_s_fu_122_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_16_4_s_fu_122_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_16_4_s_fu_122_ap_start <= (grp_sin_16_4_s_fu_122_onepulse_ap_start or grp_sin_16_4_s_fu_122_ap_start_reg);

    grp_sin_16_4_s_fu_122_onepulse_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_16_4_s_fu_122_onepulse_ap_start <= ap_const_logic_1;
        else 
            grp_sin_16_4_s_fu_122_onepulse_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_sin_16_4_s_fu_122_x_val_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30)
    begin
        if ((ap_const_logic_1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_10E0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_1404;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_1728;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_1A4D;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_1D71;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_2095;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_26DE;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_2A02;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_304A;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_23B9;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_3693;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_3CDB;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_2D26;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_336F;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_sin_16_4_s_fu_122_x_val <= ap_const_lv14_39B7;
            else 
                grp_sin_16_4_s_fu_122_x_val <= "XXXXXXXXXXXXXX";
            end if;
        else 
            grp_sin_16_4_s_fu_122_x_val <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    in_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31, in_stream_TVALID_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage28) and (ap_const_logic_1 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            in_stream_TDATA_blk_n <= in_stream_TVALID_int_regslice;
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_stream_TREADY <= regslice_both_in_stream_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage1_11001, ap_block_pp0_stage28_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage26_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage31_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage20_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage24_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage21_11001, ap_block_pp0_stage23_11001, ap_block_pp0_stage25_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) 
    and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = 
    ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_const_logic_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            in_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln10_10_fu_1258_p0 <= sext_ln10_12_fu_1255_p1(16 - 1 downto 0);
    mul_ln10_10_fu_1258_p1 <= sext_ln10_1_reg_4777(14 - 1 downto 0);
    mul_ln10_12_fu_1752_p1 <= sext_ln10_15_reg_5123(14 - 1 downto 0);
    mul_ln10_14_fu_1857_p0 <= sext_ln10_18_fu_1854_p1(16 - 1 downto 0);
    mul_ln10_14_fu_1857_p1 <= sext_ln10_19_reg_4674(14 - 1 downto 0);
    mul_ln10_16_fu_1949_p0 <= sext_ln10_22_fu_1946_p1(16 - 1 downto 0);
    mul_ln10_16_fu_1949_p1 <= sext_ln10_23_reg_5376(14 - 1 downto 0);
    mul_ln10_18_fu_2728_p0 <= sext_ln10_26_fu_2725_p1(16 - 1 downto 0);
    mul_ln10_18_fu_2728_p1 <= sext_ln10_15_reg_5123(14 - 1 downto 0);
    mul_ln10_20_fu_2848_p0 <= sext_ln10_28_fu_2845_p1(16 - 1 downto 0);
    mul_ln10_20_fu_2848_p1 <= sext_ln10_19_reg_4674(14 - 1 downto 0);
    mul_ln10_22_fu_2861_p0 <= sext_ln10_30_fu_2858_p1(16 - 1 downto 0);
    mul_ln10_22_fu_2861_p1 <= sext_ln10_23_reg_5376(14 - 1 downto 0);
    mul_ln10_24_fu_560_p0 <= sext_ln10_32_reg_4626(16 - 1 downto 0);
    mul_ln10_24_fu_560_p1 <= sext_ln10_19_reg_4674(14 - 1 downto 0);
    mul_ln10_26_fu_564_p0 <= sext_ln10_34_reg_4632(16 - 1 downto 0);
    mul_ln10_26_fu_564_p1 <= sext_ln10_35_reg_4697(14 - 1 downto 0);
    mul_ln10_28_fu_568_p0 <= sext_ln10_38_reg_4648(16 - 1 downto 0);
    mul_ln10_28_fu_568_p1 <= sext_ln10_39_reg_4716(14 - 1 downto 0);
    mul_ln10_2_fu_592_p1 <= sext_ln10_1_reg_4777(14 - 1 downto 0);
    mul_ln10_30_fu_966_p0 <= sext_ln10_42_reg_4983(16 - 1 downto 0);
    mul_ln10_30_fu_966_p1 <= sext_ln10_19_reg_4674(14 - 1 downto 0);
    mul_ln10_32_fu_979_p0 <= sext_ln10_44_reg_5071(16 - 1 downto 0);
    mul_ln10_32_fu_979_p1 <= sext_ln10_35_reg_4697(14 - 1 downto 0);
    mul_ln10_34_fu_1107_p0 <= sext_ln10_46_reg_5077(16 - 1 downto 0);
    mul_ln10_34_fu_1107_p1 <= sext_ln10_39_reg_4716(14 - 1 downto 0);
    mul_ln10_36_fu_1517_p0 <= sext_ln10_48_reg_5410(16 - 1 downto 0);
    mul_ln10_36_fu_1517_p1 <= sext_ln10_23_reg_5376(14 - 1 downto 0);
    mul_ln10_38_fu_1530_p0 <= sext_ln10_50_reg_5518(16 - 1 downto 0);
    mul_ln10_38_fu_1530_p1 <= sext_ln10_39_reg_4716(14 - 1 downto 0);
    mul_ln10_40_fu_1639_p0 <= sext_ln10_52_reg_5524(16 - 1 downto 0);
    mul_ln10_40_fu_1639_p1 <= sext_ln10_53_reg_5584(14 - 1 downto 0);
    mul_ln10_42_fu_2430_p0 <= sext_ln10_56_reg_6113(16 - 1 downto 0);
    mul_ln10_42_fu_2430_p1 <= sext_ln10_23_reg_5376(14 - 1 downto 0);
    mul_ln10_44_fu_2585_p0 <= sext_ln10_58_reg_6119(16 - 1 downto 0);
    mul_ln10_44_fu_2585_p1 <= sext_ln10_39_reg_4716(14 - 1 downto 0);
    mul_ln10_46_fu_2598_p0 <= sext_ln10_60_reg_6125(16 - 1 downto 0);
    mul_ln10_46_fu_2598_p1 <= sext_ln10_53_reg_5584(14 - 1 downto 0);
    mul_ln10_48_fu_892_p0 <= sext_ln10_62_fu_889_p1(16 - 1 downto 0);
    mul_ln10_48_fu_892_p1 <= sext_ln10_1_reg_4777(14 - 1 downto 0);
    mul_ln10_4_fu_700_p0 <= sext_ln10_6_fu_697_p1(16 - 1 downto 0);
    mul_ln10_4_fu_700_p1 <= sext_ln10_1_reg_4777(14 - 1 downto 0);
    mul_ln10_50_fu_960_p1 <= sext_ln10_15_fu_937_p1(14 - 1 downto 0);
    mul_ln10_52_fu_1132_p0 <= sext_ln10_66_fu_1129_p1(16 - 1 downto 0);
    mul_ln10_52_fu_1132_p1 <= sext_ln10_19_reg_4674(14 - 1 downto 0);
    mul_ln10_54_fu_1431_p0 <= sext_ln10_68_fu_1428_p1(16 - 1 downto 0);
    mul_ln10_54_fu_1431_p1 <= sext_ln10_23_reg_5376(14 - 1 downto 0);
    mul_ln10_56_fu_1496_p1 <= sext_ln10_35_reg_4697(14 - 1 downto 0);
    mul_ln10_58_fu_1664_p0 <= sext_ln10_72_fu_1661_p1(16 - 1 downto 0);
    mul_ln10_58_fu_1664_p1 <= sext_ln10_73_reg_5661(14 - 1 downto 0);
    mul_ln10_60_fu_1811_p0 <= sext_ln10_76_fu_1808_p1(16 - 1 downto 0);
    mul_ln10_60_fu_1811_p1 <= sext_ln10_39_reg_4716(14 - 1 downto 0);
    mul_ln10_62_fu_2056_p1 <= sext_ln10_79_fu_2052_p1(14 - 1 downto 0);
    mul_ln10_64_fu_2231_p0 <= sext_ln10_82_fu_2228_p1(16 - 1 downto 0);
    mul_ln10_64_fu_2231_p1 <= sext_ln10_83_reg_6045(14 - 1 downto 0);
    mul_ln10_66_fu_2484_p0 <= sext_ln10_86_fu_2481_p1(16 - 1 downto 0);
    mul_ln10_66_fu_2484_p1 <= sext_ln10_53_reg_5584(14 - 1 downto 0);
    mul_ln10_68_fu_2634_p1 <= sext_ln10_89_fu_2630_p1(14 - 1 downto 0);
    mul_ln10_6_fu_1145_p0 <= sext_ln10_8_fu_1142_p1(16 - 1 downto 0);
    mul_ln10_6_fu_1145_p1 <= sext_ln10_1_reg_4777(14 - 1 downto 0);
    mul_ln10_70_fu_3051_p0 <= sext_ln10_92_fu_3048_p1(16 - 1 downto 0);
    mul_ln10_70_fu_3051_p1 <= sext_ln10_93_reg_6637(14 - 1 downto 0);
    mul_ln10_72_fu_3138_p0 <= sext_ln10_96_fu_3135_p1(16 - 1 downto 0);
    mul_ln10_72_fu_3138_p1 <= sext_ln10_97_reg_6723(14 - 1 downto 0);
    mul_ln10_74_fu_3155_p1 <= sext_ln10_101_fu_3151_p1(14 - 1 downto 0);
    mul_ln10_76_fu_3239_p0 <= sext_ln10_104_fu_3236_p1(16 - 1 downto 0);
    mul_ln10_76_fu_3239_p1 <= sext_ln10_105_reg_6811(14 - 1 downto 0);
    mul_ln10_78_fu_3383_p0 <= sext_ln10_108_fu_3380_p1(16 - 1 downto 0);
    mul_ln10_78_fu_3383_p1 <= sext_ln10_109_reg_6865(14 - 1 downto 0);
    mul_ln10_8_fu_1158_p1 <= sext_ln10_1_reg_4777(14 - 1 downto 0);
    mul_ln10_fu_579_p0 <= sext_ln10_fu_576_p1(16 - 1 downto 0);
    mul_ln10_fu_579_p1 <= sext_ln10_1_reg_4777(14 - 1 downto 0);
    mul_ln11_10_fu_1263_p0 <= sext_ln10_12_fu_1255_p1(16 - 1 downto 0);
    mul_ln11_10_fu_1263_p1 <= sext_ln10_3_reg_4801(14 - 1 downto 0);
    mul_ln11_12_fu_1850_p0 <= sext_ln10_14_reg_5816(16 - 1 downto 0);
    mul_ln11_12_fu_1850_p1 <= sext_ln10_17_reg_5036(14 - 1 downto 0);
    mul_ln11_14_fu_1862_p0 <= sext_ln10_18_fu_1854_p1(16 - 1 downto 0);
    mul_ln11_14_fu_1862_p1 <= sext_ln10_21_reg_4612(14 - 1 downto 0);
    mul_ln11_16_fu_1954_p0 <= sext_ln10_22_fu_1946_p1(16 - 1 downto 0);
    mul_ln11_16_fu_1954_p1 <= sext_ln10_25_reg_5390(14 - 1 downto 0);
    mul_ln11_18_fu_2733_p0 <= sext_ln10_26_fu_2725_p1(16 - 1 downto 0);
    mul_ln11_18_fu_2733_p1 <= sext_ln10_17_reg_5036(14 - 1 downto 0);
    mul_ln11_20_fu_2853_p0 <= sext_ln10_28_fu_2845_p1(16 - 1 downto 0);
    mul_ln11_20_fu_2853_p1 <= sext_ln10_21_reg_4612(14 - 1 downto 0);
    mul_ln11_23_fu_2955_p0 <= sext_ln10_31_reg_6525(16 - 1 downto 0);
    mul_ln11_23_fu_2955_p1 <= sext_ln10_23_reg_5376(14 - 1 downto 0);
    mul_ln11_25_fu_424_p0 <= sext_ln10_33_fu_421_p1(16 - 1 downto 0);
    mul_ln11_27_fu_437_p0 <= sext_ln10_36_fu_434_p1(16 - 1 downto 0);
    mul_ln11_29_fu_450_p0 <= sext_ln10_40_fu_447_p1(16 - 1 downto 0);
    mul_ln11_2_fu_693_p0 <= sext_ln10_4_reg_4856(16 - 1 downto 0);
    mul_ln11_2_fu_693_p1 <= sext_ln10_3_reg_4801(14 - 1 downto 0);
    mul_ln11_31_fu_877_p1 <= sext_ln10_19_reg_4674(14 - 1 downto 0);
    mul_ln11_33_fu_944_p0 <= sext_ln10_45_fu_941_p1(16 - 1 downto 0);
    mul_ln11_33_fu_944_p1 <= sext_ln10_35_reg_4697(14 - 1 downto 0);
    mul_ln11_35_fu_952_p1 <= sext_ln10_39_reg_4716(14 - 1 downto 0);
    mul_ln11_37_fu_1412_p1 <= sext_ln10_23_reg_5376(14 - 1 downto 0);
    mul_ln11_39_fu_1475_p0 <= sext_ln10_51_fu_1472_p1(16 - 1 downto 0);
    mul_ln11_39_fu_1475_p1 <= sext_ln10_39_reg_4716(14 - 1 downto 0);
    mul_ln11_43_fu_2347_p0 <= sext_ln10_57_fu_2344_p1(16 - 1 downto 0);
    mul_ln11_43_fu_2347_p1 <= sext_ln10_23_reg_5376(14 - 1 downto 0);
    mul_ln11_45_fu_2355_p1 <= sext_ln10_39_reg_4716(14 - 1 downto 0);
    mul_ln11_47_fu_2363_p1 <= sext_ln10_53_reg_5584(14 - 1 downto 0);
    mul_ln11_48_fu_897_p0 <= sext_ln10_62_fu_889_p1(16 - 1 downto 0);
    mul_ln11_48_fu_897_p1 <= sext_ln10_3_reg_4801(14 - 1 downto 0);
    mul_ln11_4_fu_705_p0 <= sext_ln10_6_fu_697_p1(16 - 1 downto 0);
    mul_ln11_4_fu_705_p1 <= sext_ln10_3_reg_4801(14 - 1 downto 0);
    mul_ln11_50_fu_1001_p0 <= sext_ln10_64_reg_5152(16 - 1 downto 0);
    mul_ln11_50_fu_1001_p1 <= sext_ln10_17_reg_5036(14 - 1 downto 0);
    mul_ln11_52_fu_1137_p0 <= sext_ln10_66_fu_1129_p1(16 - 1 downto 0);
    mul_ln11_52_fu_1137_p1 <= sext_ln10_21_reg_4612(14 - 1 downto 0);
    mul_ln11_54_fu_1436_p0 <= sext_ln10_68_fu_1428_p1(16 - 1 downto 0);
    mul_ln11_54_fu_1436_p1 <= sext_ln10_25_reg_5390(14 - 1 downto 0);
    mul_ln11_56_fu_1552_p0 <= sext_ln10_70_reg_5603(16 - 1 downto 0);
    mul_ln11_56_fu_1552_p1 <= sext_ln10_37_reg_4638(14 - 1 downto 0);
    mul_ln11_58_fu_1669_p0 <= sext_ln10_72_fu_1661_p1(16 - 1 downto 0);
    mul_ln11_58_fu_1669_p1 <= sext_ln10_75_reg_5673(14 - 1 downto 0);
    mul_ln11_60_fu_1816_p0 <= sext_ln10_76_fu_1808_p1(16 - 1 downto 0);
    mul_ln11_60_fu_1816_p1 <= sext_ln10_41_reg_4654(14 - 1 downto 0);
    mul_ln11_62_fu_2224_p0 <= sext_ln10_78_reg_6030(16 - 1 downto 0);
    mul_ln11_62_fu_2224_p1 <= sext_ln10_81_reg_5942(14 - 1 downto 0);
    mul_ln11_64_fu_2236_p0 <= sext_ln10_82_fu_2228_p1(16 - 1 downto 0);
    mul_ln11_64_fu_2236_p1 <= sext_ln10_85_reg_6057(14 - 1 downto 0);
    mul_ln11_66_fu_2489_p0 <= sext_ln10_86_fu_2481_p1(16 - 1 downto 0);
    mul_ln11_66_fu_2489_p1 <= sext_ln10_55_reg_5530(14 - 1 downto 0);
    mul_ln11_68_fu_2812_p0 <= sext_ln10_88_reg_6436(16 - 1 downto 0);
    mul_ln11_68_fu_2812_p1 <= sext_ln10_91_reg_6342(14 - 1 downto 0);
    mul_ln11_6_fu_1150_p0 <= sext_ln10_8_fu_1142_p1(16 - 1 downto 0);
    mul_ln11_6_fu_1150_p1 <= sext_ln10_3_reg_4801(14 - 1 downto 0);
    mul_ln11_70_fu_3056_p0 <= sext_ln10_92_fu_3048_p1(16 - 1 downto 0);
    mul_ln11_70_fu_3056_p1 <= sext_ln10_95_reg_6649(14 - 1 downto 0);
    mul_ln11_72_fu_3143_p0 <= sext_ln10_96_fu_3135_p1(16 - 1 downto 0);
    mul_ln11_72_fu_3143_p1 <= sext_ln10_99_reg_6735(14 - 1 downto 0);
    mul_ln11_74_fu_3232_p0 <= sext_ln10_100_reg_6796(16 - 1 downto 0);
    mul_ln11_74_fu_3232_p1 <= sext_ln10_103_reg_6747(14 - 1 downto 0);
    mul_ln11_76_fu_3244_p0 <= sext_ln10_104_fu_3236_p1(16 - 1 downto 0);
    mul_ln11_76_fu_3244_p1 <= sext_ln10_107_reg_6823(14 - 1 downto 0);
    mul_ln11_78_fu_3388_p0 <= sext_ln10_108_fu_3380_p1(16 - 1 downto 0);
    mul_ln11_78_fu_3388_p1 <= sext_ln10_111_reg_6877(14 - 1 downto 0);
    mul_ln11_8_fu_1251_p0 <= sext_ln10_10_reg_5288(16 - 1 downto 0);
    mul_ln11_8_fu_1251_p1 <= sext_ln10_3_reg_4801(14 - 1 downto 0);
    mul_ln11_fu_584_p0 <= sext_ln10_fu_576_p1(16 - 1 downto 0);
    mul_ln11_fu_584_p1 <= sext_ln10_3_reg_4801(14 - 1 downto 0);

    out_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage31, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, out_stream_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage31) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage29) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage28) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY_int_regslice;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, zext_ln162_fu_1829_p1, zext_ln162_1_fu_1932_p1, zext_ln162_2_fu_2082_p1, zext_ln162_3_fu_2249_p1, zext_ln162_4_fu_2409_p1, zext_ln162_5_fu_2509_p1, zext_ln162_6_fu_2648_p1, zext_ln162_7_fu_2824_p1, zext_ln162_8_fu_2932_p1, zext_ln162_9_fu_3087_p1, zext_ln162_10_fu_3180_p1, zext_ln162_11_fu_3268_p1, zext_ln162_12_fu_3401_p1, zext_ln162_13_fu_3489_p1, zext_ln162_14_fu_3527_p1, zext_ln162_15_fu_3556_p1, zext_ln162_16_fu_3567_p1, zext_ln162_17_fu_3578_p1, zext_ln162_18_fu_3589_p1, zext_ln162_19_fu_3600_p1, zext_ln162_20_fu_3611_p1, zext_ln162_21_fu_3622_p1, zext_ln162_22_fu_3633_p1, zext_ln162_23_fu_3644_p1, zext_ln162_24_fu_3655_p1, zext_ln162_25_fu_3666_p1, zext_ln162_26_fu_3677_p1, zext_ln162_27_fu_3688_p1, zext_ln162_28_fu_3699_p1, zext_ln162_29_fu_3710_p1, zext_ln162_30_fu_3721_p1, zext_ln162_31_fu_3734_p1, ap_block_pp0_stage8_01001, ap_block_pp0_stage9_01001, ap_block_pp0_stage10_01001, ap_block_pp0_stage11_01001, ap_block_pp0_stage12_01001, ap_block_pp0_stage13_01001, ap_block_pp0_stage14_01001, ap_block_pp0_stage15_01001, ap_block_pp0_stage16_01001, ap_block_pp0_stage17_01001, ap_block_pp0_stage18_01001, ap_block_pp0_stage19_01001, ap_block_pp0_stage20_01001, ap_block_pp0_stage21_01001, ap_block_pp0_stage22_01001, ap_block_pp0_stage23_01001, ap_block_pp0_stage24_01001, ap_block_pp0_stage25_01001, ap_block_pp0_stage26_01001, ap_block_pp0_stage27_01001, ap_block_pp0_stage28_01001, ap_block_pp0_stage29_01001, ap_block_pp0_stage30_01001, ap_block_pp0_stage31_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_31_fu_3734_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_30_fu_3721_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_29_fu_3710_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_28_fu_3699_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_27_fu_3688_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_26_fu_3677_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_25_fu_3666_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_24_fu_3655_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage31_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_23_fu_3644_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage30_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_22_fu_3633_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage29_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_21_fu_3622_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage28_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_20_fu_3611_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage27_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_19_fu_3600_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage26_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_18_fu_3589_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_17_fu_3578_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_16_fu_3567_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_15_fu_3556_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_14_fu_3527_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_13_fu_3489_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_12_fu_3401_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_11_fu_3268_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_10_fu_3180_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_9_fu_3087_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_8_fu_2932_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_7_fu_2824_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_6_fu_2648_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_5_fu_2509_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_4_fu_2409_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_3_fu_2249_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_2_fu_2082_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_1_fu_1932_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            out_stream_TDATA_int_regslice <= zext_ln162_fu_1829_p1;
        else 
            out_stream_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    out_stream_TVALID <= regslice_both_out_stream_U_vld_out;

    out_stream_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage30, ap_CS_fsm_pp0_stage31, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage1_11001, ap_block_pp0_stage28_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage27_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage26_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage31_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage30_11001, ap_block_pp0_stage20_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage24_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage21_11001, ap_block_pp0_stage23_11001, ap_block_pp0_stage25_11001, ap_block_pp0_stage29_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            out_stream_TVALID_int_regslice <= ap_const_logic_1;
        else 
            out_stream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln10_100_fu_3148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_15_reg_6682),28));

        sext_ln10_101_fu_3151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_189),28));

        sext_ln10_102_fu_3073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_15_fu_3009_p2),28));

        sext_ln10_103_fu_3077_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_193),28));

        sext_ln10_104_fu_3236_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_30_reg_6687),28));

        sext_ln10_105_fu_3161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_173),28));

        sext_ln10_106_fu_3165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_31_reg_6692),28));

        sext_ln10_107_fu_3168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_177),28));

        sext_ln10_108_fu_3380_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_15_reg_6697),28));

        sext_ln10_109_fu_3249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_173),28));

        sext_ln10_10_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_2_reg_5218),28));

        sext_ln10_110_fu_3253_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_15_reg_6702),28));

        sext_ln10_111_fu_3256_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_177),28));

        sext_ln10_11_fu_1094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_3_fu_1072_p2),28));

        sext_ln10_12_fu_1255_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_1_reg_5223),28));

        sext_ln10_13_fu_1163_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_1_reg_5228),28));

        sext_ln10_14_fu_1749_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_2_reg_5703),28));

        sext_ln10_15_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_173),28));

        sext_ln10_16_fu_1626_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_2_fu_1608_p2),28));

        sext_ln10_17_fu_854_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_177),28));

        sext_ln10_18_fu_1854_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_4_reg_5775),28));

        sext_ln10_19_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_173),28));

        sext_ln10_1_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_173),28));

        sext_ln10_20_fu_1757_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_5_fu_1689_p2),28));

        sext_ln10_21_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_177),28));

        sext_ln10_22_fu_1946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_2_reg_5708),28));

        sext_ln10_23_fu_1268_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_181),28));

        sext_ln10_24_fu_1867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_2_reg_5713),28));

        sext_ln10_25_fu_1272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_177),28));

        sext_ln10_26_fu_2725_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_3_reg_6377),28));

        sext_ln10_27_fu_2572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_3_fu_2554_p2),28));

        sext_ln10_28_fu_2845_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_6_reg_6468),28));

        sext_ln10_29_fu_2738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_7_fu_2665_p2),28));

        sext_ln10_2_fu_548_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_fu_514_p2),28));

        sext_ln10_30_fu_2858_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_3_reg_6382),28));

        sext_ln10_31_fu_2742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_3_reg_6387),28));

        sext_ln10_32_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_4_fu_353_p2),28));

        sext_ln10_33_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_4_reg_4597),28));

        sext_ln10_34_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_8_fu_365_p2),28));

        sext_ln10_35_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_181),28));

        sext_ln10_36_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_9_reg_4602),28));

        sext_ln10_37_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_185),28));

        sext_ln10_38_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_4_fu_377_p2),28));

        sext_ln10_39_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_189),28));

        sext_ln10_3_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_177),28));

        sext_ln10_40_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_4_reg_4607),28));

        sext_ln10_41_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_193),28));

        sext_ln10_42_fu_799_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_5_fu_669_p2),28));

        sext_ln10_43_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_5_reg_4914),28));

        sext_ln10_44_fu_882_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_10_fu_819_p2),28));

        sext_ln10_45_fu_941_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_11_reg_5013),28));

        sext_ln10_46_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_5_reg_4919),28));

        sext_ln10_47_fu_949_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_5_reg_4924),28));

        sext_ln10_48_fu_1285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_6_fu_1227_p2),28));

        sext_ln10_49_fu_1409_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_6_reg_5346),28));

        sext_ln10_4_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_reg_4762),28));

        sext_ln10_50_fu_1417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_12_fu_1318_p2),28));

        sext_ln10_51_fu_1472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_13_reg_5446),28));

        sext_ln10_52_fu_1421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_6_reg_5351),28));

        sext_ln10_53_fu_1480_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_173),28));

        sext_ln10_54_fu_1484_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_6_reg_5356),28));

        sext_ln10_55_fu_1424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_185),28));

        sext_ln10_56_fu_2196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_7_fu_2133_p2),28));

        sext_ln10_57_fu_2344_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_7_reg_6080),28));

        sext_ln10_58_fu_2200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_14_fu_2145_p2),28));

        sext_ln10_59_fu_2352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_15_reg_6085),28));

        sext_ln10_5_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_1_fu_526_p2),28));

        sext_ln10_60_fu_2204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_7_fu_2157_p2),28));

        sext_ln10_61_fu_2360_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_7_reg_6090),28));

        sext_ln10_62_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_real_8_reg_4968),28));

        sext_ln10_63_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_imag_8_fu_781_p2),28));

        sext_ln10_64_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_12_reg_5046),28));

        sext_ln10_65_fu_902_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_12_fu_862_p2),28));

        sext_ln10_66_fu_1129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_24_reg_4973),28));

        sext_ln10_67_fu_1005_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_25_reg_4978),28));

        sext_ln10_68_fu_1428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_12_reg_5051),28));

        sext_ln10_69_fu_1307_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_12_reg_5056),28));

        sext_ln10_6_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_reg_4767),28));

        sext_ln10_70_fu_1493_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_real_10_reg_5493),28));

        sext_ln10_71_fu_1441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_imag_10_fu_1391_p2),28));

        sext_ln10_72_fu_1661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_13_reg_5613),28));

        sext_ln10_73_fu_1556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_189),28));

        sext_ln10_74_fu_1560_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_13_fu_1505_p2),28));

        sext_ln10_75_fu_1564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_193),28));

        sext_ln10_76_fu_1808_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_26_reg_5498),28));

        sext_ln10_77_fu_1674_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_27_reg_5503),28));

        sext_ln10_78_fu_2049_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_13_reg_5618),28));

        sext_ln10_79_fu_2052_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_181),28));

        sext_ln10_7_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_reg_4772),28));

        sext_ln10_80_fu_1917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_13_reg_5623),28));

        sext_ln10_81_fu_1920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_177),28));

        sext_ln10_82_fu_2228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_real_12_reg_5993),28));

        sext_ln10_83_fu_2062_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_173),28));

        sext_ln10_84_fu_2066_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_imag_12_fu_1997_p2),28));

        sext_ln10_85_fu_2070_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_185),28));

        sext_ln10_86_fu_2481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_14_reg_6209),28));

        sext_ln10_87_fu_2397_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_14_fu_2332_p2),28));

        sext_ln10_88_fu_2627_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_28_reg_5998),28));

        sext_ln10_89_fu_2630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_189),28));

        sext_ln10_8_fu_1142_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_1_reg_5213),28));

        sext_ln10_90_fu_2494_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_29_reg_6003),28));

        sext_ln10_91_fu_2497_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_193),28));

        sext_ln10_92_fu_3048_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_14_reg_6214),28));

        sext_ln10_93_fu_2913_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_173),28));

        sext_ln10_94_fu_2917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_14_reg_6219),28));

        sext_ln10_95_fu_2920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_177),28));

        sext_ln10_96_fu_3135_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_real_14_reg_6677),28));

        sext_ln10_97_fu_3061_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_181),28));

        sext_ln10_98_fu_3065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_imag_14_fu_2997_p2),28));

        sext_ln10_99_fu_3069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_185),28));

        sext_ln10_9_fu_1090_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_1_fu_1060_p2),28));

        sext_ln10_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_reg_4757),28));

    sub_ln35_12_fu_862_p2 <= std_logic_vector(unsigned(ai1_12_reg_4950) - unsigned(cr1_12_reg_4956));
    sub_ln35_13_fu_1505_p2 <= std_logic_vector(unsigned(ai1_13_reg_5475) - unsigned(cr1_13_reg_5481));
    sub_ln35_14_fu_2332_p2 <= std_logic_vector(unsigned(ai1_14_reg_5975) - unsigned(cr1_14_reg_5981));
    sub_ln35_15_fu_3009_p2 <= std_logic_vector(unsigned(ai1_15_fu_2971_p2) - unsigned(cr1_15_fu_2983_p2));
    sub_ln35_1_fu_1060_p2 <= std_logic_vector(unsigned(ai1_1_fu_1020_p2) - unsigned(cr1_1_fu_1033_p2));
    sub_ln35_2_fu_1608_p2 <= std_logic_vector(unsigned(ai1_2_fu_1580_p2) - unsigned(cr1_2_fu_1593_p2));
    sub_ln35_3_fu_2554_p2 <= std_logic_vector(unsigned(ai1_3_fu_2526_p2) - unsigned(cr1_3_fu_2539_p2));
    sub_ln35_4_fu_359_p2 <= std_logic_vector(unsigned(ai1_4_fu_314_p2) - unsigned(cr1_4_fu_330_p2));
    sub_ln35_5_fu_675_p2 <= std_logic_vector(unsigned(ai1_5_fu_643_p2) - unsigned(cr1_5_fu_658_p2));
    sub_ln35_6_fu_1233_p2 <= std_logic_vector(unsigned(ai1_6_fu_1205_p2) - unsigned(cr1_6_fu_1218_p2));
    sub_ln35_7_fu_2139_p2 <= std_logic_vector(unsigned(ai1_7_fu_2099_p2) - unsigned(cr1_7_fu_2112_p2));
    sub_ln35_fu_514_p2 <= std_logic_vector(unsigned(ai1_fu_473_p2) - unsigned(cr1_fu_487_p2));
    sub_ln36_10_fu_819_p2 <= std_logic_vector(unsigned(ar0_5_reg_4890) - unsigned(cr0_5_reg_4902));
    sub_ln36_11_fu_823_p2 <= std_logic_vector(unsigned(ai0_5_reg_4896) - unsigned(ci0_5_reg_4908));
    sub_ln36_12_fu_1318_p2 <= std_logic_vector(unsigned(ar0_6_reg_5322) - unsigned(cr0_6_reg_5334));
    sub_ln36_13_fu_1322_p2 <= std_logic_vector(unsigned(ai0_6_reg_5328) - unsigned(ci0_6_reg_5340));
    sub_ln36_14_fu_2145_p2 <= std_logic_vector(unsigned(ar0_7_fu_2087_p2) - unsigned(cr0_7_fu_2103_p2));
    sub_ln36_15_fu_2151_p2 <= std_logic_vector(unsigned(ai0_7_fu_2091_p2) - unsigned(ci0_7_fu_2107_p2));
    sub_ln36_1_fu_526_p2 <= std_logic_vector(unsigned(ai0_fu_464_p2) - unsigned(ci0_fu_482_p2));
    sub_ln36_24_fu_787_p2 <= std_logic_vector(unsigned(ar0_12_fu_737_p2) - unsigned(cr0_12_fu_755_p2));
    sub_ln36_25_fu_793_p2 <= std_logic_vector(unsigned(ai0_12_fu_742_p2) - unsigned(ci0_12_fu_761_p2));
    sub_ln36_26_fu_1397_p2 <= std_logic_vector(unsigned(ar0_13_fu_1353_p2) - unsigned(cr0_13_fu_1369_p2));
    sub_ln36_27_fu_1403_p2 <= std_logic_vector(unsigned(ai0_13_fu_1357_p2) - unsigned(ci0_13_fu_1373_p2));
    sub_ln36_28_fu_2003_p2 <= std_logic_vector(unsigned(ar0_14_fu_1959_p2) - unsigned(cr0_14_fu_1975_p2));
    sub_ln36_29_fu_2009_p2 <= std_logic_vector(unsigned(ai0_14_fu_1963_p2) - unsigned(ci0_14_fu_1979_p2));
    sub_ln36_2_fu_1066_p2 <= std_logic_vector(unsigned(ar0_1_fu_1008_p2) - unsigned(cr0_1_fu_1024_p2));
    sub_ln36_30_fu_3015_p2 <= std_logic_vector(unsigned(ar0_15_fu_2959_p2) - unsigned(cr0_15_fu_2975_p2));
    sub_ln36_31_fu_3021_p2 <= std_logic_vector(unsigned(ai0_15_fu_2963_p2) - unsigned(ci0_15_fu_2979_p2));
    sub_ln36_3_fu_1072_p2 <= std_logic_vector(unsigned(ai0_1_fu_1012_p2) - unsigned(ci0_1_fu_1028_p2));
    sub_ln36_4_fu_1685_p2 <= std_logic_vector(unsigned(ar0_2_reg_5679) - unsigned(cr0_2_reg_5691));
    sub_ln36_5_fu_1689_p2 <= std_logic_vector(unsigned(ai0_2_reg_5685) - unsigned(ci0_2_reg_5697));
    sub_ln36_6_fu_2661_p2 <= std_logic_vector(unsigned(ar0_3_reg_6353) - unsigned(cr0_3_reg_6365));
    sub_ln36_7_fu_2665_p2 <= std_logic_vector(unsigned(ai0_3_reg_6359) - unsigned(ci0_3_reg_6371));
    sub_ln36_8_fu_365_p2 <= std_logic_vector(unsigned(ar0_4_fu_301_p2) - unsigned(cr0_4_fu_319_p2));
    sub_ln36_9_fu_371_p2 <= std_logic_vector(unsigned(ai0_4_fu_305_p2) - unsigned(ci0_4_fu_324_p2));
    sub_ln36_fu_520_p2 <= std_logic_vector(unsigned(ar0_fu_460_p2) - unsigned(cr0_fu_478_p2));
    sub_ln37_12_fu_866_p2 <= std_logic_vector(unsigned(ar1_12_reg_4944) - unsigned(ci1_12_reg_4962));
    sub_ln37_13_fu_1509_p2 <= std_logic_vector(unsigned(ar1_13_reg_5469) - unsigned(ci1_13_reg_5487));
    sub_ln37_14_fu_2336_p2 <= std_logic_vector(unsigned(ar1_14_reg_5969) - unsigned(ci1_14_reg_5987));
    sub_ln37_15_fu_3027_p2 <= std_logic_vector(unsigned(ar1_15_fu_2967_p2) - unsigned(ci1_15_fu_2987_p2));
    sub_ln37_1_fu_1078_p2 <= std_logic_vector(unsigned(ar1_1_fu_1016_p2) - unsigned(ci1_1_fu_1037_p2));
    sub_ln37_2_fu_1614_p2 <= std_logic_vector(unsigned(ar1_2_fu_1576_p2) - unsigned(ci1_2_fu_1597_p2));
    sub_ln37_3_fu_2560_p2 <= std_logic_vector(unsigned(ar1_3_fu_2522_p2) - unsigned(ci1_3_fu_2543_p2));
    sub_ln37_4_fu_377_p2 <= std_logic_vector(unsigned(ar1_4_fu_310_p2) - unsigned(ci1_4_fu_335_p2));
    sub_ln37_5_fu_681_p2 <= std_logic_vector(unsigned(ar1_5_fu_639_p2) - unsigned(ci1_5_fu_663_p2));
    sub_ln37_6_fu_1239_p2 <= std_logic_vector(unsigned(ar1_6_fu_1201_p2) - unsigned(ci1_6_fu_1222_p2));
    sub_ln37_7_fu_2157_p2 <= std_logic_vector(unsigned(ar1_7_fu_2095_p2) - unsigned(ci1_7_fu_2116_p2));
    sub_ln37_fu_532_p2 <= std_logic_vector(unsigned(ar1_fu_469_p2) - unsigned(ci1_fu_491_p2));
    sub_ln47_10_fu_3127_p2 <= std_logic_vector(unsigned(ar_26_reg_6577) - unsigned(trunc_ln10_9_reg_6631));
    sub_ln47_11_fu_3222_p2 <= std_logic_vector(unsigned(ar_27_reg_6497) - unsigned(trunc_ln10_10_fu_3194_p4));
    sub_ln47_12_fu_3359_p2 <= std_logic_vector(unsigned(a_real_21_fu_3305_p2) - unsigned(trunc_ln10_11_fu_3329_p4));
    sub_ln47_13_fu_3442_p2 <= std_logic_vector(unsigned(ar_29_fu_3406_p2) - unsigned(trunc_ln10_12_reg_6934));
    sub_ln47_14_fu_3476_p2 <= std_logic_vector(unsigned(ar_30_reg_6912) - unsigned(trunc_ln10_13_fu_3453_p4));
    sub_ln47_15_fu_3540_p2 <= std_logic_vector(unsigned(ar_31_reg_6955) - unsigned(trunc_ln10_14_reg_7003));
    sub_ln47_1_fu_1889_p2 <= std_logic_vector(unsigned(ar_17_fu_1834_p2) - unsigned(trunc_ln10_s_reg_5262));
    sub_ln47_2_fu_2023_p2 <= std_logic_vector(unsigned(ar_18_reg_5804) - unsigned(trunc_ln10_1_reg_5416));
    sub_ln47_3_fu_2216_p2 <= std_logic_vector(unsigned(ar_19_reg_5875) - unsigned(trunc_ln10_2_reg_5644));
    sub_ln47_4_fu_2378_p2 <= std_logic_vector(unsigned(a_real_17_fu_2286_p2) - unsigned(trunc_ln10_3_reg_5741));
    sub_ln47_5_fu_2444_p2 <= std_logic_vector(unsigned(ar_21_fu_2414_p2) - unsigned(trunc_ln10_4_reg_5924));
    sub_ln47_6_fu_2619_p2 <= std_logic_vector(unsigned(ar_22_reg_6185) - unsigned(trunc_ln10_5_reg_6018));
    sub_ln47_7_fu_2762_p2 <= std_logic_vector(unsigned(ar_23_reg_6281) - unsigned(trunc_ln10_6_reg_6264));
    sub_ln47_8_fu_2894_p2 <= std_logic_vector(unsigned(a_real_19_fu_2829_p2) - unsigned(trunc_ln10_7_reg_6314));
    sub_ln47_9_fu_2800_p2 <= std_logic_vector(unsigned(ar_25_fu_2701_p2) - unsigned(trunc_ln10_8_fu_2770_p4));
    sub_ln47_fu_1789_p2 <= std_logic_vector(unsigned(a_real_15_fu_1725_p2) - unsigned(trunc_ln_reg_5178));
    sub_ln48_10_fu_3131_p2 <= std_logic_vector(unsigned(ai_26_reg_6583) - unsigned(trunc_ln11_9_reg_6707));
    sub_ln48_11_fu_3227_p2 <= std_logic_vector(unsigned(ai_27_reg_6503) - unsigned(trunc_ln11_10_fu_3203_p4));
    sub_ln48_12_fu_3365_p2 <= std_logic_vector(unsigned(a_imag_21_fu_3311_p2) - unsigned(trunc_ln11_11_fu_3338_p4));
    sub_ln48_13_fu_3447_p2 <= std_logic_vector(unsigned(ai_29_fu_3410_p2) - unsigned(trunc_ln11_12_fu_3422_p4));
    sub_ln48_14_fu_3498_p2 <= std_logic_vector(unsigned(ai_30_reg_6918) - unsigned(trunc_ln11_13_reg_6977));
    sub_ln48_15_fu_3544_p2 <= std_logic_vector(unsigned(ai_31_reg_6961) - unsigned(trunc_ln11_14_reg_7009));
    sub_ln48_1_fu_1894_p2 <= std_logic_vector(unsigned(ai_17_fu_1838_p2) - unsigned(trunc_ln11_s_reg_5316));
    sub_ln48_2_fu_2027_p2 <= std_logic_vector(unsigned(ai_18_reg_5810) - unsigned(trunc_ln11_1_reg_5422));
    sub_ln48_3_fu_2220_p2 <= std_logic_vector(unsigned(ai_19_reg_5881) - unsigned(trunc_ln11_2_reg_5650));
    sub_ln48_4_fu_2383_p2 <= std_logic_vector(unsigned(a_imag_17_fu_2292_p2) - unsigned(trunc_ln11_3_reg_5854));
    sub_ln48_5_fu_2449_p2 <= std_logic_vector(unsigned(ai_21_fu_2418_p2) - unsigned(trunc_ln11_4_reg_5930));
    sub_ln48_6_fu_2623_p2 <= std_logic_vector(unsigned(ai_22_reg_6191) - unsigned(trunc_ln11_5_reg_6024));
    sub_ln48_7_fu_2766_p2 <= std_logic_vector(unsigned(ai_23_reg_6287) - unsigned(trunc_ln11_6_reg_6308));
    sub_ln48_8_fu_2899_p2 <= std_logic_vector(unsigned(a_imag_19_fu_2833_p2) - unsigned(trunc_ln11_7_reg_6320));
    sub_ln48_9_fu_2806_p2 <= std_logic_vector(unsigned(ai_25_fu_2707_p2) - unsigned(trunc_ln11_8_fu_2779_p4));
    sub_ln48_fu_1794_p2 <= std_logic_vector(unsigned(a_imag_15_fu_1731_p2) - unsigned(trunc_ln1_reg_5184));
    tmp_10_fu_3260_p3 <= (add_ln46_11_fu_3217_p2 & add_ln45_11_fu_3212_p2);
    tmp_11_fu_3393_p3 <= (add_ln46_12_fu_3353_p2 & add_ln45_12_fu_3347_p2);
    tmp_12_fu_3481_p3 <= (add_ln46_13_fu_3436_p2 & add_ln45_13_fu_3431_p2);
    tmp_13_fu_3520_p3 <= (add_ln46_14_fu_3494_p2 & add_ln45_14_reg_6983);
    tmp_14_fu_3548_p3 <= (add_ln46_15_fu_3536_p2 & add_ln45_15_fu_3532_p2);
    tmp_15_fu_3561_p3 <= (sub_ln48_reg_5849 & sub_ln47_reg_5844);
    tmp_16_fu_3572_p3 <= (sub_ln48_1_reg_5919 & sub_ln47_1_reg_5914);
    tmp_17_fu_3583_p3 <= (sub_ln48_2_reg_6013 & sub_ln47_2_reg_6008);
    tmp_18_fu_3594_p3 <= (sub_ln48_3_reg_6136 & sub_ln47_3_reg_6131);
    tmp_19_fu_3605_p3 <= (sub_ln48_4_reg_6259 & sub_ln47_4_reg_6254);
    tmp_1_fu_2074_p3 <= (add_ln46_2_fu_2019_p2 & add_ln45_2_fu_2015_p2);
    tmp_20_fu_3616_p3 <= (sub_ln48_5_reg_6303 & sub_ln47_5_reg_6298);
    tmp_21_fu_3627_p3 <= (sub_ln48_6_reg_6431 & sub_ln47_6_reg_6426);
    tmp_22_fu_3638_p3 <= (sub_ln48_7_reg_6542 & sub_ln47_7_reg_6537);
    tmp_23_fu_3649_p3 <= (sub_ln48_8_reg_6626 & sub_ln47_8_reg_6621);
    tmp_24_fu_3660_p3 <= (sub_ln48_9_reg_6562 & sub_ln47_9_reg_6557);
    tmp_25_fu_3671_p3 <= (sub_ln48_10_reg_6781 & sub_ln47_10_reg_6776);
    tmp_26_fu_3682_p3 <= (sub_ln48_11_reg_6845 & sub_ln47_11_reg_6840);
    tmp_27_fu_3693_p3 <= (sub_ln48_12_reg_6929 & sub_ln47_12_reg_6924);
    tmp_28_fu_3704_p3 <= (sub_ln48_13_reg_6972 & sub_ln47_13_reg_6967);
    tmp_29_fu_3715_p3 <= (sub_ln48_14_reg_6998 & sub_ln47_14_reg_6988);
    tmp_2_fu_2241_p3 <= (add_ln46_3_fu_2212_p2 & add_ln45_3_fu_2208_p2);
    tmp_3_fu_2401_p3 <= (add_ln46_4_fu_2373_p2 & add_ln45_4_fu_2368_p2);
    tmp_4_fu_2501_p3 <= (add_ln46_5_fu_2439_p2 & add_ln45_5_fu_2434_p2);
    tmp_5_fu_2640_p3 <= (add_ln46_6_fu_2615_p2 & add_ln45_6_fu_2611_p2);
    tmp_6_fu_2816_p3 <= (add_ln46_7_fu_2758_p2 & add_ln45_7_fu_2754_p2);
    tmp_7_fu_2924_p3 <= (add_ln46_8_fu_2889_p2 & add_ln45_8_fu_2884_p2);
    tmp_8_fu_3081_p3 <= (add_ln46_9_reg_6552 & add_ln45_9_reg_6547);
    tmp_9_fu_3172_p3 <= (add_ln46_10_fu_3123_p2 & add_ln45_10_fu_3119_p2);
    tmp_fu_1821_p3 <= (add_ln46_fu_1784_p2 & add_ln45_fu_1779_p2);
    tmp_s_fu_1924_p3 <= (add_ln46_1_fu_1884_p2 & add_ln45_1_fu_1879_p2);
    trunc_ln10_10_fu_3194_p4 <= grp_fu_4236_p3(27 downto 12);
    trunc_ln10_11_fu_3329_p4 <= grp_fu_4252_p3(27 downto 12);
    trunc_ln10_13_fu_3453_p4 <= grp_fu_4283_p3(27 downto 12);
    trunc_ln10_8_fu_2770_p4 <= grp_fu_4153_p3(27 downto 12);
    trunc_ln11_10_fu_3203_p4 <= grp_fu_4244_p3(27 downto 12);
    trunc_ln11_11_fu_3338_p4 <= grp_fu_4260_p3(27 downto 12);
    trunc_ln11_12_fu_3422_p4 <= grp_fu_4276_p3(27 downto 12);
    trunc_ln11_8_fu_2779_p4 <= grp_fu_4160_p3(27 downto 12);
    zext_ln162_10_fu_3180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_3172_p3),48));
    zext_ln162_11_fu_3268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_3260_p3),48));
    zext_ln162_12_fu_3401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_3393_p3),48));
    zext_ln162_13_fu_3489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_3481_p3),48));
    zext_ln162_14_fu_3527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_3520_p3),48));
    zext_ln162_15_fu_3556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_3548_p3),48));
    zext_ln162_16_fu_3567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_3561_p3),48));
    zext_ln162_17_fu_3578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_3572_p3),48));
    zext_ln162_18_fu_3589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_3583_p3),48));
    zext_ln162_19_fu_3600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_3594_p3),48));
    zext_ln162_1_fu_1932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1924_p3),48));
    zext_ln162_20_fu_3611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_3605_p3),48));
    zext_ln162_21_fu_3622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_3616_p3),48));
    zext_ln162_22_fu_3633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_3627_p3),48));
    zext_ln162_23_fu_3644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_3638_p3),48));
    zext_ln162_24_fu_3655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_3649_p3),48));
    zext_ln162_25_fu_3666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_3660_p3),48));
    zext_ln162_26_fu_3677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_3671_p3),48));
    zext_ln162_27_fu_3688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_3682_p3),48));
    zext_ln162_28_fu_3699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_3693_p3),48));
    zext_ln162_29_fu_3710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_3704_p3),48));
    zext_ln162_2_fu_2082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_2074_p3),48));
    zext_ln162_30_fu_3721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_3715_p3),48));
    zext_ln162_31_cast_fu_3726_p4 <= ((ap_const_lv1_1 & sub_ln48_15_reg_7025) & sub_ln47_15_reg_7020);
    zext_ln162_31_fu_3734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln162_31_cast_fu_3726_p4),48));
    zext_ln162_3_fu_2249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_2241_p3),48));
    zext_ln162_4_fu_2409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_2401_p3),48));
    zext_ln162_5_fu_2509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_2501_p3),48));
    zext_ln162_6_fu_2648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_2640_p3),48));
    zext_ln162_7_fu_2824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_2816_p3),48));
    zext_ln162_8_fu_2932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_2924_p3),48));
    zext_ln162_9_fu_3087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_3081_p3),48));
    zext_ln162_fu_1829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1821_p3),48));
end behav;
