
lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8f0  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800aac8  0800aac8  0000bac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab08  0800ab08  0000c014  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab08  0800ab08  0000bb08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab10  0800ab10  0000c014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab10  0800ab10  0000bb10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ab14  0800ab14  0000bb14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  0800ab18  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000638  20000014  0800ab2c  0000c014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000064c  0800ab2c  0000c64c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e7bd  00000000  00000000  0000c044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000354b  00000000  00000000  0002a801  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001850  00000000  00000000  0002dd50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012d5  00000000  00000000  0002f5a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c5e3  00000000  00000000  00030875  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c64f  00000000  00000000  0005ce58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001364b5  00000000  00000000  000794a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001af95c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069f0  00000000  00000000  001af9a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001b6390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000014 	.word	0x20000014
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800aab0 	.word	0x0800aab0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000018 	.word	0x20000018
 8000214:	0800aab0 	.word	0x0800aab0

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000510:	4b08      	ldr	r3, [pc, #32]	@ (8000534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000512:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000514:	4907      	ldr	r1, [pc, #28]	@ (8000534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	4313      	orrs	r3, r2
 800051a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800051c:	4b05      	ldr	r3, [pc, #20]	@ (8000534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800051e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	4013      	ands	r3, r2
 8000524:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000526:	68fb      	ldr	r3, [r7, #12]
}
 8000528:	bf00      	nop
 800052a:	3714      	adds	r7, #20
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr
 8000534:	40021000 	.word	0x40021000

08000538 <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000538:	b480      	push	{r7}
 800053a:	b085      	sub	sp, #20
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8000540:	4b08      	ldr	r3, [pc, #32]	@ (8000564 <LL_APB1_GRP2_EnableClock+0x2c>)
 8000542:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000544:	4907      	ldr	r1, [pc, #28]	@ (8000564 <LL_APB1_GRP2_EnableClock+0x2c>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4313      	orrs	r3, r2
 800054a:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800054c:	4b05      	ldr	r3, [pc, #20]	@ (8000564 <LL_APB1_GRP2_EnableClock+0x2c>)
 800054e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4013      	ands	r3, r2
 8000554:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000556:	68fb      	ldr	r3, [r7, #12]
}
 8000558:	bf00      	nop
 800055a:	3714      	adds	r7, #20
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr
 8000564:	40021000 	.word	0x40021000

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056e:	f001 faa8 	bl	8001ac2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000572:	f000 f85b 	bl	800062c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000576:	f000 fd2f 	bl	8000fd8 <MX_GPIO_Init>
  MX_ADC1_Init();
 800057a:	f000 f8a5 	bl	80006c8 <MX_ADC1_Init>
  MX_COMP2_Init();
 800057e:	f000 f981 	bl	8000884 <MX_COMP2_Init>
  MX_COMP3_Init();
 8000582:	f000 f9a5 	bl	80008d0 <MX_COMP3_Init>
  MX_COMP4_Init();
 8000586:	f000 f9c9 	bl	800091c <MX_COMP4_Init>
  MX_COMP6_Init();
 800058a:	f000 f9ed 	bl	8000968 <MX_COMP6_Init>
  MX_DAC1_Init();
 800058e:	f000 fa11 	bl	80009b4 <MX_DAC1_Init>
  MX_DAC2_Init();
 8000592:	f000 fa49 	bl	8000a28 <MX_DAC2_Init>
  MX_DAC3_Init();
 8000596:	f000 fa81 	bl	8000a9c <MX_DAC3_Init>
  MX_HRTIM1_Init();
 800059a:	f000 fac3 	bl	8000b24 <MX_HRTIM1_Init>
  MX_UCPD1_Init();
 800059e:	f000 fc79 	bl	8000e94 <MX_UCPD1_Init>
  MX_USART3_UART_Init();
 80005a2:	f000 fca5 	bl	8000ef0 <MX_USART3_UART_Init>
  MX_USB_PCD_Init();
 80005a6:	f000 fcef 	bl	8000f88 <MX_USB_PCD_Init>
  MX_ADC2_Init();
 80005aa:	f000 f905 	bl	80007b8 <MX_ADC2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   CenterGlass();
 80005ae:	f000 fde9 	bl	8001184 <CenterGlass>
  while (1)
  {
	  char L=HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4);
 80005b2:	2110      	movs	r1, #16
 80005b4:	481b      	ldr	r0, [pc, #108]	@ (8000624 <main+0xbc>)
 80005b6:	f004 f9b5 	bl	8004924 <HAL_GPIO_ReadPin>
 80005ba:	4603      	mov	r3, r0
 80005bc:	71fb      	strb	r3, [r7, #7]
	  char R=HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2);
 80005be:	2104      	movs	r1, #4
 80005c0:	4819      	ldr	r0, [pc, #100]	@ (8000628 <main+0xc0>)
 80005c2:	f004 f9af 	bl	8004924 <HAL_GPIO_ReadPin>
 80005c6:	4603      	mov	r3, r0
 80005c8:	71bb      	strb	r3, [r7, #6]


	  	 	  if( L == 0)
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d10c      	bne.n	80005ea <main+0x82>
	  	 	  {

	  	 		  HAL_GPIO_WritePin(GPIOA,  GPIO_PIN_4,1);
 80005d0:	2201      	movs	r2, #1
 80005d2:	2110      	movs	r1, #16
 80005d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005d8:	f004 f9bc 	bl	8004954 <HAL_GPIO_WritePin>
	  	 		HAL_GPIO_WritePin(GPIOA,  GPIO_PIN_5,0);
 80005dc:	2200      	movs	r2, #0
 80005de:	2120      	movs	r1, #32
 80005e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005e4:	f004 f9b6 	bl	8004954 <HAL_GPIO_WritePin>
 80005e8:	e7e3      	b.n	80005b2 <main+0x4a>

	  	 	  }
	  	 	  else if (R == 0)
 80005ea:	79bb      	ldrb	r3, [r7, #6]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d10c      	bne.n	800060a <main+0xa2>
	  	 	  {
	  	 		 HAL_GPIO_WritePin(GPIOA,  GPIO_PIN_4,0);
 80005f0:	2200      	movs	r2, #0
 80005f2:	2110      	movs	r1, #16
 80005f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005f8:	f004 f9ac 	bl	8004954 <HAL_GPIO_WritePin>
	  	 		HAL_GPIO_WritePin(GPIOA,  GPIO_PIN_5,1);
 80005fc:	2201      	movs	r2, #1
 80005fe:	2120      	movs	r1, #32
 8000600:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000604:	f004 f9a6 	bl	8004954 <HAL_GPIO_WritePin>
 8000608:	e7d3      	b.n	80005b2 <main+0x4a>

	  	 	  }
	  	 	  else
	  	 	  {
	  	 		HAL_GPIO_WritePin(GPIOA,  GPIO_PIN_4,0);
 800060a:	2200      	movs	r2, #0
 800060c:	2110      	movs	r1, #16
 800060e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000612:	f004 f99f 	bl	8004954 <HAL_GPIO_WritePin>
	  	 		HAL_GPIO_WritePin(GPIOA,  GPIO_PIN_5,0);
 8000616:	2200      	movs	r2, #0
 8000618:	2120      	movs	r1, #32
 800061a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800061e:	f004 f999 	bl	8004954 <HAL_GPIO_WritePin>
  {
 8000622:	e7c6      	b.n	80005b2 <main+0x4a>
 8000624:	48000800 	.word	0x48000800
 8000628:	48000400 	.word	0x48000400

0800062c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b094      	sub	sp, #80	@ 0x50
 8000630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000632:	f107 0318 	add.w	r3, r7, #24
 8000636:	2238      	movs	r2, #56	@ 0x38
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f00a fa0b 	bl	800aa56 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000640:	1d3b      	adds	r3, r7, #4
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
 8000646:	605a      	str	r2, [r3, #4]
 8000648:	609a      	str	r2, [r3, #8]
 800064a:	60da      	str	r2, [r3, #12]
 800064c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800064e:	2000      	movs	r0, #0
 8000650:	f006 ff62 	bl	8007518 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000654:	2322      	movs	r3, #34	@ 0x22
 8000656:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000658:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800065c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800065e:	2340      	movs	r3, #64	@ 0x40
 8000660:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000662:	2301      	movs	r3, #1
 8000664:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000666:	2302      	movs	r3, #2
 8000668:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800066a:	2302      	movs	r3, #2
 800066c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800066e:	2304      	movs	r3, #4
 8000670:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000672:	2355      	movs	r3, #85	@ 0x55
 8000674:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000676:	2308      	movs	r3, #8
 8000678:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 800067a:	2308      	movs	r3, #8
 800067c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800067e:	2302      	movs	r3, #2
 8000680:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000682:	f107 0318 	add.w	r3, r7, #24
 8000686:	4618      	mov	r0, r3
 8000688:	f006 ffea 	bl	8007660 <HAL_RCC_OscConfig>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000692:	f000 fe2b 	bl	80012ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000696:	230f      	movs	r3, #15
 8000698:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800069a:	2303      	movs	r3, #3
 800069c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069e:	2300      	movs	r3, #0
 80006a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006a2:	2300      	movs	r3, #0
 80006a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a6:	2300      	movs	r3, #0
 80006a8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	2104      	movs	r1, #4
 80006ae:	4618      	mov	r0, r3
 80006b0:	f007 fae8 	bl	8007c84 <HAL_RCC_ClockConfig>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0x92>
  {
    Error_Handler();
 80006ba:	f000 fe17 	bl	80012ec <Error_Handler>
  }
}
 80006be:	bf00      	nop
 80006c0:	3750      	adds	r7, #80	@ 0x50
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
	...

080006c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b08c      	sub	sp, #48	@ 0x30
 80006cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	605a      	str	r2, [r3, #4]
 80006d8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006da:	1d3b      	adds	r3, r7, #4
 80006dc:	2220      	movs	r2, #32
 80006de:	2100      	movs	r1, #0
 80006e0:	4618      	mov	r0, r3
 80006e2:	f00a f9b8 	bl	800aa56 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006e6:	4b32      	ldr	r3, [pc, #200]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 80006e8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80006ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006ee:	4b30      	ldr	r3, [pc, #192]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 80006f0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80006f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006f6:	4b2e      	ldr	r3, [pc, #184]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006fc:	4b2c      	ldr	r3, [pc, #176]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000702:	4b2b      	ldr	r3, [pc, #172]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000708:	4b29      	ldr	r3, [pc, #164]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 800070a:	2200      	movs	r2, #0
 800070c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800070e:	4b28      	ldr	r3, [pc, #160]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 8000710:	2204      	movs	r2, #4
 8000712:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000714:	4b26      	ldr	r3, [pc, #152]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 8000716:	2200      	movs	r2, #0
 8000718:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800071a:	4b25      	ldr	r3, [pc, #148]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 800071c:	2200      	movs	r2, #0
 800071e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000720:	4b23      	ldr	r3, [pc, #140]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 8000722:	2201      	movs	r2, #1
 8000724:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000726:	4b22      	ldr	r3, [pc, #136]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 8000728:	2200      	movs	r2, #0
 800072a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800072e:	4b20      	ldr	r3, [pc, #128]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 8000730:	2200      	movs	r2, #0
 8000732:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000734:	4b1e      	ldr	r3, [pc, #120]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 8000736:	2200      	movs	r2, #0
 8000738:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800073a:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 800073c:	2200      	movs	r2, #0
 800073e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000742:	4b1b      	ldr	r3, [pc, #108]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 8000744:	2200      	movs	r2, #0
 8000746:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000748:	4b19      	ldr	r3, [pc, #100]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 800074a:	2200      	movs	r2, #0
 800074c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000750:	4817      	ldr	r0, [pc, #92]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 8000752:	f001 fc67 	bl	8002024 <HAL_ADC_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800075c:	f000 fdc6 	bl	80012ec <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000760:	2300      	movs	r3, #0
 8000762:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000764:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000768:	4619      	mov	r1, r3
 800076a:	4811      	ldr	r0, [pc, #68]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 800076c:	f002 ffba 	bl	80036e4 <HAL_ADCEx_MultiModeConfigChannel>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000776:	f000 fdb9 	bl	80012ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800077a:	4b0e      	ldr	r3, [pc, #56]	@ (80007b4 <MX_ADC1_Init+0xec>)
 800077c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800077e:	2306      	movs	r3, #6
 8000780:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000782:	2300      	movs	r3, #0
 8000784:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000786:	237f      	movs	r3, #127	@ 0x7f
 8000788:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800078a:	2304      	movs	r3, #4
 800078c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800078e:	2300      	movs	r3, #0
 8000790:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000792:	1d3b      	adds	r3, r7, #4
 8000794:	4619      	mov	r1, r3
 8000796:	4806      	ldr	r0, [pc, #24]	@ (80007b0 <MX_ADC1_Init+0xe8>)
 8000798:	f002 fa76 	bl	8002c88 <HAL_ADC_ConfigChannel>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80007a2:	f000 fda3 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007a6:	bf00      	nop
 80007a8:	3730      	adds	r7, #48	@ 0x30
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	20000034 	.word	0x20000034
 80007b4:	21800100 	.word	0x21800100

080007b8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b088      	sub	sp, #32
 80007bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007be:	463b      	mov	r3, r7
 80007c0:	2220      	movs	r2, #32
 80007c2:	2100      	movs	r1, #0
 80007c4:	4618      	mov	r0, r3
 80007c6:	f00a f946 	bl	800aa56 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80007ca:	4b2b      	ldr	r3, [pc, #172]	@ (8000878 <MX_ADC2_Init+0xc0>)
 80007cc:	4a2b      	ldr	r2, [pc, #172]	@ (800087c <MX_ADC2_Init+0xc4>)
 80007ce:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007d0:	4b29      	ldr	r3, [pc, #164]	@ (8000878 <MX_ADC2_Init+0xc0>)
 80007d2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80007d6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80007d8:	4b27      	ldr	r3, [pc, #156]	@ (8000878 <MX_ADC2_Init+0xc0>)
 80007da:	2200      	movs	r2, #0
 80007dc:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007de:	4b26      	ldr	r3, [pc, #152]	@ (8000878 <MX_ADC2_Init+0xc0>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80007e4:	4b24      	ldr	r3, [pc, #144]	@ (8000878 <MX_ADC2_Init+0xc0>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007ea:	4b23      	ldr	r3, [pc, #140]	@ (8000878 <MX_ADC2_Init+0xc0>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007f0:	4b21      	ldr	r3, [pc, #132]	@ (8000878 <MX_ADC2_Init+0xc0>)
 80007f2:	2204      	movs	r2, #4
 80007f4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80007f6:	4b20      	ldr	r3, [pc, #128]	@ (8000878 <MX_ADC2_Init+0xc0>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80007fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000878 <MX_ADC2_Init+0xc0>)
 80007fe:	2200      	movs	r2, #0
 8000800:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000802:	4b1d      	ldr	r3, [pc, #116]	@ (8000878 <MX_ADC2_Init+0xc0>)
 8000804:	2201      	movs	r2, #1
 8000806:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000808:	4b1b      	ldr	r3, [pc, #108]	@ (8000878 <MX_ADC2_Init+0xc0>)
 800080a:	2200      	movs	r2, #0
 800080c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000810:	4b19      	ldr	r3, [pc, #100]	@ (8000878 <MX_ADC2_Init+0xc0>)
 8000812:	2200      	movs	r2, #0
 8000814:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000816:	4b18      	ldr	r3, [pc, #96]	@ (8000878 <MX_ADC2_Init+0xc0>)
 8000818:	2200      	movs	r2, #0
 800081a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800081c:	4b16      	ldr	r3, [pc, #88]	@ (8000878 <MX_ADC2_Init+0xc0>)
 800081e:	2200      	movs	r2, #0
 8000820:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000824:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <MX_ADC2_Init+0xc0>)
 8000826:	2200      	movs	r2, #0
 8000828:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800082a:	4b13      	ldr	r3, [pc, #76]	@ (8000878 <MX_ADC2_Init+0xc0>)
 800082c:	2200      	movs	r2, #0
 800082e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000832:	4811      	ldr	r0, [pc, #68]	@ (8000878 <MX_ADC2_Init+0xc0>)
 8000834:	f001 fbf6 	bl	8002024 <HAL_ADC_Init>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800083e:	f000 fd55 	bl	80012ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000842:	4b0f      	ldr	r3, [pc, #60]	@ (8000880 <MX_ADC2_Init+0xc8>)
 8000844:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000846:	2306      	movs	r3, #6
 8000848:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800084a:	2300      	movs	r3, #0
 800084c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800084e:	237f      	movs	r3, #127	@ 0x7f
 8000850:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000852:	2304      	movs	r3, #4
 8000854:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000856:	2300      	movs	r3, #0
 8000858:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800085a:	463b      	mov	r3, r7
 800085c:	4619      	mov	r1, r3
 800085e:	4806      	ldr	r0, [pc, #24]	@ (8000878 <MX_ADC2_Init+0xc0>)
 8000860:	f002 fa12 	bl	8002c88 <HAL_ADC_ConfigChannel>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800086a:	f000 fd3f 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800086e:	bf00      	nop
 8000870:	3720      	adds	r7, #32
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	200000a0 	.word	0x200000a0
 800087c:	50000100 	.word	0x50000100
 8000880:	0c900008 	.word	0x0c900008

08000884 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000888:	4b0f      	ldr	r3, [pc, #60]	@ (80008c8 <MX_COMP2_Init+0x44>)
 800088a:	4a10      	ldr	r2, [pc, #64]	@ (80008cc <MX_COMP2_Init+0x48>)
 800088c:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800088e:	4b0e      	ldr	r3, [pc, #56]	@ (80008c8 <MX_COMP2_Init+0x44>)
 8000890:	2200      	movs	r2, #0
 8000892:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000894:	4b0c      	ldr	r3, [pc, #48]	@ (80008c8 <MX_COMP2_Init+0x44>)
 8000896:	2240      	movs	r2, #64	@ 0x40
 8000898:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800089a:	4b0b      	ldr	r3, [pc, #44]	@ (80008c8 <MX_COMP2_Init+0x44>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80008a0:	4b09      	ldr	r3, [pc, #36]	@ (80008c8 <MX_COMP2_Init+0x44>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80008a6:	4b08      	ldr	r3, [pc, #32]	@ (80008c8 <MX_COMP2_Init+0x44>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80008ac:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <MX_COMP2_Init+0x44>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80008b2:	4805      	ldr	r0, [pc, #20]	@ (80008c8 <MX_COMP2_Init+0x44>)
 80008b4:	f003 f96e 	bl	8003b94 <HAL_COMP_Init>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_COMP2_Init+0x3e>
  {
    Error_Handler();
 80008be:	f000 fd15 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	2000010c 	.word	0x2000010c
 80008cc:	40010204 	.word	0x40010204

080008d0 <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 80008d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000914 <MX_COMP3_Init+0x44>)
 80008d6:	4a10      	ldr	r2, [pc, #64]	@ (8000918 <MX_COMP3_Init+0x48>)
 80008d8:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80008da:	4b0e      	ldr	r3, [pc, #56]	@ (8000914 <MX_COMP3_Init+0x44>)
 80008dc:	2200      	movs	r2, #0
 80008de:	605a      	str	r2, [r3, #4]
  hcomp3.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 80008e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000914 <MX_COMP3_Init+0x44>)
 80008e2:	2240      	movs	r2, #64	@ 0x40
 80008e4:	609a      	str	r2, [r3, #8]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80008e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000914 <MX_COMP3_Init+0x44>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	611a      	str	r2, [r3, #16]
  hcomp3.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80008ec:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <MX_COMP3_Init+0x44>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	60da      	str	r2, [r3, #12]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80008f2:	4b08      	ldr	r3, [pc, #32]	@ (8000914 <MX_COMP3_Init+0x44>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	615a      	str	r2, [r3, #20]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80008f8:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <MX_COMP3_Init+0x44>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 80008fe:	4805      	ldr	r0, [pc, #20]	@ (8000914 <MX_COMP3_Init+0x44>)
 8000900:	f003 f948 	bl	8003b94 <HAL_COMP_Init>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_COMP3_Init+0x3e>
  {
    Error_Handler();
 800090a:	f000 fcef 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 800090e:	bf00      	nop
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	20000130 	.word	0x20000130
 8000918:	40010208 	.word	0x40010208

0800091c <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8000920:	4b0f      	ldr	r3, [pc, #60]	@ (8000960 <MX_COMP4_Init+0x44>)
 8000922:	4a10      	ldr	r2, [pc, #64]	@ (8000964 <MX_COMP4_Init+0x48>)
 8000924:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000926:	4b0e      	ldr	r3, [pc, #56]	@ (8000960 <MX_COMP4_Init+0x44>)
 8000928:	2200      	movs	r2, #0
 800092a:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 800092c:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <MX_COMP4_Init+0x44>)
 800092e:	2250      	movs	r2, #80	@ 0x50
 8000930:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000932:	4b0b      	ldr	r3, [pc, #44]	@ (8000960 <MX_COMP4_Init+0x44>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000938:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <MX_COMP4_Init+0x44>)
 800093a:	2200      	movs	r2, #0
 800093c:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800093e:	4b08      	ldr	r3, [pc, #32]	@ (8000960 <MX_COMP4_Init+0x44>)
 8000940:	2200      	movs	r2, #0
 8000942:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000944:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <MX_COMP4_Init+0x44>)
 8000946:	2200      	movs	r2, #0
 8000948:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 800094a:	4805      	ldr	r0, [pc, #20]	@ (8000960 <MX_COMP4_Init+0x44>)
 800094c:	f003 f922 	bl	8003b94 <HAL_COMP_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 8000956:	f000 fcc9 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000154 	.word	0x20000154
 8000964:	4001020c 	.word	0x4001020c

08000968 <MX_COMP6_Init>:
  * @brief COMP6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP6_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP6_Init 0 */

  /* USER CODE BEGIN COMP6_Init 1 */

  /* USER CODE END COMP6_Init 1 */
  hcomp6.Instance = COMP6;
 800096c:	4b0f      	ldr	r3, [pc, #60]	@ (80009ac <MX_COMP6_Init+0x44>)
 800096e:	4a10      	ldr	r2, [pc, #64]	@ (80009b0 <MX_COMP6_Init+0x48>)
 8000970:	601a      	str	r2, [r3, #0]
  hcomp6.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000972:	4b0e      	ldr	r3, [pc, #56]	@ (80009ac <MX_COMP6_Init+0x44>)
 8000974:	2200      	movs	r2, #0
 8000976:	605a      	str	r2, [r3, #4]
  hcomp6.Init.InputMinus = COMP_INPUT_MINUS_DAC2_CH1;
 8000978:	4b0c      	ldr	r3, [pc, #48]	@ (80009ac <MX_COMP6_Init+0x44>)
 800097a:	2250      	movs	r2, #80	@ 0x50
 800097c:	609a      	str	r2, [r3, #8]
  hcomp6.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800097e:	4b0b      	ldr	r3, [pc, #44]	@ (80009ac <MX_COMP6_Init+0x44>)
 8000980:	2200      	movs	r2, #0
 8000982:	611a      	str	r2, [r3, #16]
  hcomp6.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000984:	4b09      	ldr	r3, [pc, #36]	@ (80009ac <MX_COMP6_Init+0x44>)
 8000986:	2200      	movs	r2, #0
 8000988:	60da      	str	r2, [r3, #12]
  hcomp6.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800098a:	4b08      	ldr	r3, [pc, #32]	@ (80009ac <MX_COMP6_Init+0x44>)
 800098c:	2200      	movs	r2, #0
 800098e:	615a      	str	r2, [r3, #20]
  hcomp6.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000990:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <MX_COMP6_Init+0x44>)
 8000992:	2200      	movs	r2, #0
 8000994:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp6) != HAL_OK)
 8000996:	4805      	ldr	r0, [pc, #20]	@ (80009ac <MX_COMP6_Init+0x44>)
 8000998:	f003 f8fc 	bl	8003b94 <HAL_COMP_Init>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_COMP6_Init+0x3e>
  {
    Error_Handler();
 80009a2:	f000 fca3 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN COMP6_Init 2 */

  /* USER CODE END COMP6_Init 2 */

}
 80009a6:	bf00      	nop
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	20000178 	.word	0x20000178
 80009b0:	40010214 	.word	0x40010214

080009b4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b08c      	sub	sp, #48	@ 0x30
 80009b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80009ba:	463b      	mov	r3, r7
 80009bc:	2230      	movs	r2, #48	@ 0x30
 80009be:	2100      	movs	r1, #0
 80009c0:	4618      	mov	r0, r3
 80009c2:	f00a f848 	bl	800aa56 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80009c6:	4b16      	ldr	r3, [pc, #88]	@ (8000a20 <MX_DAC1_Init+0x6c>)
 80009c8:	4a16      	ldr	r2, [pc, #88]	@ (8000a24 <MX_DAC1_Init+0x70>)
 80009ca:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80009cc:	4814      	ldr	r0, [pc, #80]	@ (8000a20 <MX_DAC1_Init+0x6c>)
 80009ce:	f003 fb8a 	bl	80040e6 <HAL_DAC_Init>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80009d8:	f000 fc88 	bl	80012ec <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80009dc:	2302      	movs	r3, #2
 80009de:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80009e0:	2300      	movs	r3, #0
 80009e2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80009e4:	2300      	movs	r3, #0
 80009e6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80009e8:	2300      	movs	r3, #0
 80009ea:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80009ec:	2300      	movs	r3, #0
 80009ee:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80009f0:	2300      	movs	r3, #0
 80009f2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80009f4:	2302      	movs	r3, #2
 80009f6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 80009f8:	2302      	movs	r3, #2
 80009fa:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80009fc:	2300      	movs	r3, #0
 80009fe:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000a00:	463b      	mov	r3, r7
 8000a02:	2200      	movs	r2, #0
 8000a04:	4619      	mov	r1, r3
 8000a06:	4806      	ldr	r0, [pc, #24]	@ (8000a20 <MX_DAC1_Init+0x6c>)
 8000a08:	f003 fb90 	bl	800412c <HAL_DAC_ConfigChannel>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000a12:	f000 fc6b 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000a16:	bf00      	nop
 8000a18:	3730      	adds	r7, #48	@ 0x30
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	2000019c 	.word	0x2000019c
 8000a24:	50000800 	.word	0x50000800

08000a28 <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08c      	sub	sp, #48	@ 0x30
 8000a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000a2e:	463b      	mov	r3, r7
 8000a30:	2230      	movs	r2, #48	@ 0x30
 8000a32:	2100      	movs	r1, #0
 8000a34:	4618      	mov	r0, r3
 8000a36:	f00a f80e 	bl	800aa56 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8000a3a:	4b16      	ldr	r3, [pc, #88]	@ (8000a94 <MX_DAC2_Init+0x6c>)
 8000a3c:	4a16      	ldr	r2, [pc, #88]	@ (8000a98 <MX_DAC2_Init+0x70>)
 8000a3e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8000a40:	4814      	ldr	r0, [pc, #80]	@ (8000a94 <MX_DAC2_Init+0x6c>)
 8000a42:	f003 fb50 	bl	80040e6 <HAL_DAC_Init>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8000a4c:	f000 fc4e 	bl	80012ec <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000a50:	2302      	movs	r3, #2
 8000a52:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000a54:	2300      	movs	r3, #0
 8000a56:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000a60:	2300      	movs	r3, #0
 8000a62:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000a64:	2300      	movs	r3, #0
 8000a66:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000a70:	2300      	movs	r3, #0
 8000a72:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000a74:	463b      	mov	r3, r7
 8000a76:	2200      	movs	r2, #0
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4806      	ldr	r0, [pc, #24]	@ (8000a94 <MX_DAC2_Init+0x6c>)
 8000a7c:	f003 fb56 	bl	800412c <HAL_DAC_ConfigChannel>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 8000a86:	f000 fc31 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8000a8a:	bf00      	nop
 8000a8c:	3730      	adds	r7, #48	@ 0x30
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	200001b0 	.word	0x200001b0
 8000a98:	50000c00 	.word	0x50000c00

08000a9c <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b08c      	sub	sp, #48	@ 0x30
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000aa2:	463b      	mov	r3, r7
 8000aa4:	2230      	movs	r2, #48	@ 0x30
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f009 ffd4 	bl	800aa56 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8000aae:	4b1b      	ldr	r3, [pc, #108]	@ (8000b1c <MX_DAC3_Init+0x80>)
 8000ab0:	4a1b      	ldr	r2, [pc, #108]	@ (8000b20 <MX_DAC3_Init+0x84>)
 8000ab2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8000ab4:	4819      	ldr	r0, [pc, #100]	@ (8000b1c <MX_DAC3_Init+0x80>)
 8000ab6:	f003 fb16 	bl	80040e6 <HAL_DAC_Init>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8000ac0:	f000 fc14 	bl	80012ec <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000acc:	2300      	movs	r3, #0
 8000ace:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000adc:	2302      	movs	r3, #2
 8000ade:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000ae8:	463b      	mov	r3, r7
 8000aea:	2200      	movs	r2, #0
 8000aec:	4619      	mov	r1, r3
 8000aee:	480b      	ldr	r0, [pc, #44]	@ (8000b1c <MX_DAC3_Init+0x80>)
 8000af0:	f003 fb1c 	bl	800412c <HAL_DAC_ConfigChannel>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8000afa:	f000 fbf7 	bl	80012ec <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000afe:	463b      	mov	r3, r7
 8000b00:	2210      	movs	r2, #16
 8000b02:	4619      	mov	r1, r3
 8000b04:	4805      	ldr	r0, [pc, #20]	@ (8000b1c <MX_DAC3_Init+0x80>)
 8000b06:	f003 fb11 	bl	800412c <HAL_DAC_ConfigChannel>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_DAC3_Init+0x78>
  {
    Error_Handler();
 8000b10:	f000 fbec 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8000b14:	bf00      	nop
 8000b16:	3730      	adds	r7, #48	@ 0x30
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	200001c4 	.word	0x200001c4
 8000b20:	50001000 	.word	0x50001000

08000b24 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b0ac      	sub	sp, #176	@ 0xb0
 8000b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8000b2a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000b2e:	2200      	movs	r2, #0
 8000b30:	601a      	str	r2, [r3, #0]
 8000b32:	605a      	str	r2, [r3, #4]
 8000b34:	609a      	str	r2, [r3, #8]
 8000b36:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 8000b38:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]
 8000b46:	611a      	str	r2, [r3, #16]
 8000b48:	615a      	str	r2, [r3, #20]
 8000b4a:	619a      	str	r2, [r3, #24]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8000b4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b50:	2260      	movs	r2, #96	@ 0x60
 8000b52:	2100      	movs	r1, #0
 8000b54:	4618      	mov	r0, r3
 8000b56:	f009 ff7e 	bl	800aa56 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8000b5a:	1d3b      	adds	r3, r7, #4
 8000b5c:	2220      	movs	r2, #32
 8000b5e:	2100      	movs	r1, #0
 8000b60:	4618      	mov	r0, r3
 8000b62:	f009 ff78 	bl	800aa56 <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8000b66:	4bc3      	ldr	r3, [pc, #780]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000b68:	4ac3      	ldr	r2, [pc, #780]	@ (8000e78 <MX_HRTIM1_Init+0x354>)
 8000b6a:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8000b6c:	4bc1      	ldr	r3, [pc, #772]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8000b72:	4bc0      	ldr	r3, [pc, #768]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8000b78:	48be      	ldr	r0, [pc, #760]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000b7a:	f003 ff27 	bl	80049cc <HAL_HRTIM_Init>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <MX_HRTIM1_Init+0x64>
  {
    Error_Handler();
 8000b84:	f000 fbb2 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 8000b88:	210c      	movs	r1, #12
 8000b8a:	48ba      	ldr	r0, [pc, #744]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000b8c:	f003 ffee 	bl	8004b6c <HAL_HRTIM_DLLCalibrationStart>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_HRTIM1_Init+0x76>
  {
    Error_Handler();
 8000b96:	f000 fba9 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8000b9a:	210a      	movs	r1, #10
 8000b9c:	48b5      	ldr	r0, [pc, #724]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000b9e:	f004 f83d 	bl	8004c1c <HAL_HRTIM_PollForDLLCalibration>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_HRTIM1_Init+0x88>
  {
    Error_Handler();
 8000ba8:	f000 fba0 	bl	80012ec <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFDF;
 8000bac:	f64f 73df 	movw	r3, #65503	@ 0xffdf
 8000bb0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8000bc0:	2308      	movs	r3, #8
 8000bc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8000bc6:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000bca:	461a      	mov	r2, r3
 8000bcc:	2100      	movs	r1, #0
 8000bce:	48a9      	ldr	r0, [pc, #676]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000bd0:	f004 f858 	bl	8004c84 <HAL_HRTIM_TimeBaseConfig>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_HRTIM1_Init+0xba>
  {
    Error_Handler();
 8000bda:	f000 fb87 	bl	80012ec <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 8000bde:	2300      	movs	r3, #0
 8000be0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 8000be4:	2300      	movs	r3, #0
 8000be6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 8000bea:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000bee:	461a      	mov	r2, r3
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	48a0      	ldr	r0, [pc, #640]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000bf4:	f004 f8fb 	bl	8004dee <HAL_HRTIM_WaveformTimerControl>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_HRTIM1_Init+0xde>
  {
    Error_Handler();
 8000bfe:	f000 fb75 	bl	80012ec <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8000c02:	2300      	movs	r3, #0
 8000c04:	627b      	str	r3, [r7, #36]	@ 0x24
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8000c06:	2300      	movs	r3, #0
 8000c08:	62bb      	str	r3, [r7, #40]	@ 0x28
  pTimerCfg.DMASrcAddress = 0x0000;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pTimerCfg.DMADstAddress = 0x0000;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	633b      	str	r3, [r7, #48]	@ 0x30
  pTimerCfg.DMASize = 0x1;
 8000c12:	2301      	movs	r3, #1
 8000c14:	637b      	str	r3, [r7, #52]	@ 0x34
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8000c16:	2300      	movs	r3, #0
 8000c18:	63bb      	str	r3, [r7, #56]	@ 0x38
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	643b      	str	r3, [r7, #64]	@ 0x40
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8000c22:	2300      	movs	r3, #0
 8000c24:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8000c26:	2300      	movs	r3, #0
 8000c28:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8000c32:	2300      	movs	r3, #0
 8000c34:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8000c36:	2300      	movs	r3, #0
 8000c38:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8000c42:	2300      	movs	r3, #0
 8000c44:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 8000c46:	2300      	movs	r3, #0
 8000c48:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8000c52:	2300      	movs	r3, #0
 8000c54:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8000c56:	2300      	movs	r3, #0
 8000c58:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8000c60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c64:	461a      	mov	r2, r3
 8000c66:	2100      	movs	r1, #0
 8000c68:	4882      	ldr	r0, [pc, #520]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000c6a:	f004 f833 	bl	8004cd4 <HAL_HRTIM_WaveformTimerConfig>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <MX_HRTIM1_Init+0x154>
  {
    Error_Handler();
 8000c74:	f000 fb3a 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 8000c78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	2102      	movs	r1, #2
 8000c80:	487c      	ldr	r0, [pc, #496]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000c82:	f004 f827 	bl	8004cd4 <HAL_HRTIM_WaveformTimerConfig>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_HRTIM1_Init+0x16c>
  {
    Error_Handler();
 8000c8c:	f000 fb2e 	bl	80012ec <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8000c90:	2300      	movs	r3, #0
 8000c92:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 8000c94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c98:	461a      	mov	r2, r3
 8000c9a:	2103      	movs	r1, #3
 8000c9c:	4875      	ldr	r0, [pc, #468]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000c9e:	f004 f819 	bl	8004cd4 <HAL_HRTIM_WaveformTimerConfig>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_HRTIM1_Init+0x188>
  {
    Error_Handler();
 8000ca8:	f000 fb20 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8000cac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	2104      	movs	r1, #4
 8000cb4:	486f      	ldr	r0, [pc, #444]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000cb6:	f004 f80d 	bl	8004cd4 <HAL_HRTIM_WaveformTimerConfig>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_HRTIM1_Init+0x1a0>
  {
    Error_Handler();
 8000cc0:	f000 fb14 	bl	80012ec <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_F_DELAYEDPROTECTION_DISABLED;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCfg) != HAL_OK)
 8000cc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ccc:	461a      	mov	r2, r3
 8000cce:	2105      	movs	r1, #5
 8000cd0:	4868      	ldr	r0, [pc, #416]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000cd2:	f003 ffff 	bl	8004cd4 <HAL_HRTIM_WaveformTimerConfig>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <MX_HRTIM1_Init+0x1bc>
  {
    Error_Handler();
 8000cdc:	f000 fb06 	bl	80012ec <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8000cec:	2300      	movs	r3, #0
 8000cee:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8000d00:	1d3b      	adds	r3, r7, #4
 8000d02:	2201      	movs	r2, #1
 8000d04:	2100      	movs	r1, #0
 8000d06:	485b      	ldr	r0, [pc, #364]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000d08:	f004 f8a4 	bl	8004e54 <HAL_HRTIM_WaveformOutputConfig>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_HRTIM1_Init+0x1f2>
  {
    Error_Handler();
 8000d12:	f000 faeb 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8000d16:	1d3b      	adds	r3, r7, #4
 8000d18:	2210      	movs	r2, #16
 8000d1a:	2102      	movs	r1, #2
 8000d1c:	4855      	ldr	r0, [pc, #340]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000d1e:	f004 f899 	bl	8004e54 <HAL_HRTIM_WaveformOutputConfig>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <MX_HRTIM1_Init+0x208>
  {
    Error_Handler();
 8000d28:	f000 fae0 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	2240      	movs	r2, #64	@ 0x40
 8000d30:	2103      	movs	r1, #3
 8000d32:	4850      	ldr	r0, [pc, #320]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000d34:	f004 f88e 	bl	8004e54 <HAL_HRTIM_WaveformOutputConfig>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_HRTIM1_Init+0x21e>
  {
    Error_Handler();
 8000d3e:	f000 fad5 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8000d42:	1d3b      	adds	r3, r7, #4
 8000d44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d48:	2104      	movs	r1, #4
 8000d4a:	484a      	ldr	r0, [pc, #296]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000d4c:	f004 f882 	bl	8004e54 <HAL_HRTIM_WaveformOutputConfig>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <MX_HRTIM1_Init+0x236>
  {
    Error_Handler();
 8000d56:	f000 fac9 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF1, &pOutputCfg) != HAL_OK)
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d60:	2105      	movs	r1, #5
 8000d62:	4844      	ldr	r0, [pc, #272]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000d64:	f004 f876 	bl	8004e54 <HAL_HRTIM_WaveformOutputConfig>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_HRTIM1_Init+0x24e>
  {
    Error_Handler();
 8000d6e:	f000 fabd 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000d72:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000d76:	461a      	mov	r2, r3
 8000d78:	2102      	movs	r1, #2
 8000d7a:	483e      	ldr	r0, [pc, #248]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000d7c:	f003 ff82 	bl	8004c84 <HAL_HRTIM_TimeBaseConfig>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_HRTIM1_Init+0x266>
  {
    Error_Handler();
 8000d86:	f000 fab1 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCtl) != HAL_OK)
 8000d8a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000d8e:	461a      	mov	r2, r3
 8000d90:	2102      	movs	r1, #2
 8000d92:	4838      	ldr	r0, [pc, #224]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000d94:	f004 f82b 	bl	8004dee <HAL_HRTIM_WaveformTimerControl>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_HRTIM1_Init+0x27e>
  {
    Error_Handler();
 8000d9e:	f000 faa5 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8000da2:	1d3b      	adds	r3, r7, #4
 8000da4:	2220      	movs	r2, #32
 8000da6:	2102      	movs	r1, #2
 8000da8:	4832      	ldr	r0, [pc, #200]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000daa:	f004 f853 	bl	8004e54 <HAL_HRTIM_WaveformOutputConfig>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_HRTIM1_Init+0x294>
  {
    Error_Handler();
 8000db4:	f000 fa9a 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 8000db8:	1d3b      	adds	r3, r7, #4
 8000dba:	2280      	movs	r2, #128	@ 0x80
 8000dbc:	2103      	movs	r1, #3
 8000dbe:	482d      	ldr	r0, [pc, #180]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000dc0:	f004 f848 	bl	8004e54 <HAL_HRTIM_WaveformOutputConfig>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_HRTIM1_Init+0x2aa>
  {
    Error_Handler();
 8000dca:	f000 fa8f 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF2, &pOutputCfg) != HAL_OK)
 8000dce:	1d3b      	adds	r3, r7, #4
 8000dd0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000dd4:	2105      	movs	r1, #5
 8000dd6:	4827      	ldr	r0, [pc, #156]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000dd8:	f004 f83c 	bl	8004e54 <HAL_HRTIM_WaveformOutputConfig>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_HRTIM1_Init+0x2c2>
  {
    Error_Handler();
 8000de2:	f000 fa83 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 8000de6:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000dea:	461a      	mov	r2, r3
 8000dec:	2103      	movs	r1, #3
 8000dee:	4821      	ldr	r0, [pc, #132]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000df0:	f003 ff48 	bl	8004c84 <HAL_HRTIM_TimeBaseConfig>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_HRTIM1_Init+0x2da>
  {
    Error_Handler();
 8000dfa:	f000 fa77 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCtl) != HAL_OK)
 8000dfe:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000e02:	461a      	mov	r2, r3
 8000e04:	2103      	movs	r1, #3
 8000e06:	481b      	ldr	r0, [pc, #108]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000e08:	f003 fff1 	bl	8004dee <HAL_HRTIM_WaveformTimerControl>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <MX_HRTIM1_Init+0x2f2>
  {
    Error_Handler();
 8000e12:	f000 fa6b 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8000e16:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	2104      	movs	r1, #4
 8000e1e:	4815      	ldr	r0, [pc, #84]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000e20:	f003 ff30 	bl	8004c84 <HAL_HRTIM_TimeBaseConfig>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_HRTIM1_Init+0x30a>
  {
    Error_Handler();
 8000e2a:	f000 fa5f 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCtl) != HAL_OK)
 8000e2e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000e32:	461a      	mov	r2, r3
 8000e34:	2104      	movs	r1, #4
 8000e36:	480f      	ldr	r0, [pc, #60]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000e38:	f003 ffd9 	bl	8004dee <HAL_HRTIM_WaveformTimerControl>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_HRTIM1_Init+0x322>
  {
    Error_Handler();
 8000e42:	f000 fa53 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimeBaseCfg) != HAL_OK)
 8000e46:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	2105      	movs	r1, #5
 8000e4e:	4809      	ldr	r0, [pc, #36]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000e50:	f003 ff18 	bl	8004c84 <HAL_HRTIM_TimeBaseConfig>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_HRTIM1_Init+0x33a>
  {
    Error_Handler();
 8000e5a:	f000 fa47 	bl	80012ec <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCtl) != HAL_OK)
 8000e5e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000e62:	461a      	mov	r2, r3
 8000e64:	2105      	movs	r1, #5
 8000e66:	4803      	ldr	r0, [pc, #12]	@ (8000e74 <MX_HRTIM1_Init+0x350>)
 8000e68:	f003 ffc1 	bl	8004dee <HAL_HRTIM_WaveformTimerControl>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d006      	beq.n	8000e80 <MX_HRTIM1_Init+0x35c>
 8000e72:	e003      	b.n	8000e7c <MX_HRTIM1_Init+0x358>
 8000e74:	200001d8 	.word	0x200001d8
 8000e78:	40016800 	.word	0x40016800
  {
    Error_Handler();
 8000e7c:	f000 fa36 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8000e80:	4803      	ldr	r0, [pc, #12]	@ (8000e90 <MX_HRTIM1_Init+0x36c>)
 8000e82:	f000 fc37 	bl	80016f4 <HAL_HRTIM_MspPostInit>

}
 8000e86:	bf00      	nop
 8000e88:	37b0      	adds	r7, #176	@ 0xb0
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	200001d8 	.word	0x200001d8

08000e94 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
 8000ea2:	609a      	str	r2, [r3, #8]
 8000ea4:	60da      	str	r2, [r3, #12]
 8000ea6:	611a      	str	r2, [r3, #16]
 8000ea8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 8000eaa:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000eae:	f7ff fb43 	bl	8000538 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000eb2:	2002      	movs	r0, #2
 8000eb4:	f7ff fb28 	bl	8000508 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB4   ------> UCPD1_CC2
  PB6   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8000eb8:	2310      	movs	r3, #16
 8000eba:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec4:	463b      	mov	r3, r7
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4808      	ldr	r0, [pc, #32]	@ (8000eec <MX_UCPD1_Init+0x58>)
 8000eca:	f008 febc 	bl	8009c46 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000ece:	2340      	movs	r3, #64	@ 0x40
 8000ed0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eda:	463b      	mov	r3, r7
 8000edc:	4619      	mov	r1, r3
 8000ede:	4803      	ldr	r0, [pc, #12]	@ (8000eec <MX_UCPD1_Init+0x58>)
 8000ee0:	f008 feb1 	bl	8009c46 <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8000ee4:	bf00      	nop
 8000ee6:	3718      	adds	r7, #24
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	48000400 	.word	0x48000400

08000ef0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ef4:	4b22      	ldr	r3, [pc, #136]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000ef6:	4a23      	ldr	r2, [pc, #140]	@ (8000f84 <MX_USART3_UART_Init+0x94>)
 8000ef8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000efa:	4b21      	ldr	r3, [pc, #132]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000efc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f00:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f02:	4b1f      	ldr	r3, [pc, #124]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f08:	4b1d      	ldr	r3, [pc, #116]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f14:	4b1a      	ldr	r3, [pc, #104]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000f16:	220c      	movs	r2, #12
 8000f18:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f1a:	4b19      	ldr	r3, [pc, #100]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f20:	4b17      	ldr	r3, [pc, #92]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f26:	4b16      	ldr	r3, [pc, #88]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV4;
 8000f2c:	4b14      	ldr	r3, [pc, #80]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000f2e:	2202      	movs	r2, #2
 8000f30:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f32:	4b13      	ldr	r3, [pc, #76]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f38:	4811      	ldr	r0, [pc, #68]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000f3a:	f007 fb0d 	bl	8008558 <HAL_UART_Init>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000f44:	f000 f9d2 	bl	80012ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f48:	2100      	movs	r1, #0
 8000f4a:	480d      	ldr	r0, [pc, #52]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000f4c:	f008 fc65 	bl	800981a <HAL_UARTEx_SetTxFifoThreshold>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000f56:	f000 f9c9 	bl	80012ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4808      	ldr	r0, [pc, #32]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000f5e:	f008 fc9a 	bl	8009896 <HAL_UARTEx_SetRxFifoThreshold>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000f68:	f000 f9c0 	bl	80012ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000f6c:	4804      	ldr	r0, [pc, #16]	@ (8000f80 <MX_USART3_UART_Init+0x90>)
 8000f6e:	f008 fc1b 	bl	80097a8 <HAL_UARTEx_DisableFifoMode>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000f78:	f000 f9b8 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	200002d4 	.word	0x200002d4
 8000f84:	40004800 	.word	0x40004800

08000f88 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000f8c:	4b10      	ldr	r3, [pc, #64]	@ (8000fd0 <MX_USB_PCD_Init+0x48>)
 8000f8e:	4a11      	ldr	r2, [pc, #68]	@ (8000fd4 <MX_USB_PCD_Init+0x4c>)
 8000f90:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000f92:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd0 <MX_USB_PCD_Init+0x48>)
 8000f94:	2208      	movs	r2, #8
 8000f96:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000f98:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd0 <MX_USB_PCD_Init+0x48>)
 8000f9a:	2202      	movs	r2, #2
 8000f9c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd0 <MX_USB_PCD_Init+0x48>)
 8000fa0:	2202      	movs	r2, #2
 8000fa2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8000fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd0 <MX_USB_PCD_Init+0x48>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000faa:	4b09      	ldr	r3, [pc, #36]	@ (8000fd0 <MX_USB_PCD_Init+0x48>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000fb0:	4b07      	ldr	r3, [pc, #28]	@ (8000fd0 <MX_USB_PCD_Init+0x48>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000fb6:	4b06      	ldr	r3, [pc, #24]	@ (8000fd0 <MX_USB_PCD_Init+0x48>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000fbc:	4804      	ldr	r0, [pc, #16]	@ (8000fd0 <MX_USB_PCD_Init+0x48>)
 8000fbe:	f004 ff85 	bl	8005ecc <HAL_PCD_Init>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8000fc8:	f000 f990 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000fcc:	bf00      	nop
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20000368 	.word	0x20000368
 8000fd4:	40005c00 	.word	0x40005c00

08000fd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b08a      	sub	sp, #40	@ 0x28
 8000fdc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fde:	f107 0314 	add.w	r3, r7, #20
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	605a      	str	r2, [r3, #4]
 8000fe8:	609a      	str	r2, [r3, #8]
 8000fea:	60da      	str	r2, [r3, #12]
 8000fec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fee:	4b61      	ldr	r3, [pc, #388]	@ (8001174 <MX_GPIO_Init+0x19c>)
 8000ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff2:	4a60      	ldr	r2, [pc, #384]	@ (8001174 <MX_GPIO_Init+0x19c>)
 8000ff4:	f043 0304 	orr.w	r3, r3, #4
 8000ff8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ffa:	4b5e      	ldr	r3, [pc, #376]	@ (8001174 <MX_GPIO_Init+0x19c>)
 8000ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffe:	f003 0304 	and.w	r3, r3, #4
 8001002:	613b      	str	r3, [r7, #16]
 8001004:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001006:	4b5b      	ldr	r3, [pc, #364]	@ (8001174 <MX_GPIO_Init+0x19c>)
 8001008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100a:	4a5a      	ldr	r2, [pc, #360]	@ (8001174 <MX_GPIO_Init+0x19c>)
 800100c:	f043 0301 	orr.w	r3, r3, #1
 8001010:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001012:	4b58      	ldr	r3, [pc, #352]	@ (8001174 <MX_GPIO_Init+0x19c>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800101e:	4b55      	ldr	r3, [pc, #340]	@ (8001174 <MX_GPIO_Init+0x19c>)
 8001020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001022:	4a54      	ldr	r2, [pc, #336]	@ (8001174 <MX_GPIO_Init+0x19c>)
 8001024:	f043 0302 	orr.w	r3, r3, #2
 8001028:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800102a:	4b52      	ldr	r3, [pc, #328]	@ (8001174 <MX_GPIO_Init+0x19c>)
 800102c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800102e:	f003 0302 	and.w	r3, r3, #2
 8001032:	60bb      	str	r3, [r7, #8]
 8001034:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001036:	4b4f      	ldr	r3, [pc, #316]	@ (8001174 <MX_GPIO_Init+0x19c>)
 8001038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800103a:	4a4e      	ldr	r2, [pc, #312]	@ (8001174 <MX_GPIO_Init+0x19c>)
 800103c:	f043 0308 	orr.w	r3, r3, #8
 8001040:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001042:	4b4c      	ldr	r3, [pc, #304]	@ (8001174 <MX_GPIO_Init+0x19c>)
 8001044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001046:	f003 0308 	and.w	r3, r3, #8
 800104a:	607b      	str	r3, [r7, #4]
 800104c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|BUCKBOOST_USBPD_EN_Pin|USBPD_1A_PROTECT_Pin, GPIO_PIN_RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	f24d 0108 	movw	r1, #53256	@ 0xd008
 8001054:	4848      	ldr	r0, [pc, #288]	@ (8001178 <MX_GPIO_Init+0x1a0>)
 8001056:	f003 fc7d 	bl	8004954 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|LD2_Pin, GPIO_PIN_RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	f248 0130 	movw	r1, #32816	@ 0x8030
 8001060:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001064:	f003 fc76 	bl	8004954 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD5_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001068:	2200      	movs	r2, #0
 800106a:	21a2      	movs	r1, #162	@ 0xa2
 800106c:	4843      	ldr	r0, [pc, #268]	@ (800117c <MX_GPIO_Init+0x1a4>)
 800106e:	f003 fc71 	bl	8004954 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USBPD_550mA_PROTECT_GPIO_Port, USBPD_550mA_PROTECT_Pin, GPIO_PIN_RESET);
 8001072:	2200      	movs	r2, #0
 8001074:	2104      	movs	r1, #4
 8001076:	4842      	ldr	r0, [pc, #264]	@ (8001180 <MX_GPIO_Init+0x1a8>)
 8001078:	f003 fc6c 	bl	8004954 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOYSTICK_SEL_Pin JOYSTICK_LEFT_Pin JOYSTICK_DOWN_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_SEL_Pin|JOYSTICK_LEFT_Pin|JOYSTICK_DOWN_Pin;
 800107c:	f242 0330 	movw	r3, #8240	@ 0x2030
 8001080:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001082:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001086:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001088:	2301      	movs	r3, #1
 800108a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	4619      	mov	r1, r3
 8001092:	4839      	ldr	r0, [pc, #228]	@ (8001178 <MX_GPIO_Init+0x1a0>)
 8001094:	f003 fac4 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUCKBOOST_LOAD_1_Pin BUCKBOOST_LOAD_2_Pin BUCKBOOST_USBPD_EN_Pin USBPD_1A_PROTECT_Pin */
  GPIO_InitStruct.Pin = BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|BUCKBOOST_USBPD_EN_Pin|USBPD_1A_PROTECT_Pin;
 8001098:	f24d 0308 	movw	r3, #53256	@ 0xd008
 800109c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800109e:	2301      	movs	r3, #1
 80010a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a6:	2300      	movs	r3, #0
 80010a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010aa:	f107 0314 	add.w	r3, r7, #20
 80010ae:	4619      	mov	r1, r3
 80010b0:	4831      	ldr	r0, [pc, #196]	@ (8001178 <MX_GPIO_Init+0x1a0>)
 80010b2:	f003 fab5 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|LD2_Pin;
 80010b6:	f248 0330 	movw	r3, #32816	@ 0x8030
 80010ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010bc:	2301      	movs	r3, #1
 80010be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c4:	2300      	movs	r3, #0
 80010c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c8:	f107 0314 	add.w	r3, r7, #20
 80010cc:	4619      	mov	r1, r3
 80010ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d2:	f003 faa5 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD5_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD5_Pin|LD4_Pin;
 80010d6:	23a2      	movs	r3, #162	@ 0xa2
 80010d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010da:	2301      	movs	r3, #1
 80010dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010de:	2300      	movs	r3, #0
 80010e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e2:	2300      	movs	r3, #0
 80010e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e6:	f107 0314 	add.w	r3, r7, #20
 80010ea:	4619      	mov	r1, r3
 80010ec:	4823      	ldr	r0, [pc, #140]	@ (800117c <MX_GPIO_Init+0x1a4>)
 80010ee:	f003 fa97 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOYSTICK_RIGHT_Pin JOYSTICK_UP_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_RIGHT_Pin|JOYSTICK_UP_Pin;
 80010f2:	f240 4304 	movw	r3, #1028	@ 0x404
 80010f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010f8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010fe:	2301      	movs	r3, #1
 8001100:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4619      	mov	r1, r3
 8001108:	481c      	ldr	r0, [pc, #112]	@ (800117c <MX_GPIO_Init+0x1a4>)
 800110a:	f003 fa89 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : USBPD_550mA_PROTECT_Pin */
  GPIO_InitStruct.Pin = USBPD_550mA_PROTECT_Pin;
 800110e:	2304      	movs	r3, #4
 8001110:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001112:	2301      	movs	r3, #1
 8001114:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	2300      	movs	r3, #0
 8001118:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111a:	2300      	movs	r3, #0
 800111c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USBPD_550mA_PROTECT_GPIO_Port, &GPIO_InitStruct);
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	4619      	mov	r1, r3
 8001124:	4816      	ldr	r0, [pc, #88]	@ (8001180 <MX_GPIO_Init+0x1a8>)
 8001126:	f003 fa7b 	bl	8004620 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800112a:	2200      	movs	r2, #0
 800112c:	2100      	movs	r1, #0
 800112e:	2008      	movs	r0, #8
 8001130:	f002 ffa5 	bl	800407e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001134:	2008      	movs	r0, #8
 8001136:	f002 ffbc 	bl	80040b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2100      	movs	r1, #0
 800113e:	200a      	movs	r0, #10
 8001140:	f002 ff9d 	bl	800407e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001144:	200a      	movs	r0, #10
 8001146:	f002 ffb4 	bl	80040b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800114a:	2200      	movs	r2, #0
 800114c:	2100      	movs	r1, #0
 800114e:	2017      	movs	r0, #23
 8001150:	f002 ff95 	bl	800407e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001154:	2017      	movs	r0, #23
 8001156:	f002 ffac 	bl	80040b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800115a:	2200      	movs	r2, #0
 800115c:	2100      	movs	r1, #0
 800115e:	2028      	movs	r0, #40	@ 0x28
 8001160:	f002 ff8d 	bl	800407e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001164:	2028      	movs	r0, #40	@ 0x28
 8001166:	f002 ffa4 	bl	80040b2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800116a:	bf00      	nop
 800116c:	3728      	adds	r7, #40	@ 0x28
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40021000 	.word	0x40021000
 8001178:	48000800 	.word	0x48000800
 800117c:	48000400 	.word	0x48000400
 8001180:	48000c00 	.word	0x48000c00

08001184 <CenterGlass>:

/* USER CODE BEGIN 4 */
void CenterGlass(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 int centering=1;
 800118a:	2301      	movs	r3, #1
 800118c:	607b      	str	r3, [r7, #4]
  HAL_ADC_Start(&hadc2);
 800118e:	4852      	ldr	r0, [pc, #328]	@ (80012d8 <CenterGlass+0x154>)
 8001190:	f001 f904 	bl	800239c <HAL_ADC_Start>
  int value=0;
 8001194:	2300      	movs	r3, #0
 8001196:	603b      	str	r3, [r7, #0]
  while(!HAL_ADC_PollForConversion(&hadc2, 2))
 8001198:	bf00      	nop
 800119a:	2102      	movs	r1, #2
 800119c:	484e      	ldr	r0, [pc, #312]	@ (80012d8 <CenterGlass+0x154>)
 800119e:	f001 f9e1 	bl	8002564 <HAL_ADC_PollForConversion>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d0f8      	beq.n	800119a <CenterGlass+0x16>
  {

  }
	value= HAL_ADC_GetValue(&hadc2);
 80011a8:	484b      	ldr	r0, [pc, #300]	@ (80012d8 <CenterGlass+0x154>)
 80011aa:	f001 fae1 	bl	8002770 <HAL_ADC_GetValue>
 80011ae:	4603      	mov	r3, r0
 80011b0:	603b      	str	r3, [r7, #0]
	while (centering !=0)
 80011b2:	e087      	b.n	80012c4 <CenterGlass+0x140>
	{
	 if(HAL_ADC_PollForConversion(&hadc2, 2))
 80011b4:	2102      	movs	r1, #2
 80011b6:	4848      	ldr	r0, [pc, #288]	@ (80012d8 <CenterGlass+0x154>)
 80011b8:	f001 f9d4 	bl	8002564 <HAL_ADC_PollForConversion>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d007      	beq.n	80011d2 <CenterGlass+0x4e>
	     {
	    	value= HAL_ADC_GetValue(&hadc2);
 80011c2:	4845      	ldr	r0, [pc, #276]	@ (80012d8 <CenterGlass+0x154>)
 80011c4:	f001 fad4 	bl	8002770 <HAL_ADC_GetValue>
 80011c8:	4603      	mov	r3, r0
 80011ca:	603b      	str	r3, [r7, #0]
		    HAL_ADC_Start(&hadc2);
 80011cc:	4842      	ldr	r0, [pc, #264]	@ (80012d8 <CenterGlass+0x154>)
 80011ce:	f001 f8e5 	bl	800239c <HAL_ADC_Start>
	     }
	     if(MoveRight && value>SetPoint )
 80011d2:	4b42      	ldr	r3, [pc, #264]	@ (80012dc <CenterGlass+0x158>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d00b      	beq.n	80011f2 <CenterGlass+0x6e>
 80011da:	4b41      	ldr	r3, [pc, #260]	@ (80012e0 <CenterGlass+0x15c>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	683a      	ldr	r2, [r7, #0]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	dd06      	ble.n	80011f2 <CenterGlass+0x6e>
	     {
	    	 MoveRight=0;
 80011e4:	4b3d      	ldr	r3, [pc, #244]	@ (80012dc <CenterGlass+0x158>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	701a      	strb	r2, [r3, #0]
	    	 MoveLeft=0;
 80011ea:	4b3e      	ldr	r3, [pc, #248]	@ (80012e4 <CenterGlass+0x160>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	701a      	strb	r2, [r3, #0]
 80011f0:	e038      	b.n	8001264 <CenterGlass+0xe0>
	     }
	     else if(MoveLeft && value<SetPoint)
 80011f2:	4b3c      	ldr	r3, [pc, #240]	@ (80012e4 <CenterGlass+0x160>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d00b      	beq.n	8001212 <CenterGlass+0x8e>
 80011fa:	4b39      	ldr	r3, [pc, #228]	@ (80012e0 <CenterGlass+0x15c>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	683a      	ldr	r2, [r7, #0]
 8001200:	429a      	cmp	r2, r3
 8001202:	da06      	bge.n	8001212 <CenterGlass+0x8e>
	     {
	    	 MoveRight=0;
 8001204:	4b35      	ldr	r3, [pc, #212]	@ (80012dc <CenterGlass+0x158>)
 8001206:	2200      	movs	r2, #0
 8001208:	701a      	strb	r2, [r3, #0]
	    	 MoveLeft=0;
 800120a:	4b36      	ldr	r3, [pc, #216]	@ (80012e4 <CenterGlass+0x160>)
 800120c:	2200      	movs	r2, #0
 800120e:	701a      	strb	r2, [r3, #0]
 8001210:	e028      	b.n	8001264 <CenterGlass+0xe0>
	     }
	     else if(MoveRight==0 && MoveLeft==0)
 8001212:	4b32      	ldr	r3, [pc, #200]	@ (80012dc <CenterGlass+0x158>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d124      	bne.n	8001264 <CenterGlass+0xe0>
 800121a:	4b32      	ldr	r3, [pc, #200]	@ (80012e4 <CenterGlass+0x160>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d120      	bne.n	8001264 <CenterGlass+0xe0>
	     {
	    	 if(value<(SetPoint-dh))
 8001222:	4b2f      	ldr	r3, [pc, #188]	@ (80012e0 <CenterGlass+0x15c>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	4b30      	ldr	r3, [pc, #192]	@ (80012e8 <CenterGlass+0x164>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	683a      	ldr	r2, [r7, #0]
 800122e:	429a      	cmp	r2, r3
 8001230:	da08      	bge.n	8001244 <CenterGlass+0xc0>
	    	  {
	    		 	 MoveLeft=0;
 8001232:	4b2c      	ldr	r3, [pc, #176]	@ (80012e4 <CenterGlass+0x160>)
 8001234:	2200      	movs	r2, #0
 8001236:	701a      	strb	r2, [r3, #0]
	    	     	MoveRight=1;
 8001238:	4b28      	ldr	r3, [pc, #160]	@ (80012dc <CenterGlass+0x158>)
 800123a:	2201      	movs	r2, #1
 800123c:	701a      	strb	r2, [r3, #0]
	    	     	centering=1;
 800123e:	2301      	movs	r3, #1
 8001240:	607b      	str	r3, [r7, #4]
 8001242:	e00f      	b.n	8001264 <CenterGlass+0xe0>
	    	  }
	    	 else if(value>SetPoint+dh)
 8001244:	4b26      	ldr	r3, [pc, #152]	@ (80012e0 <CenterGlass+0x15c>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4b27      	ldr	r3, [pc, #156]	@ (80012e8 <CenterGlass+0x164>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4413      	add	r3, r2
 800124e:	683a      	ldr	r2, [r7, #0]
 8001250:	429a      	cmp	r2, r3
 8001252:	dd07      	ble.n	8001264 <CenterGlass+0xe0>
	    	{
	    		 MoveLeft=1;
 8001254:	4b23      	ldr	r3, [pc, #140]	@ (80012e4 <CenterGlass+0x160>)
 8001256:	2201      	movs	r2, #1
 8001258:	701a      	strb	r2, [r3, #0]
	    		 MoveRight=0;
 800125a:	4b20      	ldr	r3, [pc, #128]	@ (80012dc <CenterGlass+0x158>)
 800125c:	2200      	movs	r2, #0
 800125e:	701a      	strb	r2, [r3, #0]
	    		 centering=1;
 8001260:	2301      	movs	r3, #1
 8001262:	607b      	str	r3, [r7, #4]
	    	}
	     }
		  	 	  if( MoveRight)// L == 1 || MoveLeft)
 8001264:	4b1d      	ldr	r3, [pc, #116]	@ (80012dc <CenterGlass+0x158>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d00c      	beq.n	8001286 <CenterGlass+0x102>
		  	 	  {

		  	 		  HAL_GPIO_WritePin(GPIOA,  GPIO_PIN_4,1);
 800126c:	2201      	movs	r2, #1
 800126e:	2110      	movs	r1, #16
 8001270:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001274:	f003 fb6e 	bl	8004954 <HAL_GPIO_WritePin>
		  	 		HAL_GPIO_WritePin(GPIOA,  GPIO_PIN_5,0);
 8001278:	2200      	movs	r2, #0
 800127a:	2120      	movs	r1, #32
 800127c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001280:	f003 fb68 	bl	8004954 <HAL_GPIO_WritePin>
 8001284:	e01e      	b.n	80012c4 <CenterGlass+0x140>

		  	 	  }
		  	 	  else if ( MoveLeft) //R == 1 || MoveRight)
 8001286:	4b17      	ldr	r3, [pc, #92]	@ (80012e4 <CenterGlass+0x160>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d00c      	beq.n	80012a8 <CenterGlass+0x124>
		  	 	  {
		  	 		 HAL_GPIO_WritePin(GPIOA,  GPIO_PIN_4,0);
 800128e:	2200      	movs	r2, #0
 8001290:	2110      	movs	r1, #16
 8001292:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001296:	f003 fb5d 	bl	8004954 <HAL_GPIO_WritePin>
		  	 		HAL_GPIO_WritePin(GPIOA,  GPIO_PIN_5,1);
 800129a:	2201      	movs	r2, #1
 800129c:	2120      	movs	r1, #32
 800129e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012a2:	f003 fb57 	bl	8004954 <HAL_GPIO_WritePin>
 80012a6:	e00d      	b.n	80012c4 <CenterGlass+0x140>

		  	 	  }
		  	 	  else
		  	 	  {
		  	 		HAL_GPIO_WritePin(GPIOA,  GPIO_PIN_4,0);
 80012a8:	2200      	movs	r2, #0
 80012aa:	2110      	movs	r1, #16
 80012ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012b0:	f003 fb50 	bl	8004954 <HAL_GPIO_WritePin>
		  	 		HAL_GPIO_WritePin(GPIOA,  GPIO_PIN_5,0);
 80012b4:	2200      	movs	r2, #0
 80012b6:	2120      	movs	r1, #32
 80012b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012bc:	f003 fb4a 	bl	8004954 <HAL_GPIO_WritePin>
		  	 		centering=0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	607b      	str	r3, [r7, #4]
	while (centering !=0)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	f47f af74 	bne.w	80011b4 <CenterGlass+0x30>

		  	 	  }
	}
}
 80012cc:	bf00      	nop
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	200000a0 	.word	0x200000a0
 80012dc:	20000030 	.word	0x20000030
 80012e0:	20000000 	.word	0x20000000
 80012e4:	20000031 	.word	0x20000031
 80012e8:	20000004 	.word	0x20000004

080012ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012f0:	b672      	cpsid	i
}
 80012f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f4:	bf00      	nop
 80012f6:	e7fd      	b.n	80012f4 <Error_Handler+0x8>

080012f8 <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012fe:	4b0f      	ldr	r3, [pc, #60]	@ (800133c <HAL_MspInit+0x44>)
 8001300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001302:	4a0e      	ldr	r2, [pc, #56]	@ (800133c <HAL_MspInit+0x44>)
 8001304:	f043 0301 	orr.w	r3, r3, #1
 8001308:	6613      	str	r3, [r2, #96]	@ 0x60
 800130a:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <HAL_MspInit+0x44>)
 800130c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	607b      	str	r3, [r7, #4]
 8001314:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001316:	4b09      	ldr	r3, [pc, #36]	@ (800133c <HAL_MspInit+0x44>)
 8001318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800131a:	4a08      	ldr	r2, [pc, #32]	@ (800133c <HAL_MspInit+0x44>)
 800131c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001320:	6593      	str	r3, [r2, #88]	@ 0x58
 8001322:	4b06      	ldr	r3, [pc, #24]	@ (800133c <HAL_MspInit+0x44>)
 8001324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800132a:	603b      	str	r3, [r7, #0]
 800132c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	40021000 	.word	0x40021000

08001340 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b0a2      	sub	sp, #136	@ 0x88
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001348:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]
 8001356:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001358:	f107 0320 	add.w	r3, r7, #32
 800135c:	2254      	movs	r2, #84	@ 0x54
 800135e:	2100      	movs	r1, #0
 8001360:	4618      	mov	r0, r3
 8001362:	f009 fb78 	bl	800aa56 <memset>
  if(hadc->Instance==ADC1)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800136e:	d15e      	bne.n	800142e <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001370:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001374:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001376:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800137a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800137c:	f107 0320 	add.w	r3, r7, #32
 8001380:	4618      	mov	r0, r3
 8001382:	f006 fe9b 	bl	80080bc <HAL_RCCEx_PeriphCLKConfig>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800138c:	f7ff ffae 	bl	80012ec <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001390:	4b4e      	ldr	r3, [pc, #312]	@ (80014cc <HAL_ADC_MspInit+0x18c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	3301      	adds	r3, #1
 8001396:	4a4d      	ldr	r2, [pc, #308]	@ (80014cc <HAL_ADC_MspInit+0x18c>)
 8001398:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800139a:	4b4c      	ldr	r3, [pc, #304]	@ (80014cc <HAL_ADC_MspInit+0x18c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d10b      	bne.n	80013ba <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80013a2:	4b4b      	ldr	r3, [pc, #300]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 80013a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a6:	4a4a      	ldr	r2, [pc, #296]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 80013a8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ae:	4b48      	ldr	r3, [pc, #288]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 80013b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013b6:	61fb      	str	r3, [r7, #28]
 80013b8:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ba:	4b45      	ldr	r3, [pc, #276]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 80013bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013be:	4a44      	ldr	r2, [pc, #272]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 80013c0:	f043 0304 	orr.w	r3, r3, #4
 80013c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013c6:	4b42      	ldr	r3, [pc, #264]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 80013c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ca:	f003 0304 	and.w	r3, r3, #4
 80013ce:	61bb      	str	r3, [r7, #24]
 80013d0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d2:	4b3f      	ldr	r3, [pc, #252]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 80013d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d6:	4a3e      	ldr	r2, [pc, #248]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013de:	4b3c      	ldr	r3, [pc, #240]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 80013e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	617b      	str	r3, [r7, #20]
 80013e8:	697b      	ldr	r3, [r7, #20]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = USBPD_VIN_Pin;
 80013ea:	2304      	movs	r3, #4
 80013ec:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ee:	2303      	movs	r3, #3
 80013f0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(USBPD_VIN_GPIO_Port, &GPIO_InitStruct);
 80013f6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80013fa:	4619      	mov	r1, r3
 80013fc:	4835      	ldr	r0, [pc, #212]	@ (80014d4 <HAL_ADC_MspInit+0x194>)
 80013fe:	f003 f90f 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCKBOOST_VIN_Pin|BUCKBOOST_I_IN_AVG_Pin|BUCKBOOST_VOUT_Pin;
 8001402:	230e      	movs	r3, #14
 8001404:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001406:	2303      	movs	r3, #3
 8001408:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001412:	4619      	mov	r1, r3
 8001414:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001418:	f003 f902 	bl	8004620 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800141c:	2200      	movs	r2, #0
 800141e:	2100      	movs	r1, #0
 8001420:	2012      	movs	r0, #18
 8001422:	f002 fe2c 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001426:	2012      	movs	r0, #18
 8001428:	f002 fe43 	bl	80040b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800142c:	e04a      	b.n	80014c4 <HAL_ADC_MspInit+0x184>
  else if(hadc->Instance==ADC2)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a29      	ldr	r2, [pc, #164]	@ (80014d8 <HAL_ADC_MspInit+0x198>)
 8001434:	4293      	cmp	r3, r2
 8001436:	d145      	bne.n	80014c4 <HAL_ADC_MspInit+0x184>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001438:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800143c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800143e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001442:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001444:	f107 0320 	add.w	r3, r7, #32
 8001448:	4618      	mov	r0, r3
 800144a:	f006 fe37 	bl	80080bc <HAL_RCCEx_PeriphCLKConfig>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <HAL_ADC_MspInit+0x118>
      Error_Handler();
 8001454:	f7ff ff4a 	bl	80012ec <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001458:	4b1c      	ldr	r3, [pc, #112]	@ (80014cc <HAL_ADC_MspInit+0x18c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	3301      	adds	r3, #1
 800145e:	4a1b      	ldr	r2, [pc, #108]	@ (80014cc <HAL_ADC_MspInit+0x18c>)
 8001460:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001462:	4b1a      	ldr	r3, [pc, #104]	@ (80014cc <HAL_ADC_MspInit+0x18c>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2b01      	cmp	r3, #1
 8001468:	d10b      	bne.n	8001482 <HAL_ADC_MspInit+0x142>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800146a:	4b19      	ldr	r3, [pc, #100]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 800146c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146e:	4a18      	ldr	r2, [pc, #96]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 8001470:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001474:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001476:	4b16      	ldr	r3, [pc, #88]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 8001478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800147a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001482:	4b13      	ldr	r3, [pc, #76]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001486:	4a12      	ldr	r2, [pc, #72]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800148e:	4b10      	ldr	r3, [pc, #64]	@ (80014d0 <HAL_ADC_MspInit+0x190>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800149a:	2340      	movs	r3, #64	@ 0x40
 800149c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800149e:	2303      	movs	r3, #3
 80014a0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80014aa:	4619      	mov	r1, r3
 80014ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014b0:	f003 f8b6 	bl	8004620 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80014b4:	2200      	movs	r2, #0
 80014b6:	2100      	movs	r1, #0
 80014b8:	2012      	movs	r0, #18
 80014ba:	f002 fde0 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80014be:	2012      	movs	r0, #18
 80014c0:	f002 fdf7 	bl	80040b2 <HAL_NVIC_EnableIRQ>
}
 80014c4:	bf00      	nop
 80014c6:	3788      	adds	r7, #136	@ 0x88
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20000644 	.word	0x20000644
 80014d0:	40021000 	.word	0x40021000
 80014d4:	48000800 	.word	0x48000800
 80014d8:	50000100 	.word	0x50000100

080014dc <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08c      	sub	sp, #48	@ 0x30
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e4:	f107 031c 	add.w	r3, r7, #28
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP2)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a3d      	ldr	r2, [pc, #244]	@ (80015f0 <HAL_COMP_MspInit+0x114>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d119      	bne.n	8001532 <HAL_COMP_MspInit+0x56>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014fe:	4b3d      	ldr	r3, [pc, #244]	@ (80015f4 <HAL_COMP_MspInit+0x118>)
 8001500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001502:	4a3c      	ldr	r2, [pc, #240]	@ (80015f4 <HAL_COMP_MspInit+0x118>)
 8001504:	f043 0301 	orr.w	r3, r3, #1
 8001508:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800150a:	4b3a      	ldr	r3, [pc, #232]	@ (80015f4 <HAL_COMP_MspInit+0x118>)
 800150c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150e:	f003 0301 	and.w	r3, r3, #1
 8001512:	61bb      	str	r3, [r7, #24]
 8001514:	69bb      	ldr	r3, [r7, #24]
    /**COMP2 GPIO Configuration
    PA7     ------> COMP2_INP
    */
    GPIO_InitStruct.Pin = BUCK_RED_SENSE_Pin;
 8001516:	2380      	movs	r3, #128	@ 0x80
 8001518:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800151a:	2303      	movs	r3, #3
 800151c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151e:	2300      	movs	r3, #0
 8001520:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_RED_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001522:	f107 031c 	add.w	r3, r7, #28
 8001526:	4619      	mov	r1, r3
 8001528:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800152c:	f003 f878 	bl	8004620 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP6_MspInit 1 */

  /* USER CODE END COMP6_MspInit 1 */
  }

}
 8001530:	e05a      	b.n	80015e8 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP3)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a30      	ldr	r2, [pc, #192]	@ (80015f8 <HAL_COMP_MspInit+0x11c>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d119      	bne.n	8001570 <HAL_COMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800153c:	4b2d      	ldr	r3, [pc, #180]	@ (80015f4 <HAL_COMP_MspInit+0x118>)
 800153e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001540:	4a2c      	ldr	r2, [pc, #176]	@ (80015f4 <HAL_COMP_MspInit+0x118>)
 8001542:	f043 0301 	orr.w	r3, r3, #1
 8001546:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001548:	4b2a      	ldr	r3, [pc, #168]	@ (80015f4 <HAL_COMP_MspInit+0x118>)
 800154a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154c:	f003 0301 	and.w	r3, r3, #1
 8001550:	617b      	str	r3, [r7, #20]
 8001552:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BUCK_GREEN_SENSE_Pin;
 8001554:	2301      	movs	r3, #1
 8001556:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001558:	2303      	movs	r3, #3
 800155a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155c:	2300      	movs	r3, #0
 800155e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001560:	f107 031c 	add.w	r3, r7, #28
 8001564:	4619      	mov	r1, r3
 8001566:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800156a:	f003 f859 	bl	8004620 <HAL_GPIO_Init>
}
 800156e:	e03b      	b.n	80015e8 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP4)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a21      	ldr	r2, [pc, #132]	@ (80015fc <HAL_COMP_MspInit+0x120>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d118      	bne.n	80015ac <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800157a:	4b1e      	ldr	r3, [pc, #120]	@ (80015f4 <HAL_COMP_MspInit+0x118>)
 800157c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800157e:	4a1d      	ldr	r2, [pc, #116]	@ (80015f4 <HAL_COMP_MspInit+0x118>)
 8001580:	f043 0302 	orr.w	r3, r3, #2
 8001584:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001586:	4b1b      	ldr	r3, [pc, #108]	@ (80015f4 <HAL_COMP_MspInit+0x118>)
 8001588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	613b      	str	r3, [r7, #16]
 8001590:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUCK_BLUE_SENSE_Pin;
 8001592:	2301      	movs	r3, #1
 8001594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001596:	2303      	movs	r3, #3
 8001598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159a:	2300      	movs	r3, #0
 800159c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_SENSE_GPIO_Port, &GPIO_InitStruct);
 800159e:	f107 031c 	add.w	r3, r7, #28
 80015a2:	4619      	mov	r1, r3
 80015a4:	4816      	ldr	r0, [pc, #88]	@ (8001600 <HAL_COMP_MspInit+0x124>)
 80015a6:	f003 f83b 	bl	8004620 <HAL_GPIO_Init>
}
 80015aa:	e01d      	b.n	80015e8 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP6)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a14      	ldr	r2, [pc, #80]	@ (8001604 <HAL_COMP_MspInit+0x128>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d118      	bne.n	80015e8 <HAL_COMP_MspInit+0x10c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b6:	4b0f      	ldr	r3, [pc, #60]	@ (80015f4 <HAL_COMP_MspInit+0x118>)
 80015b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ba:	4a0e      	ldr	r2, [pc, #56]	@ (80015f4 <HAL_COMP_MspInit+0x118>)
 80015bc:	f043 0302 	orr.w	r3, r3, #2
 80015c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015c2:	4b0c      	ldr	r3, [pc, #48]	@ (80015f4 <HAL_COMP_MspInit+0x118>)
 80015c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUCKBOOST_I_IN_SENSE_Pin;
 80015ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80015d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015d4:	2303      	movs	r3, #3
 80015d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCKBOOST_I_IN_SENSE_GPIO_Port, &GPIO_InitStruct);
 80015dc:	f107 031c 	add.w	r3, r7, #28
 80015e0:	4619      	mov	r1, r3
 80015e2:	4807      	ldr	r0, [pc, #28]	@ (8001600 <HAL_COMP_MspInit+0x124>)
 80015e4:	f003 f81c 	bl	8004620 <HAL_GPIO_Init>
}
 80015e8:	bf00      	nop
 80015ea:	3730      	adds	r7, #48	@ 0x30
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	40010204 	.word	0x40010204
 80015f4:	40021000 	.word	0x40021000
 80015f8:	40010208 	.word	0x40010208
 80015fc:	4001020c 	.word	0x4001020c
 8001600:	48000400 	.word	0x48000400
 8001604:	40010214 	.word	0x40010214

08001608 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001608:	b480      	push	{r7}
 800160a:	b087      	sub	sp, #28
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a1c      	ldr	r2, [pc, #112]	@ (8001688 <HAL_DAC_MspInit+0x80>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d10c      	bne.n	8001634 <HAL_DAC_MspInit+0x2c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800161a:	4b1c      	ldr	r3, [pc, #112]	@ (800168c <HAL_DAC_MspInit+0x84>)
 800161c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161e:	4a1b      	ldr	r2, [pc, #108]	@ (800168c <HAL_DAC_MspInit+0x84>)
 8001620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001626:	4b19      	ldr	r3, [pc, #100]	@ (800168c <HAL_DAC_MspInit+0x84>)
 8001628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800162e:	617b      	str	r3, [r7, #20]
 8001630:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }

}
 8001632:	e022      	b.n	800167a <HAL_DAC_MspInit+0x72>
  else if(hdac->Instance==DAC2)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a15      	ldr	r2, [pc, #84]	@ (8001690 <HAL_DAC_MspInit+0x88>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d10c      	bne.n	8001658 <HAL_DAC_MspInit+0x50>
    __HAL_RCC_DAC2_CLK_ENABLE();
 800163e:	4b13      	ldr	r3, [pc, #76]	@ (800168c <HAL_DAC_MspInit+0x84>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001642:	4a12      	ldr	r2, [pc, #72]	@ (800168c <HAL_DAC_MspInit+0x84>)
 8001644:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800164a:	4b10      	ldr	r3, [pc, #64]	@ (800168c <HAL_DAC_MspInit+0x84>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001652:	613b      	str	r3, [r7, #16]
 8001654:	693b      	ldr	r3, [r7, #16]
}
 8001656:	e010      	b.n	800167a <HAL_DAC_MspInit+0x72>
  else if(hdac->Instance==DAC3)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a0d      	ldr	r2, [pc, #52]	@ (8001694 <HAL_DAC_MspInit+0x8c>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d10b      	bne.n	800167a <HAL_DAC_MspInit+0x72>
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001662:	4b0a      	ldr	r3, [pc, #40]	@ (800168c <HAL_DAC_MspInit+0x84>)
 8001664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001666:	4a09      	ldr	r2, [pc, #36]	@ (800168c <HAL_DAC_MspInit+0x84>)
 8001668:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800166c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800166e:	4b07      	ldr	r3, [pc, #28]	@ (800168c <HAL_DAC_MspInit+0x84>)
 8001670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001672:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	68fb      	ldr	r3, [r7, #12]
}
 800167a:	bf00      	nop
 800167c:	371c      	adds	r7, #28
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	50000800 	.word	0x50000800
 800168c:	40021000 	.word	0x40021000
 8001690:	50000c00 	.word	0x50000c00
 8001694:	50001000 	.word	0x50001000

08001698 <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a11      	ldr	r2, [pc, #68]	@ (80016ec <HAL_HRTIM_MspInit+0x54>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d11b      	bne.n	80016e2 <HAL_HRTIM_MspInit+0x4a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 80016aa:	4b11      	ldr	r3, [pc, #68]	@ (80016f0 <HAL_HRTIM_MspInit+0x58>)
 80016ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ae:	4a10      	ldr	r2, [pc, #64]	@ (80016f0 <HAL_HRTIM_MspInit+0x58>)
 80016b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80016b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80016b6:	4b0e      	ldr	r3, [pc, #56]	@ (80016f0 <HAL_HRTIM_MspInit+0x58>)
 80016b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_Master_IRQn, 0, 0);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2100      	movs	r1, #0
 80016c6:	2043      	movs	r0, #67	@ 0x43
 80016c8:	f002 fcd9 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_Master_IRQn);
 80016cc:	2043      	movs	r0, #67	@ 0x43
 80016ce:	f002 fcf0 	bl	80040b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(HRTIM1_TIMF_IRQn, 0, 0);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2100      	movs	r1, #0
 80016d6:	204a      	movs	r0, #74	@ 0x4a
 80016d8:	f002 fcd1 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIMF_IRQn);
 80016dc:	204a      	movs	r0, #74	@ 0x4a
 80016de:	f002 fce8 	bl	80040b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 80016e2:	bf00      	nop
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40016800 	.word	0x40016800
 80016f0:	40021000 	.word	0x40021000

080016f4 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08a      	sub	sp, #40	@ 0x28
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fc:	f107 0314 	add.w	r3, r7, #20
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a37      	ldr	r2, [pc, #220]	@ (80017f0 <HAL_HRTIM_MspPostInit+0xfc>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d167      	bne.n	80017e6 <HAL_HRTIM_MspPostInit+0xf2>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001716:	4b37      	ldr	r3, [pc, #220]	@ (80017f4 <HAL_HRTIM_MspPostInit+0x100>)
 8001718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171a:	4a36      	ldr	r2, [pc, #216]	@ (80017f4 <HAL_HRTIM_MspPostInit+0x100>)
 800171c:	f043 0302 	orr.w	r3, r3, #2
 8001720:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001722:	4b34      	ldr	r3, [pc, #208]	@ (80017f4 <HAL_HRTIM_MspPostInit+0x100>)
 8001724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	613b      	str	r3, [r7, #16]
 800172c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800172e:	4b31      	ldr	r3, [pc, #196]	@ (80017f4 <HAL_HRTIM_MspPostInit+0x100>)
 8001730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001732:	4a30      	ldr	r2, [pc, #192]	@ (80017f4 <HAL_HRTIM_MspPostInit+0x100>)
 8001734:	f043 0304 	orr.w	r3, r3, #4
 8001738:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800173a:	4b2e      	ldr	r3, [pc, #184]	@ (80017f4 <HAL_HRTIM_MspPostInit+0x100>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173e:	f003 0304 	and.w	r3, r3, #4
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001746:	4b2b      	ldr	r3, [pc, #172]	@ (80017f4 <HAL_HRTIM_MspPostInit+0x100>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174a:	4a2a      	ldr	r2, [pc, #168]	@ (80017f4 <HAL_HRTIM_MspPostInit+0x100>)
 800174c:	f043 0301 	orr.w	r3, r3, #1
 8001750:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001752:	4b28      	ldr	r3, [pc, #160]	@ (80017f4 <HAL_HRTIM_MspPostInit+0x100>)
 8001754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> HRTIM1_CHF1
    PC7     ------> HRTIM1_CHF2
    PC8     ------> HRTIM1_CHE1
    PA8     ------> HRTIM1_CHA1
    */
    GPIO_InitStruct.Pin = BUCKBOOST_P1_DRIVE_Pin|BUCKBOOST_N1_DRIVE_Pin|BUCKBOOST_N2_DRIVE_Pin|BUCKBOOST_P2_DRIVE_Pin;
 800175e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001762:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001764:	2302      	movs	r3, #2
 8001766:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001768:	2300      	movs	r3, #0
 800176a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800176c:	2303      	movs	r3, #3
 800176e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001770:	230d      	movs	r3, #13
 8001772:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001774:	f107 0314 	add.w	r3, r7, #20
 8001778:	4619      	mov	r1, r3
 800177a:	481f      	ldr	r0, [pc, #124]	@ (80017f8 <HAL_HRTIM_MspPostInit+0x104>)
 800177c:	f002 ff50 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_RED_DRIVE_Pin|RC_TP4_Pin;
 8001780:	23c0      	movs	r3, #192	@ 0xc0
 8001782:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001784:	2302      	movs	r3, #2
 8001786:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178c:	2303      	movs	r3, #3
 800178e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001790:	230d      	movs	r3, #13
 8001792:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4619      	mov	r1, r3
 800179a:	4818      	ldr	r0, [pc, #96]	@ (80017fc <HAL_HRTIM_MspPostInit+0x108>)
 800179c:	f002 ff40 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_GREEN_DRIVE_Pin;
 80017a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a6:	2302      	movs	r3, #2
 80017a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ae:	2303      	movs	r3, #3
 80017b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_HRTIM1;
 80017b2:	2303      	movs	r3, #3
 80017b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_DRIVE_GPIO_Port, &GPIO_InitStruct);
 80017b6:	f107 0314 	add.w	r3, r7, #20
 80017ba:	4619      	mov	r1, r3
 80017bc:	480f      	ldr	r0, [pc, #60]	@ (80017fc <HAL_HRTIM_MspPostInit+0x108>)
 80017be:	f002 ff2f 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_BLUE_DRIVE_Pin;
 80017c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c8:	2302      	movs	r3, #2
 80017ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017cc:	2300      	movs	r3, #0
 80017ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d0:	2303      	movs	r3, #3
 80017d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 80017d4:	230d      	movs	r3, #13
 80017d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_DRIVE_GPIO_Port, &GPIO_InitStruct);
 80017d8:	f107 0314 	add.w	r3, r7, #20
 80017dc:	4619      	mov	r1, r3
 80017de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017e2:	f002 ff1d 	bl	8004620 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 80017e6:	bf00      	nop
 80017e8:	3728      	adds	r7, #40	@ 0x28
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40016800 	.word	0x40016800
 80017f4:	40021000 	.word	0x40021000
 80017f8:	48000400 	.word	0x48000400
 80017fc:	48000800 	.word	0x48000800

08001800 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b09e      	sub	sp, #120	@ 0x78
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001808:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001818:	f107 0310 	add.w	r3, r7, #16
 800181c:	2254      	movs	r2, #84	@ 0x54
 800181e:	2100      	movs	r1, #0
 8001820:	4618      	mov	r0, r3
 8001822:	f009 f918 	bl	800aa56 <memset>
  if(huart->Instance==USART3)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a23      	ldr	r2, [pc, #140]	@ (80018b8 <HAL_UART_MspInit+0xb8>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d13e      	bne.n	80018ae <HAL_UART_MspInit+0xae>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001830:	2304      	movs	r3, #4
 8001832:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001834:	2300      	movs	r3, #0
 8001836:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001838:	f107 0310 	add.w	r3, r7, #16
 800183c:	4618      	mov	r0, r3
 800183e:	f006 fc3d 	bl	80080bc <HAL_RCCEx_PeriphCLKConfig>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001848:	f7ff fd50 	bl	80012ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800184c:	4b1b      	ldr	r3, [pc, #108]	@ (80018bc <HAL_UART_MspInit+0xbc>)
 800184e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001850:	4a1a      	ldr	r2, [pc, #104]	@ (80018bc <HAL_UART_MspInit+0xbc>)
 8001852:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001856:	6593      	str	r3, [r2, #88]	@ 0x58
 8001858:	4b18      	ldr	r3, [pc, #96]	@ (80018bc <HAL_UART_MspInit+0xbc>)
 800185a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800185c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001864:	4b15      	ldr	r3, [pc, #84]	@ (80018bc <HAL_UART_MspInit+0xbc>)
 8001866:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001868:	4a14      	ldr	r2, [pc, #80]	@ (80018bc <HAL_UART_MspInit+0xbc>)
 800186a:	f043 0304 	orr.w	r3, r3, #4
 800186e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001870:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <HAL_UART_MspInit+0xbc>)
 8001872:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	60bb      	str	r3, [r7, #8]
 800187a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = USART3_TX_Pin|USART3_RX_Pin;
 800187c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001880:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001882:	2302      	movs	r3, #2
 8001884:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001886:	2300      	movs	r3, #0
 8001888:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800188a:	2301      	movs	r3, #1
 800188c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800188e:	2307      	movs	r3, #7
 8001890:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001892:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001896:	4619      	mov	r1, r3
 8001898:	4809      	ldr	r0, [pc, #36]	@ (80018c0 <HAL_UART_MspInit+0xc0>)
 800189a:	f002 fec1 	bl	8004620 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	2100      	movs	r1, #0
 80018a2:	2027      	movs	r0, #39	@ 0x27
 80018a4:	f002 fbeb 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80018a8:	2027      	movs	r0, #39	@ 0x27
 80018aa:	f002 fc02 	bl	80040b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 80018ae:	bf00      	nop
 80018b0:	3778      	adds	r7, #120	@ 0x78
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40004800 	.word	0x40004800
 80018bc:	40021000 	.word	0x40021000
 80018c0:	48000800 	.word	0x48000800

080018c4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b098      	sub	sp, #96	@ 0x60
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018cc:	f107 030c 	add.w	r3, r7, #12
 80018d0:	2254      	movs	r2, #84	@ 0x54
 80018d2:	2100      	movs	r1, #0
 80018d4:	4618      	mov	r0, r3
 80018d6:	f009 f8be 	bl	800aa56 <memset>
  if(hpcd->Instance==USB)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a15      	ldr	r2, [pc, #84]	@ (8001934 <HAL_PCD_MspInit+0x70>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d122      	bne.n	800192a <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80018e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018e8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80018ea:	2300      	movs	r3, #0
 80018ec:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ee:	f107 030c 	add.w	r3, r7, #12
 80018f2:	4618      	mov	r0, r3
 80018f4:	f006 fbe2 	bl	80080bc <HAL_RCCEx_PeriphCLKConfig>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 80018fe:	f7ff fcf5 	bl	80012ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001902:	4b0d      	ldr	r3, [pc, #52]	@ (8001938 <HAL_PCD_MspInit+0x74>)
 8001904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001906:	4a0c      	ldr	r2, [pc, #48]	@ (8001938 <HAL_PCD_MspInit+0x74>)
 8001908:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800190c:	6593      	str	r3, [r2, #88]	@ 0x58
 800190e:	4b0a      	ldr	r3, [pc, #40]	@ (8001938 <HAL_PCD_MspInit+0x74>)
 8001910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001912:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001916:	60bb      	str	r3, [r7, #8]
 8001918:	68bb      	ldr	r3, [r7, #8]
    /* USB interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_IRQn, 0, 0);
 800191a:	2200      	movs	r2, #0
 800191c:	2100      	movs	r1, #0
 800191e:	2013      	movs	r0, #19
 8001920:	f002 fbad 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 8001924:	2013      	movs	r0, #19
 8001926:	f002 fbc4 	bl	80040b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USB_MspInit 1 */

  }

}
 800192a:	bf00      	nop
 800192c:	3760      	adds	r7, #96	@ 0x60
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40005c00 	.word	0x40005c00
 8001938:	40021000 	.word	0x40021000

0800193c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001940:	bf00      	nop
 8001942:	e7fd      	b.n	8001940 <NMI_Handler+0x4>

08001944 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001948:	bf00      	nop
 800194a:	e7fd      	b.n	8001948 <HardFault_Handler+0x4>

0800194c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001950:	bf00      	nop
 8001952:	e7fd      	b.n	8001950 <MemManage_Handler+0x4>

08001954 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001958:	bf00      	nop
 800195a:	e7fd      	b.n	8001958 <BusFault_Handler+0x4>

0800195c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001960:	bf00      	nop
 8001962:	e7fd      	b.n	8001960 <UsageFault_Handler+0x4>

08001964 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr

08001972 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001984:	bf00      	nop
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001992:	f000 f8e9 	bl	8001b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}

0800199a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_RIGHT_Pin);
 800199e:	2004      	movs	r0, #4
 80019a0:	f002 fff0 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80019a4:	bf00      	nop
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_LEFT_Pin);
 80019ac:	2010      	movs	r0, #16
 80019ae:	f002 ffe9 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}
	...

080019b8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80019bc:	4803      	ldr	r0, [pc, #12]	@ (80019cc <ADC1_2_IRQHandler+0x14>)
 80019be:	f000 fee5 	bl	800278c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80019c2:	4803      	ldr	r0, [pc, #12]	@ (80019d0 <ADC1_2_IRQHandler+0x18>)
 80019c4:	f000 fee2 	bl	800278c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80019c8:	bf00      	nop
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20000034 	.word	0x20000034
 80019d0:	200000a0 	.word	0x200000a0

080019d4 <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt remap.
  */
void USB_HP_IRQHandler(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80019d8:	4802      	ldr	r0, [pc, #8]	@ (80019e4 <USB_HP_IRQHandler+0x10>)
 80019da:	f004 fb45 	bl	8006068 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	20000368 	.word	0x20000368

080019e8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_DOWN_Pin);
 80019ec:	2020      	movs	r0, #32
 80019ee:	f002 ffc9 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80019fc:	4802      	ldr	r0, [pc, #8]	@ (8001a08 <USART3_IRQHandler+0x10>)
 80019fe:	f006 fdfb 	bl	80085f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001a02:	bf00      	nop
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	200002d4 	.word	0x200002d4

08001a0c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_UP_Pin);
 8001a10:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001a14:	f002 ffb6 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_SEL_Pin);
 8001a18:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001a1c:	f002 ffb2 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <HRTIM1_Master_IRQHandler>:

/**
  * @brief This function handles HRTIM master timer global interrupt.
  */
void HRTIM1_Master_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_Master_IRQn 0 */

  /* USER CODE END HRTIM1_Master_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_MASTER);
 8001a28:	2106      	movs	r1, #6
 8001a2a:	4802      	ldr	r0, [pc, #8]	@ (8001a34 <HRTIM1_Master_IRQHandler+0x10>)
 8001a2c:	f003 fa43 	bl	8004eb6 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_Master_IRQn 1 */

  /* USER CODE END HRTIM1_Master_IRQn 1 */
}
 8001a30:	bf00      	nop
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	200001d8 	.word	0x200001d8

08001a38 <HRTIM1_TIMF_IRQHandler>:

/**
  * @brief This function handles HRTIM timer F global interrupt.
  */
void HRTIM1_TIMF_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 0 */

  /* USER CODE END HRTIM1_TIMF_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_TIMER_F);
 8001a3c:	2105      	movs	r1, #5
 8001a3e:	4802      	ldr	r0, [pc, #8]	@ (8001a48 <HRTIM1_TIMF_IRQHandler+0x10>)
 8001a40:	f003 fa39 	bl	8004eb6 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 1 */

  /* USER CODE END HRTIM1_TIMF_IRQn 1 */
}
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	200001d8 	.word	0x200001d8

08001a4c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001a50:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <SystemInit+0x20>)
 8001a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a56:	4a05      	ldr	r2, [pc, #20]	@ (8001a6c <SystemInit+0x20>)
 8001a58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	e000ed00 	.word	0xe000ed00

08001a70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a70:	480d      	ldr	r0, [pc, #52]	@ (8001aa8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a72:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a74:	f7ff ffea 	bl	8001a4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a78:	480c      	ldr	r0, [pc, #48]	@ (8001aac <LoopForever+0x6>)
  ldr r1, =_edata
 8001a7a:	490d      	ldr	r1, [pc, #52]	@ (8001ab0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a7c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ab4 <LoopForever+0xe>)
  movs r3, #0
 8001a7e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001a80:	e002      	b.n	8001a88 <LoopCopyDataInit>

08001a82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a86:	3304      	adds	r3, #4

08001a88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a8c:	d3f9      	bcc.n	8001a82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a90:	4c0a      	ldr	r4, [pc, #40]	@ (8001abc <LoopForever+0x16>)
  movs r3, #0
 8001a92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a94:	e001      	b.n	8001a9a <LoopFillZerobss>

08001a96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a98:	3204      	adds	r2, #4

08001a9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a9c:	d3fb      	bcc.n	8001a96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a9e:	f008 ffe3 	bl	800aa68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001aa2:	f7fe fd61 	bl	8000568 <main>

08001aa6 <LoopForever>:

LoopForever:
    b LoopForever
 8001aa6:	e7fe      	b.n	8001aa6 <LoopForever>
  ldr   r0, =_estack
 8001aa8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001aac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab0:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001ab4:	0800ab18 	.word	0x0800ab18
  ldr r2, =_sbss
 8001ab8:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001abc:	2000064c 	.word	0x2000064c

08001ac0 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ac0:	e7fe      	b.n	8001ac0 <ADC3_IRQHandler>

08001ac2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b082      	sub	sp, #8
 8001ac6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001acc:	2003      	movs	r0, #3
 8001ace:	f002 facb 	bl	8004068 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ad2:	2000      	movs	r0, #0
 8001ad4:	f000 f80e 	bl	8001af4 <HAL_InitTick>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d002      	beq.n	8001ae4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	71fb      	strb	r3, [r7, #7]
 8001ae2:	e001      	b.n	8001ae8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ae4:	f7ff fc08 	bl	80012f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ae8:	79fb      	ldrb	r3, [r7, #7]

}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001afc:	2300      	movs	r3, #0
 8001afe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001b00:	4b16      	ldr	r3, [pc, #88]	@ (8001b5c <HAL_InitTick+0x68>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d022      	beq.n	8001b4e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001b08:	4b15      	ldr	r3, [pc, #84]	@ (8001b60 <HAL_InitTick+0x6c>)
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	4b13      	ldr	r3, [pc, #76]	@ (8001b5c <HAL_InitTick+0x68>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001b14:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f002 fad6 	bl	80040ce <HAL_SYSTICK_Config>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d10f      	bne.n	8001b48 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2b0f      	cmp	r3, #15
 8001b2c:	d809      	bhi.n	8001b42 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	6879      	ldr	r1, [r7, #4]
 8001b32:	f04f 30ff 	mov.w	r0, #4294967295
 8001b36:	f002 faa2 	bl	800407e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b64 <HAL_InitTick+0x70>)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6013      	str	r3, [r2, #0]
 8001b40:	e007      	b.n	8001b52 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	73fb      	strb	r3, [r7, #15]
 8001b46:	e004      	b.n	8001b52 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	73fb      	strb	r3, [r7, #15]
 8001b4c:	e001      	b.n	8001b52 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3710      	adds	r7, #16
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20000010 	.word	0x20000010
 8001b60:	20000008 	.word	0x20000008
 8001b64:	2000000c 	.word	0x2000000c

08001b68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b6c:	4b05      	ldr	r3, [pc, #20]	@ (8001b84 <HAL_IncTick+0x1c>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	4b05      	ldr	r3, [pc, #20]	@ (8001b88 <HAL_IncTick+0x20>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4413      	add	r3, r2
 8001b76:	4a03      	ldr	r2, [pc, #12]	@ (8001b84 <HAL_IncTick+0x1c>)
 8001b78:	6013      	str	r3, [r2, #0]
}
 8001b7a:	bf00      	nop
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr
 8001b84:	20000648 	.word	0x20000648
 8001b88:	20000010 	.word	0x20000010

08001b8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b90:	4b03      	ldr	r3, [pc, #12]	@ (8001ba0 <HAL_GetTick+0x14>)
 8001b92:	681b      	ldr	r3, [r3, #0]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	20000648 	.word	0x20000648

08001ba4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	431a      	orrs	r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	609a      	str	r2, [r3, #8]
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b083      	sub	sp, #12
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
 8001bd2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	431a      	orrs	r2, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	609a      	str	r2, [r3, #8]
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b087      	sub	sp, #28
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]
 8001c18:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	3360      	adds	r3, #96	@ 0x60
 8001c1e:	461a      	mov	r2, r3
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	4413      	add	r3, r2
 8001c26:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	4b08      	ldr	r3, [pc, #32]	@ (8001c50 <LL_ADC_SetOffset+0x44>)
 8001c2e:	4013      	ands	r3, r2
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001c36:	683a      	ldr	r2, [r7, #0]
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001c44:	bf00      	nop
 8001c46:	371c      	adds	r7, #28
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	03fff000 	.word	0x03fff000

08001c54 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b085      	sub	sp, #20
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	3360      	adds	r3, #96	@ 0x60
 8001c62:	461a      	mov	r2, r3
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	4413      	add	r3, r2
 8001c6a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3714      	adds	r7, #20
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b087      	sub	sp, #28
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	3360      	adds	r3, #96	@ 0x60
 8001c90:	461a      	mov	r2, r3
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	4413      	add	r3, r2
 8001c98:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	431a      	orrs	r2, r3
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001caa:	bf00      	nop
 8001cac:	371c      	adds	r7, #28
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	b087      	sub	sp, #28
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	60f8      	str	r0, [r7, #12]
 8001cbe:	60b9      	str	r1, [r7, #8]
 8001cc0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	3360      	adds	r3, #96	@ 0x60
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	4413      	add	r3, r2
 8001cce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	431a      	orrs	r2, r3
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001ce0:	bf00      	nop
 8001ce2:	371c      	adds	r7, #28
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b087      	sub	sp, #28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	3360      	adds	r3, #96	@ 0x60
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	4413      	add	r3, r2
 8001d04:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	431a      	orrs	r2, r3
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001d16:	bf00      	nop
 8001d18:	371c      	adds	r7, #28
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr

08001d22 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001d22:	b480      	push	{r7}
 8001d24:	b083      	sub	sp, #12
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
 8001d2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	695b      	ldr	r3, [r3, #20]
 8001d30:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	431a      	orrs	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	615a      	str	r2, [r3, #20]
}
 8001d3c:	bf00      	nop
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d101      	bne.n	8001d60 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e000      	b.n	8001d62 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b087      	sub	sp, #28
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	60f8      	str	r0, [r7, #12]
 8001d76:	60b9      	str	r1, [r7, #8]
 8001d78:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	3330      	adds	r3, #48	@ 0x30
 8001d7e:	461a      	mov	r2, r3
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	0a1b      	lsrs	r3, r3, #8
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	f003 030c 	and.w	r3, r3, #12
 8001d8a:	4413      	add	r3, r2
 8001d8c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	f003 031f 	and.w	r3, r3, #31
 8001d98:	211f      	movs	r1, #31
 8001d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	401a      	ands	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	0e9b      	lsrs	r3, r3, #26
 8001da6:	f003 011f 	and.w	r1, r3, #31
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	f003 031f 	and.w	r3, r3, #31
 8001db0:	fa01 f303 	lsl.w	r3, r1, r3
 8001db4:	431a      	orrs	r2, r3
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001dba:	bf00      	nop
 8001dbc:	371c      	adds	r7, #28
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	b083      	sub	sp, #12
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dd2:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e000      	b.n	8001de0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001dde:	2300      	movs	r3, #0
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b087      	sub	sp, #28
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	3314      	adds	r3, #20
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	0e5b      	lsrs	r3, r3, #25
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	f003 0304 	and.w	r3, r3, #4
 8001e08:	4413      	add	r3, r2
 8001e0a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	0d1b      	lsrs	r3, r3, #20
 8001e14:	f003 031f 	and.w	r3, r3, #31
 8001e18:	2107      	movs	r1, #7
 8001e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	401a      	ands	r2, r3
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	0d1b      	lsrs	r3, r3, #20
 8001e26:	f003 031f 	and.w	r3, r3, #31
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e30:	431a      	orrs	r2, r3
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001e36:	bf00      	nop
 8001e38:	371c      	adds	r7, #28
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
	...

08001e44 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	401a      	ands	r2, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f003 0318 	and.w	r3, r3, #24
 8001e66:	4908      	ldr	r1, [pc, #32]	@ (8001e88 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001e68:	40d9      	lsrs	r1, r3
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	400b      	ands	r3, r1
 8001e6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e72:	431a      	orrs	r2, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001e7a:	bf00      	nop
 8001e7c:	3714      	adds	r7, #20
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	0007ffff 	.word	0x0007ffff

08001e8c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f003 031f 	and.w	r3, r3, #31
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001ed4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	6093      	str	r3, [r2, #8]
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001ef8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001efc:	d101      	bne.n	8001f02 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001efe:	2301      	movs	r3, #1
 8001f00:	e000      	b.n	8001f04 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001f20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f24:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001f4c:	d101      	bne.n	8001f52 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e000      	b.n	8001f54 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001f52:	2300      	movs	r3, #0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001f70:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f74:	f043 0201 	orr.w	r2, r3, #1
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d101      	bne.n	8001fa0 <LL_ADC_IsEnabled+0x18>
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e000      	b.n	8001fa2 <LL_ADC_IsEnabled+0x1a>
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001fbe:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001fc2:	f043 0204 	orr.w	r2, r3, #4
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr

08001fd6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	b083      	sub	sp, #12
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f003 0304 	and.w	r3, r3, #4
 8001fe6:	2b04      	cmp	r3, #4
 8001fe8:	d101      	bne.n	8001fee <LL_ADC_REG_IsConversionOngoing+0x18>
 8001fea:	2301      	movs	r3, #1
 8001fec:	e000      	b.n	8001ff0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 0308 	and.w	r3, r3, #8
 800200c:	2b08      	cmp	r3, #8
 800200e:	d101      	bne.n	8002014 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002010:	2301      	movs	r3, #1
 8002012:	e000      	b.n	8002016 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
	...

08002024 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002024:	b590      	push	{r4, r7, lr}
 8002026:	b089      	sub	sp, #36	@ 0x24
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800202c:	2300      	movs	r3, #0
 800202e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002030:	2300      	movs	r3, #0
 8002032:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e1a9      	b.n	8002392 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002048:	2b00      	cmp	r3, #0
 800204a:	d109      	bne.n	8002060 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f7ff f977 	bl	8001340 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff ff3f 	bl	8001ee8 <LL_ADC_IsDeepPowerDownEnabled>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d004      	beq.n	800207a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff ff25 	bl	8001ec4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff ff5a 	bl	8001f38 <LL_ADC_IsInternalRegulatorEnabled>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d115      	bne.n	80020b6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f7ff ff3e 	bl	8001f10 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002094:	4b9c      	ldr	r3, [pc, #624]	@ (8002308 <HAL_ADC_Init+0x2e4>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	099b      	lsrs	r3, r3, #6
 800209a:	4a9c      	ldr	r2, [pc, #624]	@ (800230c <HAL_ADC_Init+0x2e8>)
 800209c:	fba2 2303 	umull	r2, r3, r2, r3
 80020a0:	099b      	lsrs	r3, r3, #6
 80020a2:	3301      	adds	r3, #1
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80020a8:	e002      	b.n	80020b0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	3b01      	subs	r3, #1
 80020ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d1f9      	bne.n	80020aa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff ff3c 	bl	8001f38 <LL_ADC_IsInternalRegulatorEnabled>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d10d      	bne.n	80020e2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ca:	f043 0210 	orr.w	r2, r3, #16
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020d6:	f043 0201 	orr.w	r2, r3, #1
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff ff75 	bl	8001fd6 <LL_ADC_REG_IsConversionOngoing>
 80020ec:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020f2:	f003 0310 	and.w	r3, r3, #16
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f040 8142 	bne.w	8002380 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	f040 813e 	bne.w	8002380 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002108:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800210c:	f043 0202 	orr.w	r2, r3, #2
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4618      	mov	r0, r3
 800211a:	f7ff ff35 	bl	8001f88 <LL_ADC_IsEnabled>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d141      	bne.n	80021a8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800212c:	d004      	beq.n	8002138 <HAL_ADC_Init+0x114>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a77      	ldr	r2, [pc, #476]	@ (8002310 <HAL_ADC_Init+0x2ec>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d10f      	bne.n	8002158 <HAL_ADC_Init+0x134>
 8002138:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800213c:	f7ff ff24 	bl	8001f88 <LL_ADC_IsEnabled>
 8002140:	4604      	mov	r4, r0
 8002142:	4873      	ldr	r0, [pc, #460]	@ (8002310 <HAL_ADC_Init+0x2ec>)
 8002144:	f7ff ff20 	bl	8001f88 <LL_ADC_IsEnabled>
 8002148:	4603      	mov	r3, r0
 800214a:	4323      	orrs	r3, r4
 800214c:	2b00      	cmp	r3, #0
 800214e:	bf0c      	ite	eq
 8002150:	2301      	moveq	r3, #1
 8002152:	2300      	movne	r3, #0
 8002154:	b2db      	uxtb	r3, r3
 8002156:	e012      	b.n	800217e <HAL_ADC_Init+0x15a>
 8002158:	486e      	ldr	r0, [pc, #440]	@ (8002314 <HAL_ADC_Init+0x2f0>)
 800215a:	f7ff ff15 	bl	8001f88 <LL_ADC_IsEnabled>
 800215e:	4604      	mov	r4, r0
 8002160:	486d      	ldr	r0, [pc, #436]	@ (8002318 <HAL_ADC_Init+0x2f4>)
 8002162:	f7ff ff11 	bl	8001f88 <LL_ADC_IsEnabled>
 8002166:	4603      	mov	r3, r0
 8002168:	431c      	orrs	r4, r3
 800216a:	486c      	ldr	r0, [pc, #432]	@ (800231c <HAL_ADC_Init+0x2f8>)
 800216c:	f7ff ff0c 	bl	8001f88 <LL_ADC_IsEnabled>
 8002170:	4603      	mov	r3, r0
 8002172:	4323      	orrs	r3, r4
 8002174:	2b00      	cmp	r3, #0
 8002176:	bf0c      	ite	eq
 8002178:	2301      	moveq	r3, #1
 800217a:	2300      	movne	r3, #0
 800217c:	b2db      	uxtb	r3, r3
 800217e:	2b00      	cmp	r3, #0
 8002180:	d012      	beq.n	80021a8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800218a:	d004      	beq.n	8002196 <HAL_ADC_Init+0x172>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a5f      	ldr	r2, [pc, #380]	@ (8002310 <HAL_ADC_Init+0x2ec>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d101      	bne.n	800219a <HAL_ADC_Init+0x176>
 8002196:	4a62      	ldr	r2, [pc, #392]	@ (8002320 <HAL_ADC_Init+0x2fc>)
 8002198:	e000      	b.n	800219c <HAL_ADC_Init+0x178>
 800219a:	4a62      	ldr	r2, [pc, #392]	@ (8002324 <HAL_ADC_Init+0x300>)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	4619      	mov	r1, r3
 80021a2:	4610      	mov	r0, r2
 80021a4:	f7ff fcfe 	bl	8001ba4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	7f5b      	ldrb	r3, [r3, #29]
 80021ac:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021b2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80021b8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80021be:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80021c6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021c8:	4313      	orrs	r3, r2
 80021ca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d106      	bne.n	80021e4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021da:	3b01      	subs	r3, #1
 80021dc:	045b      	lsls	r3, r3, #17
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d009      	beq.n	8002200 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021f0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021fa:	69ba      	ldr	r2, [r7, #24]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	68da      	ldr	r2, [r3, #12]
 8002206:	4b48      	ldr	r3, [pc, #288]	@ (8002328 <HAL_ADC_Init+0x304>)
 8002208:	4013      	ands	r3, r2
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	6812      	ldr	r2, [r2, #0]
 800220e:	69b9      	ldr	r1, [r7, #24]
 8002210:	430b      	orrs	r3, r1
 8002212:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	430a      	orrs	r2, r1
 8002228:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4618      	mov	r0, r3
 8002230:	f7ff fee4 	bl	8001ffc <LL_ADC_INJ_IsConversionOngoing>
 8002234:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d17f      	bne.n	800233c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d17c      	bne.n	800233c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002246:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800224e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002250:	4313      	orrs	r3, r2
 8002252:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800225e:	f023 0302 	bic.w	r3, r3, #2
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	6812      	ldr	r2, [r2, #0]
 8002266:	69b9      	ldr	r1, [r7, #24]
 8002268:	430b      	orrs	r3, r1
 800226a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d017      	beq.n	80022a4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	691a      	ldr	r2, [r3, #16]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002282:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800228c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002290:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002294:	687a      	ldr	r2, [r7, #4]
 8002296:	6911      	ldr	r1, [r2, #16]
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6812      	ldr	r2, [r2, #0]
 800229c:	430b      	orrs	r3, r1
 800229e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80022a2:	e013      	b.n	80022cc <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	691a      	ldr	r2, [r3, #16]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80022b2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	6812      	ldr	r2, [r2, #0]
 80022c0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80022c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022c8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d12a      	bne.n	800232c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	691b      	ldr	r3, [r3, #16]
 80022dc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80022e0:	f023 0304 	bic.w	r3, r3, #4
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80022ec:	4311      	orrs	r1, r2
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80022f2:	4311      	orrs	r1, r2
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80022f8:	430a      	orrs	r2, r1
 80022fa:	431a      	orrs	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f042 0201 	orr.w	r2, r2, #1
 8002304:	611a      	str	r2, [r3, #16]
 8002306:	e019      	b.n	800233c <HAL_ADC_Init+0x318>
 8002308:	20000008 	.word	0x20000008
 800230c:	053e2d63 	.word	0x053e2d63
 8002310:	50000100 	.word	0x50000100
 8002314:	50000400 	.word	0x50000400
 8002318:	50000500 	.word	0x50000500
 800231c:	50000600 	.word	0x50000600
 8002320:	50000300 	.word	0x50000300
 8002324:	50000700 	.word	0x50000700
 8002328:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	691a      	ldr	r2, [r3, #16]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f022 0201 	bic.w	r2, r2, #1
 800233a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	695b      	ldr	r3, [r3, #20]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d10c      	bne.n	800235e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234a:	f023 010f 	bic.w	r1, r3, #15
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a1b      	ldr	r3, [r3, #32]
 8002352:	1e5a      	subs	r2, r3, #1
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	430a      	orrs	r2, r1
 800235a:	631a      	str	r2, [r3, #48]	@ 0x30
 800235c:	e007      	b.n	800236e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f022 020f 	bic.w	r2, r2, #15
 800236c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002372:	f023 0303 	bic.w	r3, r3, #3
 8002376:	f043 0201 	orr.w	r2, r3, #1
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800237e:	e007      	b.n	8002390 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002384:	f043 0210 	orr.w	r2, r3, #16
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002390:	7ffb      	ldrb	r3, [r7, #31]
}
 8002392:	4618      	mov	r0, r3
 8002394:	3724      	adds	r7, #36	@ 0x24
 8002396:	46bd      	mov	sp, r7
 8002398:	bd90      	pop	{r4, r7, pc}
 800239a:	bf00      	nop

0800239c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023ac:	d004      	beq.n	80023b8 <HAL_ADC_Start+0x1c>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a67      	ldr	r2, [pc, #412]	@ (8002550 <HAL_ADC_Start+0x1b4>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d101      	bne.n	80023bc <HAL_ADC_Start+0x20>
 80023b8:	4b66      	ldr	r3, [pc, #408]	@ (8002554 <HAL_ADC_Start+0x1b8>)
 80023ba:	e000      	b.n	80023be <HAL_ADC_Start+0x22>
 80023bc:	4b66      	ldr	r3, [pc, #408]	@ (8002558 <HAL_ADC_Start+0x1bc>)
 80023be:	4618      	mov	r0, r3
 80023c0:	f7ff fd64 	bl	8001e8c <LL_ADC_GetMultimode>
 80023c4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff fe03 	bl	8001fd6 <LL_ADC_REG_IsConversionOngoing>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f040 80b4 	bne.w	8002540 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d101      	bne.n	80023e6 <HAL_ADC_Start+0x4a>
 80023e2:	2302      	movs	r3, #2
 80023e4:	e0af      	b.n	8002546 <HAL_ADC_Start+0x1aa>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2201      	movs	r2, #1
 80023ea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f001 f88a 	bl	8003508 <ADC_Enable>
 80023f4:	4603      	mov	r3, r0
 80023f6:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80023f8:	7dfb      	ldrb	r3, [r7, #23]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	f040 809b 	bne.w	8002536 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002404:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002408:	f023 0301 	bic.w	r3, r3, #1
 800240c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a4d      	ldr	r2, [pc, #308]	@ (8002550 <HAL_ADC_Start+0x1b4>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d009      	beq.n	8002432 <HAL_ADC_Start+0x96>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a4e      	ldr	r2, [pc, #312]	@ (800255c <HAL_ADC_Start+0x1c0>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d002      	beq.n	800242e <HAL_ADC_Start+0x92>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	e003      	b.n	8002436 <HAL_ADC_Start+0x9a>
 800242e:	4b4c      	ldr	r3, [pc, #304]	@ (8002560 <HAL_ADC_Start+0x1c4>)
 8002430:	e001      	b.n	8002436 <HAL_ADC_Start+0x9a>
 8002432:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	6812      	ldr	r2, [r2, #0]
 800243a:	4293      	cmp	r3, r2
 800243c:	d002      	beq.n	8002444 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d105      	bne.n	8002450 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002448:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002454:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002458:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800245c:	d106      	bne.n	800246c <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002462:	f023 0206 	bic.w	r2, r3, #6
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	661a      	str	r2, [r3, #96]	@ 0x60
 800246a:	e002      	b.n	8002472 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	221c      	movs	r2, #28
 8002478:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a32      	ldr	r2, [pc, #200]	@ (8002550 <HAL_ADC_Start+0x1b4>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d009      	beq.n	80024a0 <HAL_ADC_Start+0x104>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a32      	ldr	r2, [pc, #200]	@ (800255c <HAL_ADC_Start+0x1c0>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d002      	beq.n	800249c <HAL_ADC_Start+0x100>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	e003      	b.n	80024a4 <HAL_ADC_Start+0x108>
 800249c:	4b30      	ldr	r3, [pc, #192]	@ (8002560 <HAL_ADC_Start+0x1c4>)
 800249e:	e001      	b.n	80024a4 <HAL_ADC_Start+0x108>
 80024a0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	6812      	ldr	r2, [r2, #0]
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d008      	beq.n	80024be <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d005      	beq.n	80024be <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	2b05      	cmp	r3, #5
 80024b6:	d002      	beq.n	80024be <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	2b09      	cmp	r3, #9
 80024bc:	d114      	bne.n	80024e8 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d007      	beq.n	80024dc <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024d4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff fd64 	bl	8001fae <LL_ADC_REG_StartConversion>
 80024e6:	e02d      	b.n	8002544 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ec:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a15      	ldr	r2, [pc, #84]	@ (8002550 <HAL_ADC_Start+0x1b4>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d009      	beq.n	8002512 <HAL_ADC_Start+0x176>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a16      	ldr	r2, [pc, #88]	@ (800255c <HAL_ADC_Start+0x1c0>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d002      	beq.n	800250e <HAL_ADC_Start+0x172>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	e003      	b.n	8002516 <HAL_ADC_Start+0x17a>
 800250e:	4b14      	ldr	r3, [pc, #80]	@ (8002560 <HAL_ADC_Start+0x1c4>)
 8002510:	e001      	b.n	8002516 <HAL_ADC_Start+0x17a>
 8002512:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002516:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d00f      	beq.n	8002544 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002528:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800252c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002534:	e006      	b.n	8002544 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800253e:	e001      	b.n	8002544 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002540:	2302      	movs	r3, #2
 8002542:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002544:	7dfb      	ldrb	r3, [r7, #23]
}
 8002546:	4618      	mov	r0, r3
 8002548:	3718      	adds	r7, #24
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	50000100 	.word	0x50000100
 8002554:	50000300 	.word	0x50000300
 8002558:	50000700 	.word	0x50000700
 800255c:	50000500 	.word	0x50000500
 8002560:	50000400 	.word	0x50000400

08002564 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b088      	sub	sp, #32
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002576:	d004      	beq.n	8002582 <HAL_ADC_PollForConversion+0x1e>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a77      	ldr	r2, [pc, #476]	@ (800275c <HAL_ADC_PollForConversion+0x1f8>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d101      	bne.n	8002586 <HAL_ADC_PollForConversion+0x22>
 8002582:	4b77      	ldr	r3, [pc, #476]	@ (8002760 <HAL_ADC_PollForConversion+0x1fc>)
 8002584:	e000      	b.n	8002588 <HAL_ADC_PollForConversion+0x24>
 8002586:	4b77      	ldr	r3, [pc, #476]	@ (8002764 <HAL_ADC_PollForConversion+0x200>)
 8002588:	4618      	mov	r0, r3
 800258a:	f7ff fc7f 	bl	8001e8c <LL_ADC_GetMultimode>
 800258e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	2b08      	cmp	r3, #8
 8002596:	d102      	bne.n	800259e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002598:	2308      	movs	r3, #8
 800259a:	61fb      	str	r3, [r7, #28]
 800259c:	e037      	b.n	800260e <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d005      	beq.n	80025b0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	2b05      	cmp	r3, #5
 80025a8:	d002      	beq.n	80025b0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	2b09      	cmp	r3, #9
 80025ae:	d111      	bne.n	80025d4 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d007      	beq.n	80025ce <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c2:	f043 0220 	orr.w	r2, r3, #32
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e0c1      	b.n	8002752 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80025ce:	2304      	movs	r3, #4
 80025d0:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80025d2:	e01c      	b.n	800260e <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025dc:	d004      	beq.n	80025e8 <HAL_ADC_PollForConversion+0x84>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a5e      	ldr	r2, [pc, #376]	@ (800275c <HAL_ADC_PollForConversion+0x1f8>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d101      	bne.n	80025ec <HAL_ADC_PollForConversion+0x88>
 80025e8:	4b5d      	ldr	r3, [pc, #372]	@ (8002760 <HAL_ADC_PollForConversion+0x1fc>)
 80025ea:	e000      	b.n	80025ee <HAL_ADC_PollForConversion+0x8a>
 80025ec:	4b5d      	ldr	r3, [pc, #372]	@ (8002764 <HAL_ADC_PollForConversion+0x200>)
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff fc5a 	bl	8001ea8 <LL_ADC_GetMultiDMATransfer>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d007      	beq.n	800260a <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025fe:	f043 0220 	orr.w	r2, r3, #32
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e0a3      	b.n	8002752 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800260a:	2304      	movs	r3, #4
 800260c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800260e:	f7ff fabd 	bl	8001b8c <HAL_GetTick>
 8002612:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002614:	e021      	b.n	800265a <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800261c:	d01d      	beq.n	800265a <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800261e:	f7ff fab5 	bl	8001b8c <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	429a      	cmp	r2, r3
 800262c:	d302      	bcc.n	8002634 <HAL_ADC_PollForConversion+0xd0>
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d112      	bne.n	800265a <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	4013      	ands	r3, r2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10b      	bne.n	800265a <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002646:	f043 0204 	orr.w	r2, r3, #4
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e07b      	b.n	8002752 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	4013      	ands	r3, r2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d0d6      	beq.n	8002616 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800266c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff fb65 	bl	8001d48 <LL_ADC_REG_IsTriggerSourceSWStart>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d01c      	beq.n	80026be <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	7f5b      	ldrb	r3, [r3, #29]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d118      	bne.n	80026be <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0308 	and.w	r3, r3, #8
 8002696:	2b08      	cmp	r3, #8
 8002698:	d111      	bne.n	80026be <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800269e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d105      	bne.n	80026be <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b6:	f043 0201 	orr.w	r2, r3, #1
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a26      	ldr	r2, [pc, #152]	@ (800275c <HAL_ADC_PollForConversion+0x1f8>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d009      	beq.n	80026dc <HAL_ADC_PollForConversion+0x178>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a26      	ldr	r2, [pc, #152]	@ (8002768 <HAL_ADC_PollForConversion+0x204>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d002      	beq.n	80026d8 <HAL_ADC_PollForConversion+0x174>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	e003      	b.n	80026e0 <HAL_ADC_PollForConversion+0x17c>
 80026d8:	4b24      	ldr	r3, [pc, #144]	@ (800276c <HAL_ADC_PollForConversion+0x208>)
 80026da:	e001      	b.n	80026e0 <HAL_ADC_PollForConversion+0x17c>
 80026dc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	6812      	ldr	r2, [r2, #0]
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d008      	beq.n	80026fa <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d005      	beq.n	80026fa <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	2b05      	cmp	r3, #5
 80026f2:	d002      	beq.n	80026fa <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	2b09      	cmp	r3, #9
 80026f8:	d104      	bne.n	8002704 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	61bb      	str	r3, [r7, #24]
 8002702:	e014      	b.n	800272e <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a14      	ldr	r2, [pc, #80]	@ (800275c <HAL_ADC_PollForConversion+0x1f8>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d009      	beq.n	8002722 <HAL_ADC_PollForConversion+0x1be>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a15      	ldr	r2, [pc, #84]	@ (8002768 <HAL_ADC_PollForConversion+0x204>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d002      	beq.n	800271e <HAL_ADC_PollForConversion+0x1ba>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	e003      	b.n	8002726 <HAL_ADC_PollForConversion+0x1c2>
 800271e:	4b13      	ldr	r3, [pc, #76]	@ (800276c <HAL_ADC_PollForConversion+0x208>)
 8002720:	e001      	b.n	8002726 <HAL_ADC_PollForConversion+0x1c2>
 8002722:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002726:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	2b08      	cmp	r3, #8
 8002732:	d104      	bne.n	800273e <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2208      	movs	r2, #8
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	e008      	b.n	8002750 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d103      	bne.n	8002750 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	220c      	movs	r2, #12
 800274e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3720      	adds	r7, #32
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	50000100 	.word	0x50000100
 8002760:	50000300 	.word	0x50000300
 8002764:	50000700 	.word	0x50000700
 8002768:	50000500 	.word	0x50000500
 800276c:	50000400 	.word	0x50000400

08002770 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800277e:	4618      	mov	r0, r3
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
	...

0800278c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b08a      	sub	sp, #40	@ 0x28
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002794:	2300      	movs	r3, #0
 8002796:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027b0:	d004      	beq.n	80027bc <HAL_ADC_IRQHandler+0x30>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a8e      	ldr	r2, [pc, #568]	@ (80029f0 <HAL_ADC_IRQHandler+0x264>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d101      	bne.n	80027c0 <HAL_ADC_IRQHandler+0x34>
 80027bc:	4b8d      	ldr	r3, [pc, #564]	@ (80029f4 <HAL_ADC_IRQHandler+0x268>)
 80027be:	e000      	b.n	80027c2 <HAL_ADC_IRQHandler+0x36>
 80027c0:	4b8d      	ldr	r3, [pc, #564]	@ (80029f8 <HAL_ADC_IRQHandler+0x26c>)
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff fb62 	bl	8001e8c <LL_ADC_GetMultimode>
 80027c8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d017      	beq.n	8002804 <HAL_ADC_IRQHandler+0x78>
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d012      	beq.n	8002804 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e2:	f003 0310 	and.w	r3, r3, #16
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d105      	bne.n	80027f6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ee:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 ff6a 	bl	80036d0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2202      	movs	r2, #2
 8002802:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	f003 0304 	and.w	r3, r3, #4
 800280a:	2b00      	cmp	r3, #0
 800280c:	d004      	beq.n	8002818 <HAL_ADC_IRQHandler+0x8c>
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	f003 0304 	and.w	r3, r3, #4
 8002814:	2b00      	cmp	r3, #0
 8002816:	d10b      	bne.n	8002830 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 8094 	beq.w	800294c <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	f003 0308 	and.w	r3, r3, #8
 800282a:	2b00      	cmp	r3, #0
 800282c:	f000 808e 	beq.w	800294c <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002834:	f003 0310 	and.w	r3, r3, #16
 8002838:	2b00      	cmp	r3, #0
 800283a:	d105      	bne.n	8002848 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002840:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4618      	mov	r0, r3
 800284e:	f7ff fa7b 	bl	8001d48 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d072      	beq.n	800293e <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a64      	ldr	r2, [pc, #400]	@ (80029f0 <HAL_ADC_IRQHandler+0x264>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d009      	beq.n	8002876 <HAL_ADC_IRQHandler+0xea>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a65      	ldr	r2, [pc, #404]	@ (80029fc <HAL_ADC_IRQHandler+0x270>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d002      	beq.n	8002872 <HAL_ADC_IRQHandler+0xe6>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	e003      	b.n	800287a <HAL_ADC_IRQHandler+0xee>
 8002872:	4b63      	ldr	r3, [pc, #396]	@ (8002a00 <HAL_ADC_IRQHandler+0x274>)
 8002874:	e001      	b.n	800287a <HAL_ADC_IRQHandler+0xee>
 8002876:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	6812      	ldr	r2, [r2, #0]
 800287e:	4293      	cmp	r3, r2
 8002880:	d008      	beq.n	8002894 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d005      	beq.n	8002894 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	2b05      	cmp	r3, #5
 800288c:	d002      	beq.n	8002894 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	2b09      	cmp	r3, #9
 8002892:	d104      	bne.n	800289e <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	623b      	str	r3, [r7, #32]
 800289c:	e014      	b.n	80028c8 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a53      	ldr	r2, [pc, #332]	@ (80029f0 <HAL_ADC_IRQHandler+0x264>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d009      	beq.n	80028bc <HAL_ADC_IRQHandler+0x130>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a53      	ldr	r2, [pc, #332]	@ (80029fc <HAL_ADC_IRQHandler+0x270>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d002      	beq.n	80028b8 <HAL_ADC_IRQHandler+0x12c>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	e003      	b.n	80028c0 <HAL_ADC_IRQHandler+0x134>
 80028b8:	4b51      	ldr	r3, [pc, #324]	@ (8002a00 <HAL_ADC_IRQHandler+0x274>)
 80028ba:	e001      	b.n	80028c0 <HAL_ADC_IRQHandler+0x134>
 80028bc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80028c0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80028c8:	6a3b      	ldr	r3, [r7, #32]
 80028ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d135      	bne.n	800293e <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0308 	and.w	r3, r3, #8
 80028dc:	2b08      	cmp	r3, #8
 80028de:	d12e      	bne.n	800293e <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff fb76 	bl	8001fd6 <LL_ADC_REG_IsConversionOngoing>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d11a      	bne.n	8002926 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	685a      	ldr	r2, [r3, #4]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f022 020c 	bic.w	r2, r2, #12
 80028fe:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002904:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002910:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d112      	bne.n	800293e <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800291c:	f043 0201 	orr.w	r2, r3, #1
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002924:	e00b      	b.n	800293e <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800292a:	f043 0210 	orr.w	r2, r3, #16
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002936:	f043 0201 	orr.w	r2, r3, #1
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f984 	bl	8002c4c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	220c      	movs	r2, #12
 800294a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	f003 0320 	and.w	r3, r3, #32
 8002952:	2b00      	cmp	r3, #0
 8002954:	d004      	beq.n	8002960 <HAL_ADC_IRQHandler+0x1d4>
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	f003 0320 	and.w	r3, r3, #32
 800295c:	2b00      	cmp	r3, #0
 800295e:	d10b      	bne.n	8002978 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002966:	2b00      	cmp	r3, #0
 8002968:	f000 80b3 	beq.w	8002ad2 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002972:	2b00      	cmp	r3, #0
 8002974:	f000 80ad 	beq.w	8002ad2 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800297c:	f003 0310 	and.w	r3, r3, #16
 8002980:	2b00      	cmp	r3, #0
 8002982:	d105      	bne.n	8002990 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002988:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff fa16 	bl	8001dc6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800299a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff f9d1 	bl	8001d48 <LL_ADC_REG_IsTriggerSourceSWStart>
 80029a6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a10      	ldr	r2, [pc, #64]	@ (80029f0 <HAL_ADC_IRQHandler+0x264>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d009      	beq.n	80029c6 <HAL_ADC_IRQHandler+0x23a>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a11      	ldr	r2, [pc, #68]	@ (80029fc <HAL_ADC_IRQHandler+0x270>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d002      	beq.n	80029c2 <HAL_ADC_IRQHandler+0x236>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	e003      	b.n	80029ca <HAL_ADC_IRQHandler+0x23e>
 80029c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002a00 <HAL_ADC_IRQHandler+0x274>)
 80029c4:	e001      	b.n	80029ca <HAL_ADC_IRQHandler+0x23e>
 80029c6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	6812      	ldr	r2, [r2, #0]
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d008      	beq.n	80029e4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d005      	beq.n	80029e4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	2b06      	cmp	r3, #6
 80029dc:	d002      	beq.n	80029e4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	2b07      	cmp	r3, #7
 80029e2:	d10f      	bne.n	8002a04 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	623b      	str	r3, [r7, #32]
 80029ec:	e01f      	b.n	8002a2e <HAL_ADC_IRQHandler+0x2a2>
 80029ee:	bf00      	nop
 80029f0:	50000100 	.word	0x50000100
 80029f4:	50000300 	.word	0x50000300
 80029f8:	50000700 	.word	0x50000700
 80029fc:	50000500 	.word	0x50000500
 8002a00:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a8b      	ldr	r2, [pc, #556]	@ (8002c38 <HAL_ADC_IRQHandler+0x4ac>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d009      	beq.n	8002a22 <HAL_ADC_IRQHandler+0x296>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a8a      	ldr	r2, [pc, #552]	@ (8002c3c <HAL_ADC_IRQHandler+0x4b0>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d002      	beq.n	8002a1e <HAL_ADC_IRQHandler+0x292>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	e003      	b.n	8002a26 <HAL_ADC_IRQHandler+0x29a>
 8002a1e:	4b88      	ldr	r3, [pc, #544]	@ (8002c40 <HAL_ADC_IRQHandler+0x4b4>)
 8002a20:	e001      	b.n	8002a26 <HAL_ADC_IRQHandler+0x29a>
 8002a22:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002a26:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d047      	beq.n	8002ac4 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002a34:	6a3b      	ldr	r3, [r7, #32]
 8002a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d007      	beq.n	8002a4e <HAL_ADC_IRQHandler+0x2c2>
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d03f      	beq.n	8002ac4 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002a44:	6a3b      	ldr	r3, [r7, #32]
 8002a46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d13a      	bne.n	8002ac4 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a58:	2b40      	cmp	r3, #64	@ 0x40
 8002a5a:	d133      	bne.n	8002ac4 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002a5c:	6a3b      	ldr	r3, [r7, #32]
 8002a5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d12e      	bne.n	8002ac4 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff fac6 	bl	8001ffc <LL_ADC_INJ_IsConversionOngoing>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d11a      	bne.n	8002aac <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	685a      	ldr	r2, [r3, #4]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002a84:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a8a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d112      	bne.n	8002ac4 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa2:	f043 0201 	orr.w	r2, r3, #1
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002aaa:	e00b      	b.n	8002ac4 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab0:	f043 0210 	orr.w	r2, r3, #16
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002abc:	f043 0201 	orr.w	r2, r3, #1
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 fddb 	bl	8003680 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2260      	movs	r2, #96	@ 0x60
 8002ad0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d011      	beq.n	8002b00 <HAL_ADC_IRQHandler+0x374>
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d00c      	beq.n	8002b00 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aea:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f000 f8b4 	bl	8002c60 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2280      	movs	r2, #128	@ 0x80
 8002afe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d012      	beq.n	8002b30 <HAL_ADC_IRQHandler+0x3a4>
 8002b0a:	69bb      	ldr	r3, [r7, #24]
 8002b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d00d      	beq.n	8002b30 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b18:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 fdc1 	bl	80036a8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b2e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d012      	beq.n	8002b60 <HAL_ADC_IRQHandler+0x3d4>
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d00d      	beq.n	8002b60 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b48:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f000 fdb3 	bl	80036bc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b5e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	f003 0310 	and.w	r3, r3, #16
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d043      	beq.n	8002bf2 <HAL_ADC_IRQHandler+0x466>
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	f003 0310 	and.w	r3, r3, #16
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d03e      	beq.n	8002bf2 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d102      	bne.n	8002b82 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b80:	e021      	b.n	8002bc6 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d015      	beq.n	8002bb4 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b90:	d004      	beq.n	8002b9c <HAL_ADC_IRQHandler+0x410>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a28      	ldr	r2, [pc, #160]	@ (8002c38 <HAL_ADC_IRQHandler+0x4ac>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d101      	bne.n	8002ba0 <HAL_ADC_IRQHandler+0x414>
 8002b9c:	4b29      	ldr	r3, [pc, #164]	@ (8002c44 <HAL_ADC_IRQHandler+0x4b8>)
 8002b9e:	e000      	b.n	8002ba2 <HAL_ADC_IRQHandler+0x416>
 8002ba0:	4b29      	ldr	r3, [pc, #164]	@ (8002c48 <HAL_ADC_IRQHandler+0x4bc>)
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7ff f980 	bl	8001ea8 <LL_ADC_GetMultiDMATransfer>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00b      	beq.n	8002bc6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bb2:	e008      	b.n	8002bc6 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d10e      	bne.n	8002bea <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bd0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bdc:	f043 0202 	orr.w	r2, r3, #2
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f000 f845 	bl	8002c74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2210      	movs	r2, #16
 8002bf0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d018      	beq.n	8002c2e <HAL_ADC_IRQHandler+0x4a2>
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d013      	beq.n	8002c2e <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c0a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c16:	f043 0208 	orr.w	r2, r3, #8
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c26:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f000 fd33 	bl	8003694 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002c2e:	bf00      	nop
 8002c30:	3728      	adds	r7, #40	@ 0x28
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	50000100 	.word	0x50000100
 8002c3c:	50000500 	.word	0x50000500
 8002c40:	50000400 	.word	0x50000400
 8002c44:	50000300 	.word	0x50000300
 8002c48:	50000700 	.word	0x50000700

08002c4c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002c54:	bf00      	nop
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr

08002c74 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002c7c:	bf00      	nop
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b0b6      	sub	sp, #216	@ 0xd8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c92:	2300      	movs	r3, #0
 8002c94:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d102      	bne.n	8002cac <HAL_ADC_ConfigChannel+0x24>
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	f000 bc13 	b.w	80034d2 <HAL_ADC_ConfigChannel+0x84a>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff f98c 	bl	8001fd6 <LL_ADC_REG_IsConversionOngoing>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	f040 83f3 	bne.w	80034ac <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6818      	ldr	r0, [r3, #0]
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	6859      	ldr	r1, [r3, #4]
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	f7ff f84b 	bl	8001d6e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7ff f97a 	bl	8001fd6 <LL_ADC_REG_IsConversionOngoing>
 8002ce2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff f986 	bl	8001ffc <LL_ADC_INJ_IsConversionOngoing>
 8002cf0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cf4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f040 81d9 	bne.w	80030b0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cfe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	f040 81d4 	bne.w	80030b0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d10:	d10f      	bne.n	8002d32 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6818      	ldr	r0, [r3, #0]
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	f7ff f865 	bl	8001dec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7fe fff9 	bl	8001d22 <LL_ADC_SetSamplingTimeCommonConfig>
 8002d30:	e00e      	b.n	8002d50 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6818      	ldr	r0, [r3, #0]
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	6819      	ldr	r1, [r3, #0]
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	f7ff f854 	bl	8001dec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2100      	movs	r1, #0
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7fe ffe9 	bl	8001d22 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	695a      	ldr	r2, [r3, #20]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	08db      	lsrs	r3, r3, #3
 8002d5c:	f003 0303 	and.w	r3, r3, #3
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	fa02 f303 	lsl.w	r3, r2, r3
 8002d66:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	2b04      	cmp	r3, #4
 8002d70:	d022      	beq.n	8002db8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6818      	ldr	r0, [r3, #0]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	6919      	ldr	r1, [r3, #16]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002d82:	f7fe ff43 	bl	8001c0c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6818      	ldr	r0, [r3, #0]
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	6919      	ldr	r1, [r3, #16]
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	461a      	mov	r2, r3
 8002d94:	f7fe ff8f 	bl	8001cb6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6818      	ldr	r0, [r3, #0]
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d102      	bne.n	8002dae <HAL_ADC_ConfigChannel+0x126>
 8002da8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dac:	e000      	b.n	8002db0 <HAL_ADC_ConfigChannel+0x128>
 8002dae:	2300      	movs	r3, #0
 8002db0:	461a      	mov	r2, r3
 8002db2:	f7fe ff9b 	bl	8001cec <LL_ADC_SetOffsetSaturation>
 8002db6:	e17b      	b.n	80030b0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2100      	movs	r1, #0
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7fe ff48 	bl	8001c54 <LL_ADC_GetOffsetChannel>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d10a      	bne.n	8002de4 <HAL_ADC_ConfigChannel+0x15c>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7fe ff3d 	bl	8001c54 <LL_ADC_GetOffsetChannel>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	0e9b      	lsrs	r3, r3, #26
 8002dde:	f003 021f 	and.w	r2, r3, #31
 8002de2:	e01e      	b.n	8002e22 <HAL_ADC_ConfigChannel+0x19a>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2100      	movs	r1, #0
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7fe ff32 	bl	8001c54 <LL_ADC_GetOffsetChannel>
 8002df0:	4603      	mov	r3, r0
 8002df2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002dfa:	fa93 f3a3 	rbit	r3, r3
 8002dfe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002e02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e06:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002e0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002e12:	2320      	movs	r3, #32
 8002e14:	e004      	b.n	8002e20 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002e16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e1a:	fab3 f383 	clz	r3, r3
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d105      	bne.n	8002e3a <HAL_ADC_ConfigChannel+0x1b2>
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	0e9b      	lsrs	r3, r3, #26
 8002e34:	f003 031f 	and.w	r3, r3, #31
 8002e38:	e018      	b.n	8002e6c <HAL_ADC_ConfigChannel+0x1e4>
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e46:	fa93 f3a3 	rbit	r3, r3
 8002e4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002e4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002e56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d101      	bne.n	8002e62 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002e5e:	2320      	movs	r3, #32
 8002e60:	e004      	b.n	8002e6c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002e62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e66:	fab3 f383 	clz	r3, r3
 8002e6a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d106      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2200      	movs	r2, #0
 8002e76:	2100      	movs	r1, #0
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7fe ff01 	bl	8001c80 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2101      	movs	r1, #1
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7fe fee5 	bl	8001c54 <LL_ADC_GetOffsetChannel>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d10a      	bne.n	8002eaa <HAL_ADC_ConfigChannel+0x222>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2101      	movs	r1, #1
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7fe feda 	bl	8001c54 <LL_ADC_GetOffsetChannel>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	0e9b      	lsrs	r3, r3, #26
 8002ea4:	f003 021f 	and.w	r2, r3, #31
 8002ea8:	e01e      	b.n	8002ee8 <HAL_ADC_ConfigChannel+0x260>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2101      	movs	r1, #1
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7fe fecf 	bl	8001c54 <LL_ADC_GetOffsetChannel>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ebc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ec0:	fa93 f3a3 	rbit	r3, r3
 8002ec4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002ec8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002ecc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002ed0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d101      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002ed8:	2320      	movs	r3, #32
 8002eda:	e004      	b.n	8002ee6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002edc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ee0:	fab3 f383 	clz	r3, r3
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d105      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x278>
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	0e9b      	lsrs	r3, r3, #26
 8002efa:	f003 031f 	and.w	r3, r3, #31
 8002efe:	e018      	b.n	8002f32 <HAL_ADC_ConfigChannel+0x2aa>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002f0c:	fa93 f3a3 	rbit	r3, r3
 8002f10:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002f14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002f1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d101      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002f24:	2320      	movs	r3, #32
 8002f26:	e004      	b.n	8002f32 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002f28:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f2c:	fab3 f383 	clz	r3, r3
 8002f30:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d106      	bne.n	8002f44 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	2101      	movs	r1, #1
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7fe fe9e 	bl	8001c80 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2102      	movs	r1, #2
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7fe fe82 	bl	8001c54 <LL_ADC_GetOffsetChannel>
 8002f50:	4603      	mov	r3, r0
 8002f52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10a      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x2e8>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2102      	movs	r1, #2
 8002f60:	4618      	mov	r0, r3
 8002f62:	f7fe fe77 	bl	8001c54 <LL_ADC_GetOffsetChannel>
 8002f66:	4603      	mov	r3, r0
 8002f68:	0e9b      	lsrs	r3, r3, #26
 8002f6a:	f003 021f 	and.w	r2, r3, #31
 8002f6e:	e01e      	b.n	8002fae <HAL_ADC_ConfigChannel+0x326>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2102      	movs	r1, #2
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7fe fe6c 	bl	8001c54 <LL_ADC_GetOffsetChannel>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f86:	fa93 f3a3 	rbit	r3, r3
 8002f8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002f8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002f96:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002f9e:	2320      	movs	r3, #32
 8002fa0:	e004      	b.n	8002fac <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002fa2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002fa6:	fab3 f383 	clz	r3, r3
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d105      	bne.n	8002fc6 <HAL_ADC_ConfigChannel+0x33e>
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	0e9b      	lsrs	r3, r3, #26
 8002fc0:	f003 031f 	and.w	r3, r3, #31
 8002fc4:	e016      	b.n	8002ff4 <HAL_ADC_ConfigChannel+0x36c>
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fd2:	fa93 f3a3 	rbit	r3, r3
 8002fd6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002fd8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002fda:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002fde:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d101      	bne.n	8002fea <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002fe6:	2320      	movs	r3, #32
 8002fe8:	e004      	b.n	8002ff4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002fea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fee:	fab3 f383 	clz	r3, r3
 8002ff2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d106      	bne.n	8003006 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	2102      	movs	r1, #2
 8003000:	4618      	mov	r0, r3
 8003002:	f7fe fe3d 	bl	8001c80 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2103      	movs	r1, #3
 800300c:	4618      	mov	r0, r3
 800300e:	f7fe fe21 	bl	8001c54 <LL_ADC_GetOffsetChannel>
 8003012:	4603      	mov	r3, r0
 8003014:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10a      	bne.n	8003032 <HAL_ADC_ConfigChannel+0x3aa>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2103      	movs	r1, #3
 8003022:	4618      	mov	r0, r3
 8003024:	f7fe fe16 	bl	8001c54 <LL_ADC_GetOffsetChannel>
 8003028:	4603      	mov	r3, r0
 800302a:	0e9b      	lsrs	r3, r3, #26
 800302c:	f003 021f 	and.w	r2, r3, #31
 8003030:	e017      	b.n	8003062 <HAL_ADC_ConfigChannel+0x3da>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2103      	movs	r1, #3
 8003038:	4618      	mov	r0, r3
 800303a:	f7fe fe0b 	bl	8001c54 <LL_ADC_GetOffsetChannel>
 800303e:	4603      	mov	r3, r0
 8003040:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003042:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003044:	fa93 f3a3 	rbit	r3, r3
 8003048:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800304a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800304c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800304e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003050:	2b00      	cmp	r3, #0
 8003052:	d101      	bne.n	8003058 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003054:	2320      	movs	r3, #32
 8003056:	e003      	b.n	8003060 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003058:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800305a:	fab3 f383 	clz	r3, r3
 800305e:	b2db      	uxtb	r3, r3
 8003060:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800306a:	2b00      	cmp	r3, #0
 800306c:	d105      	bne.n	800307a <HAL_ADC_ConfigChannel+0x3f2>
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	0e9b      	lsrs	r3, r3, #26
 8003074:	f003 031f 	and.w	r3, r3, #31
 8003078:	e011      	b.n	800309e <HAL_ADC_ConfigChannel+0x416>
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003080:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003082:	fa93 f3a3 	rbit	r3, r3
 8003086:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003088:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800308a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800308c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003092:	2320      	movs	r3, #32
 8003094:	e003      	b.n	800309e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003096:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003098:	fab3 f383 	clz	r3, r3
 800309c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800309e:	429a      	cmp	r2, r3
 80030a0:	d106      	bne.n	80030b0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2200      	movs	r2, #0
 80030a8:	2103      	movs	r1, #3
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7fe fde8 	bl	8001c80 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7fe ff67 	bl	8001f88 <LL_ADC_IsEnabled>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	f040 813d 	bne.w	800333c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6818      	ldr	r0, [r3, #0]
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	6819      	ldr	r1, [r3, #0]
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	461a      	mov	r2, r3
 80030d0:	f7fe feb8 	bl	8001e44 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	4aa2      	ldr	r2, [pc, #648]	@ (8003364 <HAL_ADC_ConfigChannel+0x6dc>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	f040 812e 	bne.w	800333c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d10b      	bne.n	8003108 <HAL_ADC_ConfigChannel+0x480>
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	0e9b      	lsrs	r3, r3, #26
 80030f6:	3301      	adds	r3, #1
 80030f8:	f003 031f 	and.w	r3, r3, #31
 80030fc:	2b09      	cmp	r3, #9
 80030fe:	bf94      	ite	ls
 8003100:	2301      	movls	r3, #1
 8003102:	2300      	movhi	r3, #0
 8003104:	b2db      	uxtb	r3, r3
 8003106:	e019      	b.n	800313c <HAL_ADC_ConfigChannel+0x4b4>
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800310e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003110:	fa93 f3a3 	rbit	r3, r3
 8003114:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003116:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003118:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800311a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800311c:	2b00      	cmp	r3, #0
 800311e:	d101      	bne.n	8003124 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003120:	2320      	movs	r3, #32
 8003122:	e003      	b.n	800312c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003124:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003126:	fab3 f383 	clz	r3, r3
 800312a:	b2db      	uxtb	r3, r3
 800312c:	3301      	adds	r3, #1
 800312e:	f003 031f 	and.w	r3, r3, #31
 8003132:	2b09      	cmp	r3, #9
 8003134:	bf94      	ite	ls
 8003136:	2301      	movls	r3, #1
 8003138:	2300      	movhi	r3, #0
 800313a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800313c:	2b00      	cmp	r3, #0
 800313e:	d079      	beq.n	8003234 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003148:	2b00      	cmp	r3, #0
 800314a:	d107      	bne.n	800315c <HAL_ADC_ConfigChannel+0x4d4>
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	0e9b      	lsrs	r3, r3, #26
 8003152:	3301      	adds	r3, #1
 8003154:	069b      	lsls	r3, r3, #26
 8003156:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800315a:	e015      	b.n	8003188 <HAL_ADC_ConfigChannel+0x500>
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003162:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003164:	fa93 f3a3 	rbit	r3, r3
 8003168:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800316a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800316c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800316e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003170:	2b00      	cmp	r3, #0
 8003172:	d101      	bne.n	8003178 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003174:	2320      	movs	r3, #32
 8003176:	e003      	b.n	8003180 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003178:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800317a:	fab3 f383 	clz	r3, r3
 800317e:	b2db      	uxtb	r3, r3
 8003180:	3301      	adds	r3, #1
 8003182:	069b      	lsls	r3, r3, #26
 8003184:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003190:	2b00      	cmp	r3, #0
 8003192:	d109      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x520>
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	0e9b      	lsrs	r3, r3, #26
 800319a:	3301      	adds	r3, #1
 800319c:	f003 031f 	and.w	r3, r3, #31
 80031a0:	2101      	movs	r1, #1
 80031a2:	fa01 f303 	lsl.w	r3, r1, r3
 80031a6:	e017      	b.n	80031d8 <HAL_ADC_ConfigChannel+0x550>
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031b0:	fa93 f3a3 	rbit	r3, r3
 80031b4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80031b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80031ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d101      	bne.n	80031c4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80031c0:	2320      	movs	r3, #32
 80031c2:	e003      	b.n	80031cc <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80031c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031c6:	fab3 f383 	clz	r3, r3
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	3301      	adds	r3, #1
 80031ce:	f003 031f 	and.w	r3, r3, #31
 80031d2:	2101      	movs	r1, #1
 80031d4:	fa01 f303 	lsl.w	r3, r1, r3
 80031d8:	ea42 0103 	orr.w	r1, r2, r3
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d10a      	bne.n	80031fe <HAL_ADC_ConfigChannel+0x576>
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	0e9b      	lsrs	r3, r3, #26
 80031ee:	3301      	adds	r3, #1
 80031f0:	f003 021f 	and.w	r2, r3, #31
 80031f4:	4613      	mov	r3, r2
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	4413      	add	r3, r2
 80031fa:	051b      	lsls	r3, r3, #20
 80031fc:	e018      	b.n	8003230 <HAL_ADC_ConfigChannel+0x5a8>
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003206:	fa93 f3a3 	rbit	r3, r3
 800320a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800320c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800320e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003210:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003216:	2320      	movs	r3, #32
 8003218:	e003      	b.n	8003222 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800321a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800321c:	fab3 f383 	clz	r3, r3
 8003220:	b2db      	uxtb	r3, r3
 8003222:	3301      	adds	r3, #1
 8003224:	f003 021f 	and.w	r2, r3, #31
 8003228:	4613      	mov	r3, r2
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	4413      	add	r3, r2
 800322e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003230:	430b      	orrs	r3, r1
 8003232:	e07e      	b.n	8003332 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800323c:	2b00      	cmp	r3, #0
 800323e:	d107      	bne.n	8003250 <HAL_ADC_ConfigChannel+0x5c8>
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	0e9b      	lsrs	r3, r3, #26
 8003246:	3301      	adds	r3, #1
 8003248:	069b      	lsls	r3, r3, #26
 800324a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800324e:	e015      	b.n	800327c <HAL_ADC_ConfigChannel+0x5f4>
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003258:	fa93 f3a3 	rbit	r3, r3
 800325c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800325e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003260:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003268:	2320      	movs	r3, #32
 800326a:	e003      	b.n	8003274 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800326c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800326e:	fab3 f383 	clz	r3, r3
 8003272:	b2db      	uxtb	r3, r3
 8003274:	3301      	adds	r3, #1
 8003276:	069b      	lsls	r3, r3, #26
 8003278:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003284:	2b00      	cmp	r3, #0
 8003286:	d109      	bne.n	800329c <HAL_ADC_ConfigChannel+0x614>
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	0e9b      	lsrs	r3, r3, #26
 800328e:	3301      	adds	r3, #1
 8003290:	f003 031f 	and.w	r3, r3, #31
 8003294:	2101      	movs	r1, #1
 8003296:	fa01 f303 	lsl.w	r3, r1, r3
 800329a:	e017      	b.n	80032cc <HAL_ADC_ConfigChannel+0x644>
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a2:	6a3b      	ldr	r3, [r7, #32]
 80032a4:	fa93 f3a3 	rbit	r3, r3
 80032a8:	61fb      	str	r3, [r7, #28]
  return result;
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80032ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d101      	bne.n	80032b8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80032b4:	2320      	movs	r3, #32
 80032b6:	e003      	b.n	80032c0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80032b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ba:	fab3 f383 	clz	r3, r3
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	3301      	adds	r3, #1
 80032c2:	f003 031f 	and.w	r3, r3, #31
 80032c6:	2101      	movs	r1, #1
 80032c8:	fa01 f303 	lsl.w	r3, r1, r3
 80032cc:	ea42 0103 	orr.w	r1, r2, r3
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10d      	bne.n	80032f8 <HAL_ADC_ConfigChannel+0x670>
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	0e9b      	lsrs	r3, r3, #26
 80032e2:	3301      	adds	r3, #1
 80032e4:	f003 021f 	and.w	r2, r3, #31
 80032e8:	4613      	mov	r3, r2
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	4413      	add	r3, r2
 80032ee:	3b1e      	subs	r3, #30
 80032f0:	051b      	lsls	r3, r3, #20
 80032f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80032f6:	e01b      	b.n	8003330 <HAL_ADC_ConfigChannel+0x6a8>
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	fa93 f3a3 	rbit	r3, r3
 8003304:	613b      	str	r3, [r7, #16]
  return result;
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d101      	bne.n	8003314 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003310:	2320      	movs	r3, #32
 8003312:	e003      	b.n	800331c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	fab3 f383 	clz	r3, r3
 800331a:	b2db      	uxtb	r3, r3
 800331c:	3301      	adds	r3, #1
 800331e:	f003 021f 	and.w	r2, r3, #31
 8003322:	4613      	mov	r3, r2
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	4413      	add	r3, r2
 8003328:	3b1e      	subs	r3, #30
 800332a:	051b      	lsls	r3, r3, #20
 800332c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003330:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003332:	683a      	ldr	r2, [r7, #0]
 8003334:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003336:	4619      	mov	r1, r3
 8003338:	f7fe fd58 	bl	8001dec <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	4b09      	ldr	r3, [pc, #36]	@ (8003368 <HAL_ADC_ConfigChannel+0x6e0>)
 8003342:	4013      	ands	r3, r2
 8003344:	2b00      	cmp	r3, #0
 8003346:	f000 80be 	beq.w	80034c6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003352:	d004      	beq.n	800335e <HAL_ADC_ConfigChannel+0x6d6>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a04      	ldr	r2, [pc, #16]	@ (800336c <HAL_ADC_ConfigChannel+0x6e4>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d10a      	bne.n	8003374 <HAL_ADC_ConfigChannel+0x6ec>
 800335e:	4b04      	ldr	r3, [pc, #16]	@ (8003370 <HAL_ADC_ConfigChannel+0x6e8>)
 8003360:	e009      	b.n	8003376 <HAL_ADC_ConfigChannel+0x6ee>
 8003362:	bf00      	nop
 8003364:	407f0000 	.word	0x407f0000
 8003368:	80080000 	.word	0x80080000
 800336c:	50000100 	.word	0x50000100
 8003370:	50000300 	.word	0x50000300
 8003374:	4b59      	ldr	r3, [pc, #356]	@ (80034dc <HAL_ADC_ConfigChannel+0x854>)
 8003376:	4618      	mov	r0, r3
 8003378:	f7fe fc3a 	bl	8001bf0 <LL_ADC_GetCommonPathInternalCh>
 800337c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a56      	ldr	r2, [pc, #344]	@ (80034e0 <HAL_ADC_ConfigChannel+0x858>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d004      	beq.n	8003394 <HAL_ADC_ConfigChannel+0x70c>
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a55      	ldr	r2, [pc, #340]	@ (80034e4 <HAL_ADC_ConfigChannel+0x85c>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d13a      	bne.n	800340a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003394:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003398:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d134      	bne.n	800340a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033a8:	d005      	beq.n	80033b6 <HAL_ADC_ConfigChannel+0x72e>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a4e      	ldr	r2, [pc, #312]	@ (80034e8 <HAL_ADC_ConfigChannel+0x860>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	f040 8085 	bne.w	80034c0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033be:	d004      	beq.n	80033ca <HAL_ADC_ConfigChannel+0x742>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a49      	ldr	r2, [pc, #292]	@ (80034ec <HAL_ADC_ConfigChannel+0x864>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d101      	bne.n	80033ce <HAL_ADC_ConfigChannel+0x746>
 80033ca:	4a49      	ldr	r2, [pc, #292]	@ (80034f0 <HAL_ADC_ConfigChannel+0x868>)
 80033cc:	e000      	b.n	80033d0 <HAL_ADC_ConfigChannel+0x748>
 80033ce:	4a43      	ldr	r2, [pc, #268]	@ (80034dc <HAL_ADC_ConfigChannel+0x854>)
 80033d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033d4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80033d8:	4619      	mov	r1, r3
 80033da:	4610      	mov	r0, r2
 80033dc:	f7fe fbf5 	bl	8001bca <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033e0:	4b44      	ldr	r3, [pc, #272]	@ (80034f4 <HAL_ADC_ConfigChannel+0x86c>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	099b      	lsrs	r3, r3, #6
 80033e6:	4a44      	ldr	r2, [pc, #272]	@ (80034f8 <HAL_ADC_ConfigChannel+0x870>)
 80033e8:	fba2 2303 	umull	r2, r3, r2, r3
 80033ec:	099b      	lsrs	r3, r3, #6
 80033ee:	1c5a      	adds	r2, r3, #1
 80033f0:	4613      	mov	r3, r2
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	4413      	add	r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80033fa:	e002      	b.n	8003402 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	3b01      	subs	r3, #1
 8003400:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1f9      	bne.n	80033fc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003408:	e05a      	b.n	80034c0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a3b      	ldr	r2, [pc, #236]	@ (80034fc <HAL_ADC_ConfigChannel+0x874>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d125      	bne.n	8003460 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003414:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003418:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d11f      	bne.n	8003460 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a31      	ldr	r2, [pc, #196]	@ (80034ec <HAL_ADC_ConfigChannel+0x864>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d104      	bne.n	8003434 <HAL_ADC_ConfigChannel+0x7ac>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a34      	ldr	r2, [pc, #208]	@ (8003500 <HAL_ADC_ConfigChannel+0x878>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d047      	beq.n	80034c4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800343c:	d004      	beq.n	8003448 <HAL_ADC_ConfigChannel+0x7c0>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a2a      	ldr	r2, [pc, #168]	@ (80034ec <HAL_ADC_ConfigChannel+0x864>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d101      	bne.n	800344c <HAL_ADC_ConfigChannel+0x7c4>
 8003448:	4a29      	ldr	r2, [pc, #164]	@ (80034f0 <HAL_ADC_ConfigChannel+0x868>)
 800344a:	e000      	b.n	800344e <HAL_ADC_ConfigChannel+0x7c6>
 800344c:	4a23      	ldr	r2, [pc, #140]	@ (80034dc <HAL_ADC_ConfigChannel+0x854>)
 800344e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003452:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003456:	4619      	mov	r1, r3
 8003458:	4610      	mov	r0, r2
 800345a:	f7fe fbb6 	bl	8001bca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800345e:	e031      	b.n	80034c4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a27      	ldr	r2, [pc, #156]	@ (8003504 <HAL_ADC_ConfigChannel+0x87c>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d12d      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800346a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800346e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d127      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a1c      	ldr	r2, [pc, #112]	@ (80034ec <HAL_ADC_ConfigChannel+0x864>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d022      	beq.n	80034c6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003488:	d004      	beq.n	8003494 <HAL_ADC_ConfigChannel+0x80c>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a17      	ldr	r2, [pc, #92]	@ (80034ec <HAL_ADC_ConfigChannel+0x864>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d101      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x810>
 8003494:	4a16      	ldr	r2, [pc, #88]	@ (80034f0 <HAL_ADC_ConfigChannel+0x868>)
 8003496:	e000      	b.n	800349a <HAL_ADC_ConfigChannel+0x812>
 8003498:	4a10      	ldr	r2, [pc, #64]	@ (80034dc <HAL_ADC_ConfigChannel+0x854>)
 800349a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800349e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80034a2:	4619      	mov	r1, r3
 80034a4:	4610      	mov	r0, r2
 80034a6:	f7fe fb90 	bl	8001bca <LL_ADC_SetCommonPathInternalCh>
 80034aa:	e00c      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b0:	f043 0220 	orr.w	r2, r3, #32
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80034be:	e002      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034c0:	bf00      	nop
 80034c2:	e000      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034c4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80034ce:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	37d8      	adds	r7, #216	@ 0xd8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	50000700 	.word	0x50000700
 80034e0:	c3210000 	.word	0xc3210000
 80034e4:	90c00010 	.word	0x90c00010
 80034e8:	50000600 	.word	0x50000600
 80034ec:	50000100 	.word	0x50000100
 80034f0:	50000300 	.word	0x50000300
 80034f4:	20000008 	.word	0x20000008
 80034f8:	053e2d63 	.word	0x053e2d63
 80034fc:	c7520000 	.word	0xc7520000
 8003500:	50000500 	.word	0x50000500
 8003504:	cb840000 	.word	0xcb840000

08003508 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003510:	2300      	movs	r3, #0
 8003512:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4618      	mov	r0, r3
 800351a:	f7fe fd35 	bl	8001f88 <LL_ADC_IsEnabled>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d176      	bne.n	8003612 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	4b3c      	ldr	r3, [pc, #240]	@ (800361c <ADC_Enable+0x114>)
 800352c:	4013      	ands	r3, r2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d00d      	beq.n	800354e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003536:	f043 0210 	orr.w	r2, r3, #16
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003542:	f043 0201 	orr.w	r2, r3, #1
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e062      	b.n	8003614 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4618      	mov	r0, r3
 8003554:	f7fe fd04 	bl	8001f60 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003560:	d004      	beq.n	800356c <ADC_Enable+0x64>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a2e      	ldr	r2, [pc, #184]	@ (8003620 <ADC_Enable+0x118>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d101      	bne.n	8003570 <ADC_Enable+0x68>
 800356c:	4b2d      	ldr	r3, [pc, #180]	@ (8003624 <ADC_Enable+0x11c>)
 800356e:	e000      	b.n	8003572 <ADC_Enable+0x6a>
 8003570:	4b2d      	ldr	r3, [pc, #180]	@ (8003628 <ADC_Enable+0x120>)
 8003572:	4618      	mov	r0, r3
 8003574:	f7fe fb3c 	bl	8001bf0 <LL_ADC_GetCommonPathInternalCh>
 8003578:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800357a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800357e:	2b00      	cmp	r3, #0
 8003580:	d013      	beq.n	80035aa <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003582:	4b2a      	ldr	r3, [pc, #168]	@ (800362c <ADC_Enable+0x124>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	099b      	lsrs	r3, r3, #6
 8003588:	4a29      	ldr	r2, [pc, #164]	@ (8003630 <ADC_Enable+0x128>)
 800358a:	fba2 2303 	umull	r2, r3, r2, r3
 800358e:	099b      	lsrs	r3, r3, #6
 8003590:	1c5a      	adds	r2, r3, #1
 8003592:	4613      	mov	r3, r2
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	4413      	add	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800359c:	e002      	b.n	80035a4 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	3b01      	subs	r3, #1
 80035a2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1f9      	bne.n	800359e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80035aa:	f7fe faef 	bl	8001b8c <HAL_GetTick>
 80035ae:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035b0:	e028      	b.n	8003604 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7fe fce6 	bl	8001f88 <LL_ADC_IsEnabled>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d104      	bne.n	80035cc <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7fe fcca 	bl	8001f60 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035cc:	f7fe fade 	bl	8001b8c <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d914      	bls.n	8003604 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d00d      	beq.n	8003604 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ec:	f043 0210 	orr.w	r2, r3, #16
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035f8:	f043 0201 	orr.w	r2, r3, #1
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e007      	b.n	8003614 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b01      	cmp	r3, #1
 8003610:	d1cf      	bne.n	80035b2 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	3710      	adds	r7, #16
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	8000003f 	.word	0x8000003f
 8003620:	50000100 	.word	0x50000100
 8003624:	50000300 	.word	0x50000300
 8003628:	50000700 	.word	0x50000700
 800362c:	20000008 	.word	0x20000008
 8003630:	053e2d63 	.word	0x053e2d63

08003634 <LL_ADC_IsEnabled>:
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	2b01      	cmp	r3, #1
 8003646:	d101      	bne.n	800364c <LL_ADC_IsEnabled+0x18>
 8003648:	2301      	movs	r3, #1
 800364a:	e000      	b.n	800364e <LL_ADC_IsEnabled+0x1a>
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	370c      	adds	r7, #12
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr

0800365a <LL_ADC_REG_IsConversionOngoing>:
{
 800365a:	b480      	push	{r7}
 800365c:	b083      	sub	sp, #12
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f003 0304 	and.w	r3, r3, #4
 800366a:	2b04      	cmp	r3, #4
 800366c:	d101      	bne.n	8003672 <LL_ADC_REG_IsConversionOngoing+0x18>
 800366e:	2301      	movs	r3, #1
 8003670:	e000      	b.n	8003674 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003672:	2300      	movs	r3, #0
}
 8003674:	4618      	mov	r0, r3
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800369c:	bf00      	nop
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80036b0:	bf00      	nop
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80036e4:	b590      	push	{r4, r7, lr}
 80036e6:	b0a1      	sub	sp, #132	@ 0x84
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d101      	bne.n	8003702 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80036fe:	2302      	movs	r3, #2
 8003700:	e0e7      	b.n	80038d2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2201      	movs	r2, #1
 8003706:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800370a:	2300      	movs	r3, #0
 800370c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800370e:	2300      	movs	r3, #0
 8003710:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800371a:	d102      	bne.n	8003722 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800371c:	4b6f      	ldr	r3, [pc, #444]	@ (80038dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800371e:	60bb      	str	r3, [r7, #8]
 8003720:	e009      	b.n	8003736 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a6e      	ldr	r2, [pc, #440]	@ (80038e0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d102      	bne.n	8003732 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800372c:	4b6d      	ldr	r3, [pc, #436]	@ (80038e4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800372e:	60bb      	str	r3, [r7, #8]
 8003730:	e001      	b.n	8003736 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003732:	2300      	movs	r3, #0
 8003734:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d10b      	bne.n	8003754 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003740:	f043 0220 	orr.w	r2, r3, #32
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e0be      	b.n	80038d2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	4618      	mov	r0, r3
 8003758:	f7ff ff7f 	bl	800365a <LL_ADC_REG_IsConversionOngoing>
 800375c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4618      	mov	r0, r3
 8003764:	f7ff ff79 	bl	800365a <LL_ADC_REG_IsConversionOngoing>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	f040 80a0 	bne.w	80038b0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003770:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003772:	2b00      	cmp	r3, #0
 8003774:	f040 809c 	bne.w	80038b0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003780:	d004      	beq.n	800378c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a55      	ldr	r2, [pc, #340]	@ (80038dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d101      	bne.n	8003790 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800378c:	4b56      	ldr	r3, [pc, #344]	@ (80038e8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800378e:	e000      	b.n	8003792 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003790:	4b56      	ldr	r3, [pc, #344]	@ (80038ec <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003792:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d04b      	beq.n	8003834 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800379c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	6859      	ldr	r1, [r3, #4]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80037ae:	035b      	lsls	r3, r3, #13
 80037b0:	430b      	orrs	r3, r1
 80037b2:	431a      	orrs	r2, r3
 80037b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037b6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037c0:	d004      	beq.n	80037cc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a45      	ldr	r2, [pc, #276]	@ (80038dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d10f      	bne.n	80037ec <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80037cc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80037d0:	f7ff ff30 	bl	8003634 <LL_ADC_IsEnabled>
 80037d4:	4604      	mov	r4, r0
 80037d6:	4841      	ldr	r0, [pc, #260]	@ (80038dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80037d8:	f7ff ff2c 	bl	8003634 <LL_ADC_IsEnabled>
 80037dc:	4603      	mov	r3, r0
 80037de:	4323      	orrs	r3, r4
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	bf0c      	ite	eq
 80037e4:	2301      	moveq	r3, #1
 80037e6:	2300      	movne	r3, #0
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	e012      	b.n	8003812 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80037ec:	483c      	ldr	r0, [pc, #240]	@ (80038e0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80037ee:	f7ff ff21 	bl	8003634 <LL_ADC_IsEnabled>
 80037f2:	4604      	mov	r4, r0
 80037f4:	483b      	ldr	r0, [pc, #236]	@ (80038e4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80037f6:	f7ff ff1d 	bl	8003634 <LL_ADC_IsEnabled>
 80037fa:	4603      	mov	r3, r0
 80037fc:	431c      	orrs	r4, r3
 80037fe:	483c      	ldr	r0, [pc, #240]	@ (80038f0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003800:	f7ff ff18 	bl	8003634 <LL_ADC_IsEnabled>
 8003804:	4603      	mov	r3, r0
 8003806:	4323      	orrs	r3, r4
 8003808:	2b00      	cmp	r3, #0
 800380a:	bf0c      	ite	eq
 800380c:	2301      	moveq	r3, #1
 800380e:	2300      	movne	r3, #0
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d056      	beq.n	80038c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003816:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800381e:	f023 030f 	bic.w	r3, r3, #15
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	6811      	ldr	r1, [r2, #0]
 8003826:	683a      	ldr	r2, [r7, #0]
 8003828:	6892      	ldr	r2, [r2, #8]
 800382a:	430a      	orrs	r2, r1
 800382c:	431a      	orrs	r2, r3
 800382e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003830:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003832:	e047      	b.n	80038c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003834:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800383c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800383e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003848:	d004      	beq.n	8003854 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a23      	ldr	r2, [pc, #140]	@ (80038dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d10f      	bne.n	8003874 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003854:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003858:	f7ff feec 	bl	8003634 <LL_ADC_IsEnabled>
 800385c:	4604      	mov	r4, r0
 800385e:	481f      	ldr	r0, [pc, #124]	@ (80038dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003860:	f7ff fee8 	bl	8003634 <LL_ADC_IsEnabled>
 8003864:	4603      	mov	r3, r0
 8003866:	4323      	orrs	r3, r4
 8003868:	2b00      	cmp	r3, #0
 800386a:	bf0c      	ite	eq
 800386c:	2301      	moveq	r3, #1
 800386e:	2300      	movne	r3, #0
 8003870:	b2db      	uxtb	r3, r3
 8003872:	e012      	b.n	800389a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003874:	481a      	ldr	r0, [pc, #104]	@ (80038e0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003876:	f7ff fedd 	bl	8003634 <LL_ADC_IsEnabled>
 800387a:	4604      	mov	r4, r0
 800387c:	4819      	ldr	r0, [pc, #100]	@ (80038e4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800387e:	f7ff fed9 	bl	8003634 <LL_ADC_IsEnabled>
 8003882:	4603      	mov	r3, r0
 8003884:	431c      	orrs	r4, r3
 8003886:	481a      	ldr	r0, [pc, #104]	@ (80038f0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003888:	f7ff fed4 	bl	8003634 <LL_ADC_IsEnabled>
 800388c:	4603      	mov	r3, r0
 800388e:	4323      	orrs	r3, r4
 8003890:	2b00      	cmp	r3, #0
 8003892:	bf0c      	ite	eq
 8003894:	2301      	moveq	r3, #1
 8003896:	2300      	movne	r3, #0
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b00      	cmp	r3, #0
 800389c:	d012      	beq.n	80038c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800389e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80038a6:	f023 030f 	bic.w	r3, r3, #15
 80038aa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80038ac:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80038ae:	e009      	b.n	80038c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b4:	f043 0220 	orr.w	r2, r3, #32
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80038c2:	e000      	b.n	80038c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80038c4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80038ce:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3784      	adds	r7, #132	@ 0x84
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd90      	pop	{r4, r7, pc}
 80038da:	bf00      	nop
 80038dc:	50000100 	.word	0x50000100
 80038e0:	50000400 	.word	0x50000400
 80038e4:	50000500 	.word	0x50000500
 80038e8:	50000300 	.word	0x50000300
 80038ec:	50000700 	.word	0x50000700
 80038f0:	50000600 	.word	0x50000600

080038f4 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80038fc:	4b05      	ldr	r3, [pc, #20]	@ (8003914 <LL_EXTI_EnableIT_0_31+0x20>)
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	4904      	ldr	r1, [pc, #16]	@ (8003914 <LL_EXTI_EnableIT_0_31+0x20>)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4313      	orrs	r3, r2
 8003906:	600b      	str	r3, [r1, #0]
}
 8003908:	bf00      	nop
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr
 8003914:	40010400 	.word	0x40010400

08003918 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003920:	4b05      	ldr	r3, [pc, #20]	@ (8003938 <LL_EXTI_EnableIT_32_63+0x20>)
 8003922:	6a1a      	ldr	r2, [r3, #32]
 8003924:	4904      	ldr	r1, [pc, #16]	@ (8003938 <LL_EXTI_EnableIT_32_63+0x20>)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4313      	orrs	r3, r2
 800392a:	620b      	str	r3, [r1, #32]
}
 800392c:	bf00      	nop
 800392e:	370c      	adds	r7, #12
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr
 8003938:	40010400 	.word	0x40010400

0800393c <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003944:	4b06      	ldr	r3, [pc, #24]	@ (8003960 <LL_EXTI_DisableIT_0_31+0x24>)
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	43db      	mvns	r3, r3
 800394c:	4904      	ldr	r1, [pc, #16]	@ (8003960 <LL_EXTI_DisableIT_0_31+0x24>)
 800394e:	4013      	ands	r3, r2
 8003950:	600b      	str	r3, [r1, #0]
}
 8003952:	bf00      	nop
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	40010400 	.word	0x40010400

08003964 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800396c:	4b06      	ldr	r3, [pc, #24]	@ (8003988 <LL_EXTI_DisableIT_32_63+0x24>)
 800396e:	6a1a      	ldr	r2, [r3, #32]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	43db      	mvns	r3, r3
 8003974:	4904      	ldr	r1, [pc, #16]	@ (8003988 <LL_EXTI_DisableIT_32_63+0x24>)
 8003976:	4013      	ands	r3, r2
 8003978:	620b      	str	r3, [r1, #32]
}
 800397a:	bf00      	nop
 800397c:	370c      	adds	r7, #12
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	40010400 	.word	0x40010400

0800398c <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003994:	4b05      	ldr	r3, [pc, #20]	@ (80039ac <LL_EXTI_EnableEvent_0_31+0x20>)
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	4904      	ldr	r1, [pc, #16]	@ (80039ac <LL_EXTI_EnableEvent_0_31+0x20>)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4313      	orrs	r3, r2
 800399e:	604b      	str	r3, [r1, #4]

}
 80039a0:	bf00      	nop
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr
 80039ac:	40010400 	.word	0x40010400

080039b0 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80039b8:	4b05      	ldr	r3, [pc, #20]	@ (80039d0 <LL_EXTI_EnableEvent_32_63+0x20>)
 80039ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80039bc:	4904      	ldr	r1, [pc, #16]	@ (80039d0 <LL_EXTI_EnableEvent_32_63+0x20>)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80039c4:	bf00      	nop
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr
 80039d0:	40010400 	.word	0x40010400

080039d4 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b083      	sub	sp, #12
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80039dc:	4b06      	ldr	r3, [pc, #24]	@ (80039f8 <LL_EXTI_DisableEvent_0_31+0x24>)
 80039de:	685a      	ldr	r2, [r3, #4]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	43db      	mvns	r3, r3
 80039e4:	4904      	ldr	r1, [pc, #16]	@ (80039f8 <LL_EXTI_DisableEvent_0_31+0x24>)
 80039e6:	4013      	ands	r3, r2
 80039e8:	604b      	str	r3, [r1, #4]
}
 80039ea:	bf00      	nop
 80039ec:	370c      	adds	r7, #12
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	40010400 	.word	0x40010400

080039fc <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8003a04:	4b06      	ldr	r3, [pc, #24]	@ (8003a20 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003a06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	43db      	mvns	r3, r3
 8003a0c:	4904      	ldr	r1, [pc, #16]	@ (8003a20 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003a0e:	4013      	ands	r3, r2
 8003a10:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003a12:	bf00      	nop
 8003a14:	370c      	adds	r7, #12
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	40010400 	.word	0x40010400

08003a24 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003a2c:	4b05      	ldr	r3, [pc, #20]	@ (8003a44 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003a2e:	689a      	ldr	r2, [r3, #8]
 8003a30:	4904      	ldr	r1, [pc, #16]	@ (8003a44 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	608b      	str	r3, [r1, #8]

}
 8003a38:	bf00      	nop
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr
 8003a44:	40010400 	.word	0x40010400

08003a48 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8003a50:	4b05      	ldr	r3, [pc, #20]	@ (8003a68 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003a52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a54:	4904      	ldr	r1, [pc, #16]	@ (8003a68 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003a5c:	bf00      	nop
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr
 8003a68:	40010400 	.word	0x40010400

08003a6c <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003a74:	4b06      	ldr	r3, [pc, #24]	@ (8003a90 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003a76:	689a      	ldr	r2, [r3, #8]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	43db      	mvns	r3, r3
 8003a7c:	4904      	ldr	r1, [pc, #16]	@ (8003a90 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003a7e:	4013      	ands	r3, r2
 8003a80:	608b      	str	r3, [r1, #8]

}
 8003a82:	bf00      	nop
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	40010400 	.word	0x40010400

08003a94 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8003a9c:	4b06      	ldr	r3, [pc, #24]	@ (8003ab8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003a9e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	43db      	mvns	r3, r3
 8003aa4:	4904      	ldr	r1, [pc, #16]	@ (8003ab8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003aaa:	bf00      	nop
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop
 8003ab8:	40010400 	.word	0x40010400

08003abc <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003ac4:	4b05      	ldr	r3, [pc, #20]	@ (8003adc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003ac6:	68da      	ldr	r2, [r3, #12]
 8003ac8:	4904      	ldr	r1, [pc, #16]	@ (8003adc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	60cb      	str	r3, [r1, #12]
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	40010400 	.word	0x40010400

08003ae0 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8003ae8:	4b05      	ldr	r3, [pc, #20]	@ (8003b00 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003aea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003aec:	4904      	ldr	r1, [pc, #16]	@ (8003b00 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr
 8003b00:	40010400 	.word	0x40010400

08003b04 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003b0c:	4b06      	ldr	r3, [pc, #24]	@ (8003b28 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003b0e:	68da      	ldr	r2, [r3, #12]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	43db      	mvns	r3, r3
 8003b14:	4904      	ldr	r1, [pc, #16]	@ (8003b28 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003b16:	4013      	ands	r3, r2
 8003b18:	60cb      	str	r3, [r1, #12]
}
 8003b1a:	bf00      	nop
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	40010400 	.word	0x40010400

08003b2c <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8003b34:	4b06      	ldr	r3, [pc, #24]	@ (8003b50 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	43db      	mvns	r3, r3
 8003b3c:	4904      	ldr	r1, [pc, #16]	@ (8003b50 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003b3e:	4013      	ands	r3, r2
 8003b40:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	40010400 	.word	0x40010400

08003b54 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003b5c:	4a04      	ldr	r2, [pc, #16]	@ (8003b70 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6153      	str	r3, [r2, #20]
}
 8003b62:	bf00      	nop
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	40010400 	.word	0x40010400

08003b74 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8003b7c:	4a04      	ldr	r2, [pc, #16]	@ (8003b90 <LL_EXTI_ClearFlag_32_63+0x1c>)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8003b82:	bf00      	nop
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	40010400 	.word	0x40010400

08003b94 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b088      	sub	sp, #32
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d102      	bne.n	8003bb0 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	77fb      	strb	r3, [r7, #31]
 8003bae:	e181      	b.n	8003eb4 <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003bba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003bbe:	d102      	bne.n	8003bc6 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	77fb      	strb	r3, [r7, #31]
 8003bc4:	e176      	b.n	8003eb4 <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	7f5b      	ldrb	r3, [r3, #29]
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d108      	bne.n	8003be2 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f7fd fc7d 	bl	80014dc <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003bec:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	4b90      	ldr	r3, [pc, #576]	@ (8003e54 <HAL_COMP_Init+0x2c0>)
 8003c14:	4013      	ands	r3, r2
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	6812      	ldr	r2, [r2, #0]
 8003c1a:	6979      	ldr	r1, [r7, #20]
 8003c1c:	430b      	orrs	r3, r1
 8003c1e:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d016      	beq.n	8003c5c <HAL_COMP_Init+0xc8>
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d113      	bne.n	8003c5c <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c34:	4b88      	ldr	r3, [pc, #544]	@ (8003e58 <HAL_COMP_Init+0x2c4>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	099b      	lsrs	r3, r3, #6
 8003c3a:	4a88      	ldr	r2, [pc, #544]	@ (8003e5c <HAL_COMP_Init+0x2c8>)
 8003c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c40:	099b      	lsrs	r3, r3, #6
 8003c42:	1c5a      	adds	r2, r3, #1
 8003c44:	4613      	mov	r3, r2
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	4413      	add	r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003c4e:	e002      	b.n	8003c56 <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	3b01      	subs	r3, #1
 8003c54:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1f9      	bne.n	8003c50 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a7f      	ldr	r2, [pc, #508]	@ (8003e60 <HAL_COMP_Init+0x2cc>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d028      	beq.n	8003cb8 <HAL_COMP_Init+0x124>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a7e      	ldr	r2, [pc, #504]	@ (8003e64 <HAL_COMP_Init+0x2d0>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d020      	beq.n	8003cb2 <HAL_COMP_Init+0x11e>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a7c      	ldr	r2, [pc, #496]	@ (8003e68 <HAL_COMP_Init+0x2d4>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d018      	beq.n	8003cac <HAL_COMP_Init+0x118>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a7b      	ldr	r2, [pc, #492]	@ (8003e6c <HAL_COMP_Init+0x2d8>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d010      	beq.n	8003ca6 <HAL_COMP_Init+0x112>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a79      	ldr	r2, [pc, #484]	@ (8003e70 <HAL_COMP_Init+0x2dc>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d008      	beq.n	8003ca0 <HAL_COMP_Init+0x10c>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a78      	ldr	r2, [pc, #480]	@ (8003e74 <HAL_COMP_Init+0x2e0>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d101      	bne.n	8003c9c <HAL_COMP_Init+0x108>
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e00f      	b.n	8003cbc <HAL_COMP_Init+0x128>
 8003c9c:	2302      	movs	r3, #2
 8003c9e:	e00d      	b.n	8003cbc <HAL_COMP_Init+0x128>
 8003ca0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003ca4:	e00a      	b.n	8003cbc <HAL_COMP_Init+0x128>
 8003ca6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003caa:	e007      	b.n	8003cbc <HAL_COMP_Init+0x128>
 8003cac:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003cb0:	e004      	b.n	8003cbc <HAL_COMP_Init+0x128>
 8003cb2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003cb6:	e001      	b.n	8003cbc <HAL_COMP_Init+0x128>
 8003cb8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003cbc:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	699b      	ldr	r3, [r3, #24]
 8003cc2:	f003 0303 	and.w	r3, r3, #3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f000 80b6 	beq.w	8003e38 <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	699b      	ldr	r3, [r3, #24]
 8003cd0:	f003 0310 	and.w	r3, r3, #16
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d011      	beq.n	8003cfc <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a65      	ldr	r2, [pc, #404]	@ (8003e74 <HAL_COMP_Init+0x2e0>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d004      	beq.n	8003cec <HAL_COMP_Init+0x158>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a64      	ldr	r2, [pc, #400]	@ (8003e78 <HAL_COMP_Init+0x2e4>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d103      	bne.n	8003cf4 <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8003cec:	6938      	ldr	r0, [r7, #16]
 8003cee:	f7ff feab 	bl	8003a48 <LL_EXTI_EnableRisingTrig_32_63>
 8003cf2:	e014      	b.n	8003d1e <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003cf4:	6938      	ldr	r0, [r7, #16]
 8003cf6:	f7ff fe95 	bl	8003a24 <LL_EXTI_EnableRisingTrig_0_31>
 8003cfa:	e010      	b.n	8003d1e <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a5c      	ldr	r2, [pc, #368]	@ (8003e74 <HAL_COMP_Init+0x2e0>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d004      	beq.n	8003d10 <HAL_COMP_Init+0x17c>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a5b      	ldr	r2, [pc, #364]	@ (8003e78 <HAL_COMP_Init+0x2e4>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d103      	bne.n	8003d18 <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8003d10:	6938      	ldr	r0, [r7, #16]
 8003d12:	f7ff febf 	bl	8003a94 <LL_EXTI_DisableRisingTrig_32_63>
 8003d16:	e002      	b.n	8003d1e <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003d18:	6938      	ldr	r0, [r7, #16]
 8003d1a:	f7ff fea7 	bl	8003a6c <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	699b      	ldr	r3, [r3, #24]
 8003d22:	f003 0320 	and.w	r3, r3, #32
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d011      	beq.n	8003d4e <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a51      	ldr	r2, [pc, #324]	@ (8003e74 <HAL_COMP_Init+0x2e0>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d004      	beq.n	8003d3e <HAL_COMP_Init+0x1aa>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a4f      	ldr	r2, [pc, #316]	@ (8003e78 <HAL_COMP_Init+0x2e4>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d103      	bne.n	8003d46 <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8003d3e:	6938      	ldr	r0, [r7, #16]
 8003d40:	f7ff fece 	bl	8003ae0 <LL_EXTI_EnableFallingTrig_32_63>
 8003d44:	e014      	b.n	8003d70 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8003d46:	6938      	ldr	r0, [r7, #16]
 8003d48:	f7ff feb8 	bl	8003abc <LL_EXTI_EnableFallingTrig_0_31>
 8003d4c:	e010      	b.n	8003d70 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a48      	ldr	r2, [pc, #288]	@ (8003e74 <HAL_COMP_Init+0x2e0>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d004      	beq.n	8003d62 <HAL_COMP_Init+0x1ce>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a46      	ldr	r2, [pc, #280]	@ (8003e78 <HAL_COMP_Init+0x2e4>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d103      	bne.n	8003d6a <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8003d62:	6938      	ldr	r0, [r7, #16]
 8003d64:	f7ff fee2 	bl	8003b2c <LL_EXTI_DisableFallingTrig_32_63>
 8003d68:	e002      	b.n	8003d70 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003d6a:	6938      	ldr	r0, [r7, #16]
 8003d6c:	f7ff feca 	bl	8003b04 <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a3f      	ldr	r2, [pc, #252]	@ (8003e74 <HAL_COMP_Init+0x2e0>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d004      	beq.n	8003d84 <HAL_COMP_Init+0x1f0>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a3e      	ldr	r2, [pc, #248]	@ (8003e78 <HAL_COMP_Init+0x2e4>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d103      	bne.n	8003d8c <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8003d84:	6938      	ldr	r0, [r7, #16]
 8003d86:	f7ff fef5 	bl	8003b74 <LL_EXTI_ClearFlag_32_63>
 8003d8a:	e002      	b.n	8003d92 <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8003d8c:	6938      	ldr	r0, [r7, #16]
 8003d8e:	f7ff fee1 	bl	8003b54 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d011      	beq.n	8003dc2 <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a34      	ldr	r2, [pc, #208]	@ (8003e74 <HAL_COMP_Init+0x2e0>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d004      	beq.n	8003db2 <HAL_COMP_Init+0x21e>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a32      	ldr	r2, [pc, #200]	@ (8003e78 <HAL_COMP_Init+0x2e4>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d103      	bne.n	8003dba <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8003db2:	6938      	ldr	r0, [r7, #16]
 8003db4:	f7ff fdfc 	bl	80039b0 <LL_EXTI_EnableEvent_32_63>
 8003db8:	e014      	b.n	8003de4 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8003dba:	6938      	ldr	r0, [r7, #16]
 8003dbc:	f7ff fde6 	bl	800398c <LL_EXTI_EnableEvent_0_31>
 8003dc0:	e010      	b.n	8003de4 <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a2b      	ldr	r2, [pc, #172]	@ (8003e74 <HAL_COMP_Init+0x2e0>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d004      	beq.n	8003dd6 <HAL_COMP_Init+0x242>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a29      	ldr	r2, [pc, #164]	@ (8003e78 <HAL_COMP_Init+0x2e4>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d103      	bne.n	8003dde <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8003dd6:	6938      	ldr	r0, [r7, #16]
 8003dd8:	f7ff fe10 	bl	80039fc <LL_EXTI_DisableEvent_32_63>
 8003ddc:	e002      	b.n	8003de4 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8003dde:	6938      	ldr	r0, [r7, #16]
 8003de0:	f7ff fdf8 	bl	80039d4 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d011      	beq.n	8003e14 <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a1f      	ldr	r2, [pc, #124]	@ (8003e74 <HAL_COMP_Init+0x2e0>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d004      	beq.n	8003e04 <HAL_COMP_Init+0x270>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a1e      	ldr	r2, [pc, #120]	@ (8003e78 <HAL_COMP_Init+0x2e4>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d103      	bne.n	8003e0c <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8003e04:	6938      	ldr	r0, [r7, #16]
 8003e06:	f7ff fd87 	bl	8003918 <LL_EXTI_EnableIT_32_63>
 8003e0a:	e04b      	b.n	8003ea4 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8003e0c:	6938      	ldr	r0, [r7, #16]
 8003e0e:	f7ff fd71 	bl	80038f4 <LL_EXTI_EnableIT_0_31>
 8003e12:	e047      	b.n	8003ea4 <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a16      	ldr	r2, [pc, #88]	@ (8003e74 <HAL_COMP_Init+0x2e0>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d004      	beq.n	8003e28 <HAL_COMP_Init+0x294>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a15      	ldr	r2, [pc, #84]	@ (8003e78 <HAL_COMP_Init+0x2e4>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d103      	bne.n	8003e30 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8003e28:	6938      	ldr	r0, [r7, #16]
 8003e2a:	f7ff fd9b 	bl	8003964 <LL_EXTI_DisableIT_32_63>
 8003e2e:	e039      	b.n	8003ea4 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8003e30:	6938      	ldr	r0, [r7, #16]
 8003e32:	f7ff fd83 	bl	800393c <LL_EXTI_DisableIT_0_31>
 8003e36:	e035      	b.n	8003ea4 <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a0d      	ldr	r2, [pc, #52]	@ (8003e74 <HAL_COMP_Init+0x2e0>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d004      	beq.n	8003e4c <HAL_COMP_Init+0x2b8>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a0c      	ldr	r2, [pc, #48]	@ (8003e78 <HAL_COMP_Init+0x2e4>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d117      	bne.n	8003e7c <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8003e4c:	6938      	ldr	r0, [r7, #16]
 8003e4e:	f7ff fdd5 	bl	80039fc <LL_EXTI_DisableEvent_32_63>
 8003e52:	e016      	b.n	8003e82 <HAL_COMP_Init+0x2ee>
 8003e54:	ff007e0f 	.word	0xff007e0f
 8003e58:	20000008 	.word	0x20000008
 8003e5c:	053e2d63 	.word	0x053e2d63
 8003e60:	40010200 	.word	0x40010200
 8003e64:	40010204 	.word	0x40010204
 8003e68:	40010208 	.word	0x40010208
 8003e6c:	4001020c 	.word	0x4001020c
 8003e70:	40010210 	.word	0x40010210
 8003e74:	40010214 	.word	0x40010214
 8003e78:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003e7c:	6938      	ldr	r0, [r7, #16]
 8003e7e:	f7ff fda9 	bl	80039d4 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a0e      	ldr	r2, [pc, #56]	@ (8003ec0 <HAL_COMP_Init+0x32c>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d004      	beq.n	8003e96 <HAL_COMP_Init+0x302>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a0c      	ldr	r2, [pc, #48]	@ (8003ec4 <HAL_COMP_Init+0x330>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d103      	bne.n	8003e9e <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8003e96:	6938      	ldr	r0, [r7, #16]
 8003e98:	f7ff fd64 	bl	8003964 <LL_EXTI_DisableIT_32_63>
 8003e9c:	e002      	b.n	8003ea4 <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8003e9e:	6938      	ldr	r0, [r7, #16]
 8003ea0:	f7ff fd4c 	bl	800393c <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	7f5b      	ldrb	r3, [r3, #29]
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d102      	bne.n	8003eb4 <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8003eb4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3720      	adds	r7, #32
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	40010214 	.word	0x40010214
 8003ec4:	40010218 	.word	0x40010218

08003ec8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f003 0307 	and.w	r3, r3, #7
 8003ed6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8003f0c <__NVIC_SetPriorityGrouping+0x44>)
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ede:	68ba      	ldr	r2, [r7, #8]
 8003ee0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ef0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ef4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ef8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003efa:	4a04      	ldr	r2, [pc, #16]	@ (8003f0c <__NVIC_SetPriorityGrouping+0x44>)
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	60d3      	str	r3, [r2, #12]
}
 8003f00:	bf00      	nop
 8003f02:	3714      	adds	r7, #20
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr
 8003f0c:	e000ed00 	.word	0xe000ed00

08003f10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f14:	4b04      	ldr	r3, [pc, #16]	@ (8003f28 <__NVIC_GetPriorityGrouping+0x18>)
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	0a1b      	lsrs	r3, r3, #8
 8003f1a:	f003 0307 	and.w	r3, r3, #7
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr
 8003f28:	e000ed00 	.word	0xe000ed00

08003f2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	4603      	mov	r3, r0
 8003f34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	db0b      	blt.n	8003f56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f3e:	79fb      	ldrb	r3, [r7, #7]
 8003f40:	f003 021f 	and.w	r2, r3, #31
 8003f44:	4907      	ldr	r1, [pc, #28]	@ (8003f64 <__NVIC_EnableIRQ+0x38>)
 8003f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f4a:	095b      	lsrs	r3, r3, #5
 8003f4c:	2001      	movs	r0, #1
 8003f4e:	fa00 f202 	lsl.w	r2, r0, r2
 8003f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f56:	bf00      	nop
 8003f58:	370c      	adds	r7, #12
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	e000e100 	.word	0xe000e100

08003f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	4603      	mov	r3, r0
 8003f70:	6039      	str	r1, [r7, #0]
 8003f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	db0a      	blt.n	8003f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	b2da      	uxtb	r2, r3
 8003f80:	490c      	ldr	r1, [pc, #48]	@ (8003fb4 <__NVIC_SetPriority+0x4c>)
 8003f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f86:	0112      	lsls	r2, r2, #4
 8003f88:	b2d2      	uxtb	r2, r2
 8003f8a:	440b      	add	r3, r1
 8003f8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f90:	e00a      	b.n	8003fa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	b2da      	uxtb	r2, r3
 8003f96:	4908      	ldr	r1, [pc, #32]	@ (8003fb8 <__NVIC_SetPriority+0x50>)
 8003f98:	79fb      	ldrb	r3, [r7, #7]
 8003f9a:	f003 030f 	and.w	r3, r3, #15
 8003f9e:	3b04      	subs	r3, #4
 8003fa0:	0112      	lsls	r2, r2, #4
 8003fa2:	b2d2      	uxtb	r2, r2
 8003fa4:	440b      	add	r3, r1
 8003fa6:	761a      	strb	r2, [r3, #24]
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr
 8003fb4:	e000e100 	.word	0xe000e100
 8003fb8:	e000ed00 	.word	0xe000ed00

08003fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b089      	sub	sp, #36	@ 0x24
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f003 0307 	and.w	r3, r3, #7
 8003fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	f1c3 0307 	rsb	r3, r3, #7
 8003fd6:	2b04      	cmp	r3, #4
 8003fd8:	bf28      	it	cs
 8003fda:	2304      	movcs	r3, #4
 8003fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	3304      	adds	r3, #4
 8003fe2:	2b06      	cmp	r3, #6
 8003fe4:	d902      	bls.n	8003fec <NVIC_EncodePriority+0x30>
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	3b03      	subs	r3, #3
 8003fea:	e000      	b.n	8003fee <NVIC_EncodePriority+0x32>
 8003fec:	2300      	movs	r3, #0
 8003fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffa:	43da      	mvns	r2, r3
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	401a      	ands	r2, r3
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004004:	f04f 31ff 	mov.w	r1, #4294967295
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	fa01 f303 	lsl.w	r3, r1, r3
 800400e:	43d9      	mvns	r1, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004014:	4313      	orrs	r3, r2
         );
}
 8004016:	4618      	mov	r0, r3
 8004018:	3724      	adds	r7, #36	@ 0x24
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
	...

08004024 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	3b01      	subs	r3, #1
 8004030:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004034:	d301      	bcc.n	800403a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004036:	2301      	movs	r3, #1
 8004038:	e00f      	b.n	800405a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800403a:	4a0a      	ldr	r2, [pc, #40]	@ (8004064 <SysTick_Config+0x40>)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	3b01      	subs	r3, #1
 8004040:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004042:	210f      	movs	r1, #15
 8004044:	f04f 30ff 	mov.w	r0, #4294967295
 8004048:	f7ff ff8e 	bl	8003f68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800404c:	4b05      	ldr	r3, [pc, #20]	@ (8004064 <SysTick_Config+0x40>)
 800404e:	2200      	movs	r2, #0
 8004050:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004052:	4b04      	ldr	r3, [pc, #16]	@ (8004064 <SysTick_Config+0x40>)
 8004054:	2207      	movs	r2, #7
 8004056:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	e000e010 	.word	0xe000e010

08004068 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f7ff ff29 	bl	8003ec8 <__NVIC_SetPriorityGrouping>
}
 8004076:	bf00      	nop
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800407e:	b580      	push	{r7, lr}
 8004080:	b086      	sub	sp, #24
 8004082:	af00      	add	r7, sp, #0
 8004084:	4603      	mov	r3, r0
 8004086:	60b9      	str	r1, [r7, #8]
 8004088:	607a      	str	r2, [r7, #4]
 800408a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800408c:	f7ff ff40 	bl	8003f10 <__NVIC_GetPriorityGrouping>
 8004090:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	68b9      	ldr	r1, [r7, #8]
 8004096:	6978      	ldr	r0, [r7, #20]
 8004098:	f7ff ff90 	bl	8003fbc <NVIC_EncodePriority>
 800409c:	4602      	mov	r2, r0
 800409e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040a2:	4611      	mov	r1, r2
 80040a4:	4618      	mov	r0, r3
 80040a6:	f7ff ff5f 	bl	8003f68 <__NVIC_SetPriority>
}
 80040aa:	bf00      	nop
 80040ac:	3718      	adds	r7, #24
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b082      	sub	sp, #8
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	4603      	mov	r3, r0
 80040ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7ff ff33 	bl	8003f2c <__NVIC_EnableIRQ>
}
 80040c6:	bf00      	nop
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b082      	sub	sp, #8
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7ff ffa4 	bl	8004024 <SysTick_Config>
 80040dc:	4603      	mov	r3, r0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b082      	sub	sp, #8
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e014      	b.n	8004122 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	791b      	ldrb	r3, [r3, #4]
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d105      	bne.n	800410e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f7fd fa7d 	bl	8001608 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2202      	movs	r2, #2
 8004112:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2201      	movs	r2, #1
 800411e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004120:	2300      	movs	r3, #0
}
 8004122:	4618      	mov	r0, r3
 8004124:	3708      	adds	r7, #8
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}
	...

0800412c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b08a      	sub	sp, #40	@ 0x28
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004138:	2300      	movs	r3, #0
 800413a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d002      	beq.n	8004148 <HAL_DAC_ConfigChannel+0x1c>
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e1a1      	b.n	8004490 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	795b      	ldrb	r3, [r3, #5]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d101      	bne.n	800415e <HAL_DAC_ConfigChannel+0x32>
 800415a:	2302      	movs	r3, #2
 800415c:	e198      	b.n	8004490 <HAL_DAC_ConfigChannel+0x364>
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2201      	movs	r2, #1
 8004162:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2202      	movs	r2, #2
 8004168:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	2b04      	cmp	r3, #4
 8004170:	d17a      	bne.n	8004268 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004172:	f7fd fd0b 	bl	8001b8c <HAL_GetTick>
 8004176:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d13d      	bne.n	80041fa <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800417e:	e018      	b.n	80041b2 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004180:	f7fd fd04 	bl	8001b8c <HAL_GetTick>
 8004184:	4602      	mov	r2, r0
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	2b01      	cmp	r3, #1
 800418c:	d911      	bls.n	80041b2 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004194:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d00a      	beq.n	80041b2 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	691b      	ldr	r3, [r3, #16]
 80041a0:	f043 0208 	orr.w	r2, r3, #8
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2203      	movs	r2, #3
 80041ac:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e16e      	b.n	8004490 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1df      	bne.n	8004180 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	68ba      	ldr	r2, [r7, #8]
 80041c6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041c8:	641a      	str	r2, [r3, #64]	@ 0x40
 80041ca:	e020      	b.n	800420e <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80041cc:	f7fd fcde 	bl	8001b8c <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d90f      	bls.n	80041fa <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	da0a      	bge.n	80041fa <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	691b      	ldr	r3, [r3, #16]
 80041e8:	f043 0208 	orr.w	r2, r3, #8
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2203      	movs	r2, #3
 80041f4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e14a      	b.n	8004490 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004200:	2b00      	cmp	r3, #0
 8004202:	dbe3      	blt.n	80041cc <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	68ba      	ldr	r2, [r7, #8]
 800420a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800420c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f003 0310 	and.w	r3, r3, #16
 800421a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800421e:	fa01 f303 	lsl.w	r3, r1, r3
 8004222:	43db      	mvns	r3, r3
 8004224:	ea02 0103 	and.w	r1, r2, r3
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f003 0310 	and.w	r3, r3, #16
 8004232:	409a      	lsls	r2, r3
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	430a      	orrs	r2, r1
 800423a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f003 0310 	and.w	r3, r3, #16
 8004248:	21ff      	movs	r1, #255	@ 0xff
 800424a:	fa01 f303 	lsl.w	r3, r1, r3
 800424e:	43db      	mvns	r3, r3
 8004250:	ea02 0103 	and.w	r1, r2, r3
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f003 0310 	and.w	r3, r3, #16
 800425e:	409a      	lsls	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	430a      	orrs	r2, r1
 8004266:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	69db      	ldr	r3, [r3, #28]
 800426c:	2b01      	cmp	r3, #1
 800426e:	d11d      	bne.n	80042ac <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004276:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f003 0310 	and.w	r3, r3, #16
 800427e:	221f      	movs	r2, #31
 8004280:	fa02 f303 	lsl.w	r3, r2, r3
 8004284:	43db      	mvns	r3, r3
 8004286:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004288:	4013      	ands	r3, r2
 800428a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	6a1b      	ldr	r3, [r3, #32]
 8004290:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f003 0310 	and.w	r3, r3, #16
 8004298:	697a      	ldr	r2, [r7, #20]
 800429a:	fa02 f303 	lsl.w	r3, r2, r3
 800429e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042a0:	4313      	orrs	r3, r2
 80042a2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042aa:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042b2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f003 0310 	and.w	r3, r3, #16
 80042ba:	2207      	movs	r2, #7
 80042bc:	fa02 f303 	lsl.w	r3, r2, r3
 80042c0:	43db      	mvns	r3, r3
 80042c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c4:	4013      	ands	r3, r2
 80042c6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d102      	bne.n	80042d6 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80042d0:	2300      	movs	r3, #0
 80042d2:	623b      	str	r3, [r7, #32]
 80042d4:	e00f      	b.n	80042f6 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	699b      	ldr	r3, [r3, #24]
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d102      	bne.n	80042e4 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80042de:	2301      	movs	r3, #1
 80042e0:	623b      	str	r3, [r7, #32]
 80042e2:	e008      	b.n	80042f6 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	695b      	ldr	r3, [r3, #20]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d102      	bne.n	80042f2 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80042ec:	2301      	movs	r3, #1
 80042ee:	623b      	str	r3, [r7, #32]
 80042f0:	e001      	b.n	80042f6 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80042f2:	2300      	movs	r3, #0
 80042f4:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	695b      	ldr	r3, [r3, #20]
 80042fe:	4313      	orrs	r3, r2
 8004300:	6a3a      	ldr	r2, [r7, #32]
 8004302:	4313      	orrs	r3, r2
 8004304:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f003 0310 	and.w	r3, r3, #16
 800430c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004310:	fa02 f303 	lsl.w	r3, r2, r3
 8004314:	43db      	mvns	r3, r3
 8004316:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004318:	4013      	ands	r3, r2
 800431a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	791b      	ldrb	r3, [r3, #4]
 8004320:	2b01      	cmp	r3, #1
 8004322:	d102      	bne.n	800432a <HAL_DAC_ConfigChannel+0x1fe>
 8004324:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004328:	e000      	b.n	800432c <HAL_DAC_ConfigChannel+0x200>
 800432a:	2300      	movs	r3, #0
 800432c:	697a      	ldr	r2, [r7, #20]
 800432e:	4313      	orrs	r3, r2
 8004330:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f003 0310 	and.w	r3, r3, #16
 8004338:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800433c:	fa02 f303 	lsl.w	r3, r2, r3
 8004340:	43db      	mvns	r3, r3
 8004342:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004344:	4013      	ands	r3, r2
 8004346:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	795b      	ldrb	r3, [r3, #5]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d102      	bne.n	8004356 <HAL_DAC_ConfigChannel+0x22a>
 8004350:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004354:	e000      	b.n	8004358 <HAL_DAC_ConfigChannel+0x22c>
 8004356:	2300      	movs	r3, #0
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	4313      	orrs	r3, r2
 800435c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800435e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004360:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004364:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	2b02      	cmp	r3, #2
 800436c:	d114      	bne.n	8004398 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800436e:	f003 fe27 	bl	8007fc0 <HAL_RCC_GetHCLKFreq>
 8004372:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	4a48      	ldr	r2, [pc, #288]	@ (8004498 <HAL_DAC_ConfigChannel+0x36c>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d904      	bls.n	8004386 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800437c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004382:	627b      	str	r3, [r7, #36]	@ 0x24
 8004384:	e00f      	b.n	80043a6 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	4a44      	ldr	r2, [pc, #272]	@ (800449c <HAL_DAC_ConfigChannel+0x370>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d90a      	bls.n	80043a4 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800438e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004390:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004394:	627b      	str	r3, [r7, #36]	@ 0x24
 8004396:	e006      	b.n	80043a6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800439e:	4313      	orrs	r3, r2
 80043a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80043a2:	e000      	b.n	80043a6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80043a4:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f003 0310 	and.w	r3, r3, #16
 80043ac:	697a      	ldr	r2, [r7, #20]
 80043ae:	fa02 f303 	lsl.w	r3, r2, r3
 80043b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043b4:	4313      	orrs	r3, r2
 80043b6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043be:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6819      	ldr	r1, [r3, #0]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f003 0310 	and.w	r3, r3, #16
 80043cc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80043d0:	fa02 f303 	lsl.w	r3, r2, r3
 80043d4:	43da      	mvns	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	400a      	ands	r2, r1
 80043dc:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f003 0310 	and.w	r3, r3, #16
 80043ec:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80043f0:	fa02 f303 	lsl.w	r3, r2, r3
 80043f4:	43db      	mvns	r3, r3
 80043f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043f8:	4013      	ands	r3, r2
 80043fa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f003 0310 	and.w	r3, r3, #16
 8004408:	697a      	ldr	r2, [r7, #20]
 800440a:	fa02 f303 	lsl.w	r3, r2, r3
 800440e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004410:	4313      	orrs	r3, r2
 8004412:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800441a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	6819      	ldr	r1, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f003 0310 	and.w	r3, r3, #16
 8004428:	22c0      	movs	r2, #192	@ 0xc0
 800442a:	fa02 f303 	lsl.w	r3, r2, r3
 800442e:	43da      	mvns	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	400a      	ands	r2, r1
 8004436:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	089b      	lsrs	r3, r3, #2
 800443e:	f003 030f 	and.w	r3, r3, #15
 8004442:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	691b      	ldr	r3, [r3, #16]
 8004448:	089b      	lsrs	r3, r3, #2
 800444a:	021b      	lsls	r3, r3, #8
 800444c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004450:	697a      	ldr	r2, [r7, #20]
 8004452:	4313      	orrs	r3, r2
 8004454:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f003 0310 	and.w	r3, r3, #16
 8004462:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8004466:	fa01 f303 	lsl.w	r3, r1, r3
 800446a:	43db      	mvns	r3, r3
 800446c:	ea02 0103 	and.w	r1, r2, r3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f003 0310 	and.w	r3, r3, #16
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	409a      	lsls	r2, r3
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	430a      	orrs	r2, r1
 8004480:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2201      	movs	r2, #1
 8004486:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800448e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004490:	4618      	mov	r0, r3
 8004492:	3728      	adds	r7, #40	@ 0x28
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	09896800 	.word	0x09896800
 800449c:	04c4b400 	.word	0x04c4b400

080044a0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b085      	sub	sp, #20
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044a8:	2300      	movs	r3, #0
 80044aa:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d005      	beq.n	80044c4 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2204      	movs	r2, #4
 80044bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	73fb      	strb	r3, [r7, #15]
 80044c2:	e037      	b.n	8004534 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f022 020e 	bic.w	r2, r2, #14
 80044d2:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80044e2:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0201 	bic.w	r2, r2, #1
 80044f2:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044f8:	f003 021f 	and.w	r2, r3, #31
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004500:	2101      	movs	r1, #1
 8004502:	fa01 f202 	lsl.w	r2, r1, r2
 8004506:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004510:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00c      	beq.n	8004534 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004524:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004528:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004532:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004544:	7bfb      	ldrb	r3, [r7, #15]
}
 8004546:	4618      	mov	r0, r3
 8004548:	3714      	adds	r7, #20
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr

08004552 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004552:	b580      	push	{r7, lr}
 8004554:	b084      	sub	sp, #16
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800455a:	2300      	movs	r3, #0
 800455c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d00d      	beq.n	8004586 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2204      	movs	r2, #4
 800456e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	73fb      	strb	r3, [r7, #15]
 8004584:	e047      	b.n	8004616 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f022 020e 	bic.w	r2, r2, #14
 8004594:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f022 0201 	bic.w	r2, r2, #1
 80045a4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80045b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ba:	f003 021f 	and.w	r2, r3, #31
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c2:	2101      	movs	r1, #1
 80045c4:	fa01 f202 	lsl.w	r2, r1, r2
 80045c8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80045d2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00c      	beq.n	80045f6 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045e6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80045ea:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80045f4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800460a:	2b00      	cmp	r3, #0
 800460c:	d003      	beq.n	8004616 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	4798      	blx	r3
    }
  }
  return status;
 8004616:	7bfb      	ldrb	r3, [r7, #15]
}
 8004618:	4618      	mov	r0, r3
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004620:	b480      	push	{r7}
 8004622:	b087      	sub	sp, #28
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800462a:	2300      	movs	r3, #0
 800462c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800462e:	e15a      	b.n	80048e6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	2101      	movs	r1, #1
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	fa01 f303 	lsl.w	r3, r1, r3
 800463c:	4013      	ands	r3, r2
 800463e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2b00      	cmp	r3, #0
 8004644:	f000 814c 	beq.w	80048e0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f003 0303 	and.w	r3, r3, #3
 8004650:	2b01      	cmp	r3, #1
 8004652:	d005      	beq.n	8004660 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800465c:	2b02      	cmp	r3, #2
 800465e:	d130      	bne.n	80046c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	2203      	movs	r2, #3
 800466c:	fa02 f303 	lsl.w	r3, r2, r3
 8004670:	43db      	mvns	r3, r3
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	4013      	ands	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	68da      	ldr	r2, [r3, #12]
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	005b      	lsls	r3, r3, #1
 8004680:	fa02 f303 	lsl.w	r3, r2, r3
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	4313      	orrs	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004696:	2201      	movs	r2, #1
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	fa02 f303 	lsl.w	r3, r2, r3
 800469e:	43db      	mvns	r3, r3
 80046a0:	693a      	ldr	r2, [r7, #16]
 80046a2:	4013      	ands	r3, r2
 80046a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	091b      	lsrs	r3, r3, #4
 80046ac:	f003 0201 	and.w	r2, r3, #1
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	fa02 f303 	lsl.w	r3, r2, r3
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f003 0303 	and.w	r3, r3, #3
 80046ca:	2b03      	cmp	r3, #3
 80046cc:	d017      	beq.n	80046fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	005b      	lsls	r3, r3, #1
 80046d8:	2203      	movs	r2, #3
 80046da:	fa02 f303 	lsl.w	r3, r2, r3
 80046de:	43db      	mvns	r3, r3
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	4013      	ands	r3, r2
 80046e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	689a      	ldr	r2, [r3, #8]
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	005b      	lsls	r3, r3, #1
 80046ee:	fa02 f303 	lsl.w	r3, r2, r3
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f003 0303 	and.w	r3, r3, #3
 8004706:	2b02      	cmp	r3, #2
 8004708:	d123      	bne.n	8004752 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	08da      	lsrs	r2, r3, #3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	3208      	adds	r2, #8
 8004712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004716:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	f003 0307 	and.w	r3, r3, #7
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	220f      	movs	r2, #15
 8004722:	fa02 f303 	lsl.w	r3, r2, r3
 8004726:	43db      	mvns	r3, r3
 8004728:	693a      	ldr	r2, [r7, #16]
 800472a:	4013      	ands	r3, r2
 800472c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	691a      	ldr	r2, [r3, #16]
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	f003 0307 	and.w	r3, r3, #7
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	fa02 f303 	lsl.w	r3, r2, r3
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	4313      	orrs	r3, r2
 8004742:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	08da      	lsrs	r2, r3, #3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	3208      	adds	r2, #8
 800474c:	6939      	ldr	r1, [r7, #16]
 800474e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	005b      	lsls	r3, r3, #1
 800475c:	2203      	movs	r2, #3
 800475e:	fa02 f303 	lsl.w	r3, r2, r3
 8004762:	43db      	mvns	r3, r3
 8004764:	693a      	ldr	r2, [r7, #16]
 8004766:	4013      	ands	r3, r2
 8004768:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f003 0203 	and.w	r2, r3, #3
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	fa02 f303 	lsl.w	r3, r2, r3
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	4313      	orrs	r3, r2
 800477e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	693a      	ldr	r2, [r7, #16]
 8004784:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800478e:	2b00      	cmp	r3, #0
 8004790:	f000 80a6 	beq.w	80048e0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004794:	4b5b      	ldr	r3, [pc, #364]	@ (8004904 <HAL_GPIO_Init+0x2e4>)
 8004796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004798:	4a5a      	ldr	r2, [pc, #360]	@ (8004904 <HAL_GPIO_Init+0x2e4>)
 800479a:	f043 0301 	orr.w	r3, r3, #1
 800479e:	6613      	str	r3, [r2, #96]	@ 0x60
 80047a0:	4b58      	ldr	r3, [pc, #352]	@ (8004904 <HAL_GPIO_Init+0x2e4>)
 80047a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047a4:	f003 0301 	and.w	r3, r3, #1
 80047a8:	60bb      	str	r3, [r7, #8]
 80047aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047ac:	4a56      	ldr	r2, [pc, #344]	@ (8004908 <HAL_GPIO_Init+0x2e8>)
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	089b      	lsrs	r3, r3, #2
 80047b2:	3302      	adds	r3, #2
 80047b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	f003 0303 	and.w	r3, r3, #3
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	220f      	movs	r2, #15
 80047c4:	fa02 f303 	lsl.w	r3, r2, r3
 80047c8:	43db      	mvns	r3, r3
 80047ca:	693a      	ldr	r2, [r7, #16]
 80047cc:	4013      	ands	r3, r2
 80047ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80047d6:	d01f      	beq.n	8004818 <HAL_GPIO_Init+0x1f8>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a4c      	ldr	r2, [pc, #304]	@ (800490c <HAL_GPIO_Init+0x2ec>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d019      	beq.n	8004814 <HAL_GPIO_Init+0x1f4>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a4b      	ldr	r2, [pc, #300]	@ (8004910 <HAL_GPIO_Init+0x2f0>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d013      	beq.n	8004810 <HAL_GPIO_Init+0x1f0>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a4a      	ldr	r2, [pc, #296]	@ (8004914 <HAL_GPIO_Init+0x2f4>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d00d      	beq.n	800480c <HAL_GPIO_Init+0x1ec>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a49      	ldr	r2, [pc, #292]	@ (8004918 <HAL_GPIO_Init+0x2f8>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d007      	beq.n	8004808 <HAL_GPIO_Init+0x1e8>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a48      	ldr	r2, [pc, #288]	@ (800491c <HAL_GPIO_Init+0x2fc>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d101      	bne.n	8004804 <HAL_GPIO_Init+0x1e4>
 8004800:	2305      	movs	r3, #5
 8004802:	e00a      	b.n	800481a <HAL_GPIO_Init+0x1fa>
 8004804:	2306      	movs	r3, #6
 8004806:	e008      	b.n	800481a <HAL_GPIO_Init+0x1fa>
 8004808:	2304      	movs	r3, #4
 800480a:	e006      	b.n	800481a <HAL_GPIO_Init+0x1fa>
 800480c:	2303      	movs	r3, #3
 800480e:	e004      	b.n	800481a <HAL_GPIO_Init+0x1fa>
 8004810:	2302      	movs	r3, #2
 8004812:	e002      	b.n	800481a <HAL_GPIO_Init+0x1fa>
 8004814:	2301      	movs	r3, #1
 8004816:	e000      	b.n	800481a <HAL_GPIO_Init+0x1fa>
 8004818:	2300      	movs	r3, #0
 800481a:	697a      	ldr	r2, [r7, #20]
 800481c:	f002 0203 	and.w	r2, r2, #3
 8004820:	0092      	lsls	r2, r2, #2
 8004822:	4093      	lsls	r3, r2
 8004824:	693a      	ldr	r2, [r7, #16]
 8004826:	4313      	orrs	r3, r2
 8004828:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800482a:	4937      	ldr	r1, [pc, #220]	@ (8004908 <HAL_GPIO_Init+0x2e8>)
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	089b      	lsrs	r3, r3, #2
 8004830:	3302      	adds	r3, #2
 8004832:	693a      	ldr	r2, [r7, #16]
 8004834:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004838:	4b39      	ldr	r3, [pc, #228]	@ (8004920 <HAL_GPIO_Init+0x300>)
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	43db      	mvns	r3, r3
 8004842:	693a      	ldr	r2, [r7, #16]
 8004844:	4013      	ands	r3, r2
 8004846:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d003      	beq.n	800485c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004854:	693a      	ldr	r2, [r7, #16]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	4313      	orrs	r3, r2
 800485a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800485c:	4a30      	ldr	r2, [pc, #192]	@ (8004920 <HAL_GPIO_Init+0x300>)
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004862:	4b2f      	ldr	r3, [pc, #188]	@ (8004920 <HAL_GPIO_Init+0x300>)
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	43db      	mvns	r3, r3
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	4013      	ands	r3, r2
 8004870:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800487a:	2b00      	cmp	r3, #0
 800487c:	d003      	beq.n	8004886 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4313      	orrs	r3, r2
 8004884:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004886:	4a26      	ldr	r2, [pc, #152]	@ (8004920 <HAL_GPIO_Init+0x300>)
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800488c:	4b24      	ldr	r3, [pc, #144]	@ (8004920 <HAL_GPIO_Init+0x300>)
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	43db      	mvns	r3, r3
 8004896:	693a      	ldr	r2, [r7, #16]
 8004898:	4013      	ands	r3, r2
 800489a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d003      	beq.n	80048b0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80048b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004920 <HAL_GPIO_Init+0x300>)
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80048b6:	4b1a      	ldr	r3, [pc, #104]	@ (8004920 <HAL_GPIO_Init+0x300>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	43db      	mvns	r3, r3
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	4013      	ands	r3, r2
 80048c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d003      	beq.n	80048da <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80048d2:	693a      	ldr	r2, [r7, #16]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80048da:	4a11      	ldr	r2, [pc, #68]	@ (8004920 <HAL_GPIO_Init+0x300>)
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	3301      	adds	r3, #1
 80048e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	fa22 f303 	lsr.w	r3, r2, r3
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	f47f ae9d 	bne.w	8004630 <HAL_GPIO_Init+0x10>
  }
}
 80048f6:	bf00      	nop
 80048f8:	bf00      	nop
 80048fa:	371c      	adds	r7, #28
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr
 8004904:	40021000 	.word	0x40021000
 8004908:	40010000 	.word	0x40010000
 800490c:	48000400 	.word	0x48000400
 8004910:	48000800 	.word	0x48000800
 8004914:	48000c00 	.word	0x48000c00
 8004918:	48001000 	.word	0x48001000
 800491c:	48001400 	.word	0x48001400
 8004920:	40010400 	.word	0x40010400

08004924 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	460b      	mov	r3, r1
 800492e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	691a      	ldr	r2, [r3, #16]
 8004934:	887b      	ldrh	r3, [r7, #2]
 8004936:	4013      	ands	r3, r2
 8004938:	2b00      	cmp	r3, #0
 800493a:	d002      	beq.n	8004942 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800493c:	2301      	movs	r3, #1
 800493e:	73fb      	strb	r3, [r7, #15]
 8004940:	e001      	b.n	8004946 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004942:	2300      	movs	r3, #0
 8004944:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004946:	7bfb      	ldrb	r3, [r7, #15]
}
 8004948:	4618      	mov	r0, r3
 800494a:	3714      	adds	r7, #20
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr

08004954 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	460b      	mov	r3, r1
 800495e:	807b      	strh	r3, [r7, #2]
 8004960:	4613      	mov	r3, r2
 8004962:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004964:	787b      	ldrb	r3, [r7, #1]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800496a:	887a      	ldrh	r2, [r7, #2]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004970:	e002      	b.n	8004978 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004972:	887a      	ldrh	r2, [r7, #2]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	4603      	mov	r3, r0
 800498c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800498e:	4b08      	ldr	r3, [pc, #32]	@ (80049b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004990:	695a      	ldr	r2, [r3, #20]
 8004992:	88fb      	ldrh	r3, [r7, #6]
 8004994:	4013      	ands	r3, r2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d006      	beq.n	80049a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800499a:	4a05      	ldr	r2, [pc, #20]	@ (80049b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800499c:	88fb      	ldrh	r3, [r7, #6]
 800499e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049a0:	88fb      	ldrh	r3, [r7, #6]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f000 f806 	bl	80049b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80049a8:	bf00      	nop
 80049aa:	3708      	adds	r7, #8
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	40010400 	.word	0x40010400

080049b4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	4603      	mov	r3, r0
 80049bc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80049be:	bf00      	nop
 80049c0:	370c      	adds	r7, #12
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
	...

080049cc <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b086      	sub	sp, #24
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e0be      	b.n	8004b5c <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2202      	movs	r2, #2
 80049e2:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d02e      	beq.n	8004a88 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a4d      	ldr	r2, [pc, #308]	@ (8004b64 <HAL_HRTIM_Init+0x198>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d10b      	bne.n	8004a4c <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8004a34:	4b4c      	ldr	r3, [pc, #304]	@ (8004b68 <HAL_HRTIM_Init+0x19c>)
 8004a36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a38:	4a4b      	ldr	r2, [pc, #300]	@ (8004b68 <HAL_HRTIM_Init+0x19c>)
 8004a3a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004a3e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004a40:	4b49      	ldr	r3, [pc, #292]	@ (8004b68 <HAL_HRTIM_Init+0x19c>)
 8004a42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a44:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004a48:	60fb      	str	r3, [r7, #12]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004a5a:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	691b      	ldr	r3, [r3, #16]
 8004a60:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004a64:	693a      	ldr	r2, [r7, #16]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004a70:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004a7a:	693a      	ldr	r2, [r7, #16]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	693a      	ldr	r2, [r7, #16]
 8004a86:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f7fc fe05 	bl	8001698 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f003 0302 	and.w	r3, r3, #2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d012      	beq.n	8004ac0 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aa8:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ab2:	693a      	ldr	r2, [r7, #16]
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	693a      	ldr	r2, [r7, #16]
 8004abe:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	75fb      	strb	r3, [r7, #23]
 8004ad4:	e03e      	b.n	8004b54 <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8004ad6:	7dfa      	ldrb	r2, [r7, #23]
 8004ad8:	6879      	ldr	r1, [r7, #4]
 8004ada:	4613      	mov	r3, r2
 8004adc:	00db      	lsls	r3, r3, #3
 8004ade:	1a9b      	subs	r3, r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	440b      	add	r3, r1
 8004ae4:	3318      	adds	r3, #24
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8004aea:	7dfa      	ldrb	r2, [r7, #23]
 8004aec:	6879      	ldr	r1, [r7, #4]
 8004aee:	4613      	mov	r3, r2
 8004af0:	00db      	lsls	r3, r3, #3
 8004af2:	1a9b      	subs	r3, r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	440b      	add	r3, r1
 8004af8:	331c      	adds	r3, #28
 8004afa:	2200      	movs	r2, #0
 8004afc:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8004afe:	7dfa      	ldrb	r2, [r7, #23]
 8004b00:	6879      	ldr	r1, [r7, #4]
 8004b02:	4613      	mov	r3, r2
 8004b04:	00db      	lsls	r3, r3, #3
 8004b06:	1a9b      	subs	r3, r3, r2
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	440b      	add	r3, r1
 8004b0c:	3320      	adds	r3, #32
 8004b0e:	2200      	movs	r2, #0
 8004b10:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8004b12:	7dfa      	ldrb	r2, [r7, #23]
 8004b14:	6879      	ldr	r1, [r7, #4]
 8004b16:	4613      	mov	r3, r2
 8004b18:	00db      	lsls	r3, r3, #3
 8004b1a:	1a9b      	subs	r3, r3, r2
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	440b      	add	r3, r1
 8004b20:	3324      	adds	r3, #36	@ 0x24
 8004b22:	2200      	movs	r2, #0
 8004b24:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8004b26:	7dfa      	ldrb	r2, [r7, #23]
 8004b28:	6879      	ldr	r1, [r7, #4]
 8004b2a:	4613      	mov	r3, r2
 8004b2c:	00db      	lsls	r3, r3, #3
 8004b2e:	1a9b      	subs	r3, r3, r2
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	440b      	add	r3, r1
 8004b34:	3328      	adds	r3, #40	@ 0x28
 8004b36:	2200      	movs	r2, #0
 8004b38:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8004b3a:	7dfa      	ldrb	r2, [r7, #23]
 8004b3c:	6879      	ldr	r1, [r7, #4]
 8004b3e:	4613      	mov	r3, r2
 8004b40:	00db      	lsls	r3, r3, #3
 8004b42:	1a9b      	subs	r3, r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	440b      	add	r3, r1
 8004b48:	3330      	adds	r3, #48	@ 0x30
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8004b4e:	7dfb      	ldrb	r3, [r7, #23]
 8004b50:	3301      	adds	r3, #1
 8004b52:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8004b54:	7dfb      	ldrb	r3, [r7, #23]
 8004b56:	2b06      	cmp	r3, #6
 8004b58:	d9bd      	bls.n	8004ad6 <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 8004b5a:	2300      	movs	r3, #0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3718      	adds	r7, #24
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	40016800 	.word	0x40016800
 8004b68:	40021000 	.word	0x40021000

08004b6c <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d101      	bne.n	8004b84 <HAL_HRTIM_DLLCalibrationStart+0x18>
 8004b80:	2302      	movs	r3, #2
 8004b82:	e045      	b.n	8004c10 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2202      	movs	r2, #2
 8004b90:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b9a:	d114      	bne.n	8004bc6 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f022 0202 	bic.w	r2, r2, #2
 8004bac:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f042 0201 	orr.w	r2, r2, #1
 8004bc0:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 8004bc4:	e01f      	b.n	8004c06 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f042 0202 	orr.w	r2, r2, #2
 8004bd6:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8004be2:	f023 010c 	bic.w	r1, r3, #12
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	430a      	orrs	r2, r1
 8004bee:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f042 0201 	orr.w	r2, r2, #1
 8004c02:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8004c26:	f7fc ffb1 	bl	8001b8c <HAL_GetTick>
 8004c2a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004c2c:	e014      	b.n	8004c58 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c34:	d010      	beq.n	8004c58 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c36:	f7fc ffa9 	bl	8001b8c <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d302      	bcc.n	8004c4c <HAL_HRTIM_PollForDLLCalibration+0x30>
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d105      	bne.n	8004c58 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2207      	movs	r2, #7
 8004c50:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e011      	b.n	8004c7c <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8004c60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c68:	d1e1      	bne.n	8004c2e <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	60f8      	str	r0, [r7, #12]
 8004c8c:	60b9      	str	r1, [r7, #8]
 8004c8e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d101      	bne.n	8004ca0 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	e015      	b.n	8004ccc <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2202      	movs	r2, #2
 8004ca4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	2b06      	cmp	r3, #6
 8004cac:	d104      	bne.n	8004cb8 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8004cae:	6879      	ldr	r1, [r7, #4]
 8004cb0:	68f8      	ldr	r0, [r7, #12]
 8004cb2:	f000 fa19 	bl	80050e8 <HRTIM_MasterBase_Config>
 8004cb6:	e004      	b.n	8004cc2 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	68b9      	ldr	r1, [r7, #8]
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f000 fa42 	bl	8005146 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8004cca:	2300      	movs	r3, #0
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3710      	adds	r7, #16
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d101      	bne.n	8004cf0 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 8004cec:	2302      	movs	r3, #2
 8004cee:	e07a      	b.n	8004de6 <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d101      	bne.n	8004cfe <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8004cfa:	2302      	movs	r3, #2
 8004cfc:	e073      	b.n	8004de6 <HAL_HRTIM_WaveformTimerConfig+0x112>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2202      	movs	r2, #2
 8004d0a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	2b06      	cmp	r3, #6
 8004d12:	d104      	bne.n	8004d1e <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8004d14:	6879      	ldr	r1, [r7, #4]
 8004d16:	68f8      	ldr	r0, [r7, #12]
 8004d18:	f000 fa55 	bl	80051c6 <HRTIM_MasterWaveform_Config>
 8004d1c:	e004      	b.n	8004d28 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	68b9      	ldr	r1, [r7, #8]
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 faec 	bl	8005300 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6819      	ldr	r1, [r3, #0]
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	68ba      	ldr	r2, [r7, #8]
 8004d30:	4613      	mov	r3, r2
 8004d32:	00db      	lsls	r3, r3, #3
 8004d34:	1a9b      	subs	r3, r3, r2
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	4403      	add	r3, r0
 8004d3a:	3320      	adds	r3, #32
 8004d3c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6859      	ldr	r1, [r3, #4]
 8004d42:	68f8      	ldr	r0, [r7, #12]
 8004d44:	68ba      	ldr	r2, [r7, #8]
 8004d46:	4613      	mov	r3, r2
 8004d48:	00db      	lsls	r3, r3, #3
 8004d4a:	1a9b      	subs	r3, r3, r2
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	4403      	add	r3, r0
 8004d50:	3324      	adds	r3, #36	@ 0x24
 8004d52:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6899      	ldr	r1, [r3, #8]
 8004d58:	68f8      	ldr	r0, [r7, #12]
 8004d5a:	68ba      	ldr	r2, [r7, #8]
 8004d5c:	4613      	mov	r3, r2
 8004d5e:	00db      	lsls	r3, r3, #3
 8004d60:	1a9b      	subs	r3, r3, r2
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	4403      	add	r3, r0
 8004d66:	3328      	adds	r3, #40	@ 0x28
 8004d68:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	68d9      	ldr	r1, [r3, #12]
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	68ba      	ldr	r2, [r7, #8]
 8004d72:	4613      	mov	r3, r2
 8004d74:	00db      	lsls	r3, r3, #3
 8004d76:	1a9b      	subs	r3, r3, r2
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	4403      	add	r3, r0
 8004d7c:	332c      	adds	r3, #44	@ 0x2c
 8004d7e:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6919      	ldr	r1, [r3, #16]
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	00db      	lsls	r3, r3, #3
 8004d8c:	1a9b      	subs	r3, r3, r2
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	4403      	add	r3, r0
 8004d92:	3330      	adds	r3, #48	@ 0x30
 8004d94:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8004d96:	68b9      	ldr	r1, [r7, #8]
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f000 fd7f 	bl	800589c <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	2b06      	cmp	r3, #6
 8004da2:	d017      	beq.n	8004dd4 <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d113      	bne.n	8004dd4 <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	3301      	adds	r3, #1
 8004db4:	01db      	lsls	r3, r3, #7
 8004db6:	4413      	add	r3, r2
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dc2:	025b      	lsls	r3, r3, #9
 8004dc4:	68f9      	ldr	r1, [r7, #12]
 8004dc6:	6809      	ldr	r1, [r1, #0]
 8004dc8:	431a      	orrs	r2, r3
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	3301      	adds	r3, #1
 8004dce:	01db      	lsls	r3, r3, #7
 8004dd0:	440b      	add	r3, r1
 8004dd2:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2200      	movs	r2, #0
 8004de0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3710      	adds	r7, #16
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b084      	sub	sp, #16
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	60f8      	str	r0, [r7, #12]
 8004df6:	60b9      	str	r1, [r7, #8]
 8004df8:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	2b02      	cmp	r3, #2
 8004e04:	d101      	bne.n	8004e0a <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 8004e06:	2302      	movs	r3, #2
 8004e08:	e020      	b.n	8004e4c <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d101      	bne.n	8004e18 <HAL_HRTIM_WaveformTimerControl+0x2a>
 8004e14:	2302      	movs	r3, #2
 8004e16:	e019      	b.n	8004e4c <HAL_HRTIM_WaveformTimerControl+0x5e>
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2202      	movs	r2, #2
 8004e24:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	68b9      	ldr	r1, [r7, #8]
 8004e2c:	68f8      	ldr	r0, [r7, #12]
 8004e2e:	f000 fbed 	bl	800560c <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8004e32:	68b9      	ldr	r1, [r7, #8]
 8004e34:	68f8      	ldr	r0, [r7, #12]
 8004e36:	f000 fd31 	bl	800589c <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3710      	adds	r7, #16
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	607a      	str	r2, [r7, #4]
 8004e60:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d101      	bne.n	8004e72 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 8004e6e:	2302      	movs	r3, #2
 8004e70:	e01d      	b.n	8004eae <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d101      	bne.n	8004e80 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8004e7c:	2302      	movs	r3, #2
 8004e7e:	e016      	b.n	8004eae <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2202      	movs	r2, #2
 8004e8c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	68b9      	ldr	r1, [r7, #8]
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f000 fc18 	bl	80056cc <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004eac:	2300      	movs	r3, #0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3710      	adds	r7, #16
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}

08004eb6 <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef *hhrtim,
                          uint32_t TimerIdx)
{
 8004eb6:	b580      	push	{r7, lr}
 8004eb8:	b082      	sub	sp, #8
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
 8004ebe:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	2bff      	cmp	r3, #255	@ 0xff
 8004ec4:	d103      	bne.n	8004ece <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 fd56 	bl	8005978 <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 8004ecc:	e00a      	b.n	8004ee4 <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	2b06      	cmp	r3, #6
 8004ed2:	d103      	bne.n	8004edc <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f000 fddf 	bl	8005a98 <HRTIM_Master_ISR>
}
 8004eda:	e003      	b.n	8004ee4 <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 8004edc:	6839      	ldr	r1, [r7, #0]
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 fe9f 	bl	8005c22 <HRTIM_Timer_ISR>
}
 8004ee4:	bf00      	nop
 8004ee6:	3708      	adds	r7, #8
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 8004ef4:	bf00      	nop
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 8004f08:	bf00      	nop
 8004f0a:	370c      	adds	r7, #12
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 8004f30:	bf00      	nop
 8004f32:	370c      	adds	r7, #12
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr

08004f3c <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 8004f44:	bf00      	nop
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <HAL_HRTIM_Fault6Callback>:
  * @brief  Callback function invoked when a fault 6 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault6Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b083      	sub	sp, #12
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault6Callback could be implemented in the user file
   */
}
 8004f58:	bf00      	nop
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 8004f6c:	bf00      	nop
 8004f6e:	370c      	adds	r7, #12
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <HAL_HRTIM_DLLCalibrationReadyCallback>:
  * @brief  Callback function invoked when the DLL calibration is completed
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_DLLCalibrationReadyCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_DLLCalibrationCallback could be implemented in the user file
   */
}
 8004f80:	bf00      	nop
 8004f82:	370c      	adds	r7, #12
 8004f84:	46bd      	mov	sp, r7
 8004f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8a:	4770      	bx	lr

08004f8c <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 8004fa8:	bf00      	nop
 8004faa:	370c      	adds	r7, #12
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr

08004fb4 <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b083      	sub	sp, #12
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 8004fbe:	bf00      	nop
 8004fc0:	370c      	adds	r7, #12
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr

08004fca <HAL_HRTIM_RepetitionEventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8004fca:	b480      	push	{r7}
 8004fcc:	b083      	sub	sp, #12
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
 8004fd2:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RepetitionEventCallback could be implemented in the user file
   */
}
 8004fd4:	bf00      	nop
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 8004fea:	bf00      	nop
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr

08004ff6 <HAL_HRTIM_Compare2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  */
__weak void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004ff6:	b480      	push	{r7}
 8004ff8:	b083      	sub	sp, #12
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
 8004ffe:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare2EventCallback could be implemented in the user file
   */
}
 8005000:	bf00      	nop
 8005002:	370c      	adds	r7, #12
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <HAL_HRTIM_Compare3EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare3EventCallback could be implemented in the user file
   */
}
 8005016:	bf00      	nop
 8005018:	370c      	adds	r7, #12
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005022:	b480      	push	{r7}
 8005024:	b083      	sub	sp, #12
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
 800502a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 800502c:	bf00      	nop
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 8005042:	bf00      	nop
 8005044:	370c      	adds	r7, #12
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr

0800504e <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800504e:	b480      	push	{r7}
 8005050:	b083      	sub	sp, #12
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
 8005056:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 8005058:	bf00      	nop
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx)
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 800506e:	bf00      	nop
 8005070:	370c      	adds	r7, #12
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr

0800507a <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 800507a:	b480      	push	{r7}
 800507c:	b083      	sub	sp, #12
 800507e:	af00      	add	r7, sp, #0
 8005080:	6078      	str	r0, [r7, #4]
 8005082:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 8005084:	bf00      	nop
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 800509a:	bf00      	nop
 800509c:	370c      	adds	r7, #12
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr

080050a6 <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 80050a6:	b480      	push	{r7}
 80050a8:	b083      	sub	sp, #12
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
 80050ae:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr

080050bc <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 80050d2:	b480      	push	{r7}
 80050d4:	b083      	sub	sp, #12
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
 80050da:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 80050dc:	bf00      	nop
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b085      	sub	sp, #20
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f023 0307 	bic.w	r3, r3, #7
 8005100:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	68fa      	ldr	r2, [r7, #12]
 8005108:	4313      	orrs	r3, r2
 800510a:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f023 0318 	bic.w	r3, r3, #24
 8005112:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	4313      	orrs	r3, r2
 800511c:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	683a      	ldr	r2, [r7, #0]
 800512c:	6812      	ldr	r2, [r2, #0]
 800512e:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	683a      	ldr	r2, [r7, #0]
 8005136:	6852      	ldr	r2, [r2, #4]
 8005138:	619a      	str	r2, [r3, #24]
}
 800513a:	bf00      	nop
 800513c:	3714      	adds	r7, #20
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr

08005146 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8005146:	b480      	push	{r7}
 8005148:	b087      	sub	sp, #28
 800514a:	af00      	add	r7, sp, #0
 800514c:	60f8      	str	r0, [r7, #12]
 800514e:	60b9      	str	r1, [r7, #8]
 8005150:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	3301      	adds	r3, #1
 800515a:	01db      	lsls	r3, r3, #7
 800515c:	4413      	add	r3, r2
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	f023 0307 	bic.w	r3, r3, #7
 8005168:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	697a      	ldr	r2, [r7, #20]
 8005170:	4313      	orrs	r3, r2
 8005172:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	f023 0318 	bic.w	r3, r3, #24
 800517a:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	4313      	orrs	r3, r2
 8005184:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	3301      	adds	r3, #1
 800518e:	01db      	lsls	r3, r3, #7
 8005190:	4413      	add	r3, r2
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6819      	ldr	r1, [r3, #0]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	01db      	lsls	r3, r3, #7
 80051a2:	440b      	add	r3, r1
 80051a4:	3394      	adds	r3, #148	@ 0x94
 80051a6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6819      	ldr	r1, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685a      	ldr	r2, [r3, #4]
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	01db      	lsls	r3, r3, #7
 80051b4:	440b      	add	r3, r1
 80051b6:	3398      	adds	r3, #152	@ 0x98
 80051b8:	601a      	str	r2, [r3, #0]
}
 80051ba:	bf00      	nop
 80051bc:	371c      	adds	r7, #28
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr

080051c6 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 80051c6:	b480      	push	{r7}
 80051c8:	b085      	sub	sp, #20
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
 80051ce:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 80051e0:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f023 0320 	bic.w	r3, r3, #32
 80051e8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	695b      	ldr	r3, [r3, #20]
 80051ee:	68fa      	ldr	r2, [r7, #12]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80051fa:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	2b20      	cmp	r3, #32
 8005202:	d003      	beq.n	800520c <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	2b02      	cmp	r3, #2
 800520a:	d108      	bne.n	800521e <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005212:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f043 0320 	orr.w	r3, r3, #32
 800521a:	60fb      	str	r3, [r7, #12]
 800521c:	e021      	b.n	8005262 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	699b      	ldr	r3, [r3, #24]
 8005222:	2b03      	cmp	r3, #3
 8005224:	d108      	bne.n	8005238 <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800522c:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005234:	60fb      	str	r3, [r7, #12]
 8005236:	e014      	b.n	8005262 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	699b      	ldr	r3, [r3, #24]
 800523c:	2b04      	cmp	r3, #4
 800523e:	d108      	bne.n	8005252 <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005246:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800524e:	60fb      	str	r3, [r7, #12]
 8005250:	e007      	b.n	8005262 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f023 0320 	bic.w	r3, r3, #32
 8005258:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005260:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005268:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	69db      	ldr	r3, [r3, #28]
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	4313      	orrs	r3, r2
 8005272:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800527a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	6a1b      	ldr	r3, [r3, #32]
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	4313      	orrs	r3, r2
 8005284:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800528c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	4313      	orrs	r3, r2
 8005296:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800529e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80052b0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80052c4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052d6:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052dc:	68ba      	ldr	r2, [r7, #8]
 80052de:	4313      	orrs	r3, r2
 80052e0:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	68ba      	ldr	r2, [r7, #8]
 80052f0:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 80052f4:	bf00      	nop
 80052f6:	3714      	adds	r7, #20
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8005300:	b480      	push	{r7}
 8005302:	b08b      	sub	sp, #44	@ 0x2c
 8005304:	af00      	add	r7, sp, #0
 8005306:	60f8      	str	r0, [r7, #12]
 8005308:	60b9      	str	r1, [r7, #8]
 800530a:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	3301      	adds	r3, #1
 8005314:	01db      	lsls	r3, r3, #7
 8005316:	4413      	add	r3, r2
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	6811      	ldr	r1, [r2, #0]
 800531e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	3301      	adds	r3, #1
 8005326:	01db      	lsls	r3, r3, #7
 8005328:	440b      	add	r3, r1
 800532a:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	3301      	adds	r3, #1
 8005334:	01db      	lsls	r3, r3, #7
 8005336:	4413      	add	r3, r2
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	01db      	lsls	r3, r3, #7
 8005344:	4413      	add	r3, r2
 8005346:	33e8      	adds	r3, #232	@ 0xe8
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	01db      	lsls	r3, r3, #7
 8005354:	4413      	add	r3, r2
 8005356:	33e4      	adds	r3, #228	@ 0xe4
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8005364:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8005366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005368:	f023 0320 	bic.w	r3, r3, #32
 800536c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005374:	4313      	orrs	r3, r2
 8005376:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	2b20      	cmp	r3, #32
 800537e:	d003      	beq.n	8005388 <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	699b      	ldr	r3, [r3, #24]
 8005384:	2b02      	cmp	r3, #2
 8005386:	d108      	bne.n	800539a <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8005388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538a:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 800538e:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 8005390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005392:	f043 0320 	orr.w	r3, r3, #32
 8005396:	627b      	str	r3, [r7, #36]	@ 0x24
 8005398:	e021      	b.n	80053de <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	2b03      	cmp	r3, #3
 80053a0:	d108      	bne.n	80053b4 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 80053a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053a8:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 80053aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80053b2:	e014      	b.n	80053de <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	699b      	ldr	r3, [r3, #24]
 80053b8:	2b04      	cmp	r3, #4
 80053ba:	d108      	bne.n	80053ce <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 80053bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053c2:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 80053c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80053cc:	e007      	b.n	80053de <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80053ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d0:	f023 0320 	bic.w	r3, r3, #32
 80053d4:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 80053d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d8:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 80053dc:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 80053de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80053e4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	69db      	ldr	r3, [r3, #28]
 80053ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053ec:	4313      	orrs	r3, r2
 80053ee:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 80053f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80053f6:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053fe:	4313      	orrs	r3, r2
 8005400:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8005402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005404:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005408:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005410:	4313      	orrs	r3, r2
 8005412:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8005414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005416:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800541a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005420:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005422:	4313      	orrs	r3, r2
 8005424:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8005426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005428:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800542c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005432:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005434:	4313      	orrs	r3, r2
 8005436:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8005438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800543e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005444:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005448:	d103      	bne.n	8005452 <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 800544a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800544c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005450:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8005452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005454:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005458:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800545e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005460:	4313      	orrs	r3, r2
 8005462:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8005464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005466:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800546a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005470:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005472:	4313      	orrs	r3, r2
 8005474:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8005476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005478:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 800547c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005480:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005488:	4313      	orrs	r3, r2
 800548a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005492:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005498:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800549c:	69ba      	ldr	r2, [r7, #24]
 800549e:	4313      	orrs	r3, r2
 80054a0:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80054a8:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ae:	69ba      	ldr	r2, [r7, #24]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 80054b4:	6a3b      	ldr	r3, [r7, #32]
 80054b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054ba:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054c0:	6a3a      	ldr	r2, [r7, #32]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054ca:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80054ce:	d004      	beq.n	80054da <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054d4:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 80054d8:	d103      	bne.n	80054e2 <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054de:	2b40      	cmp	r3, #64	@ 0x40
 80054e0:	d108      	bne.n	80054f4 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 80054e2:	6a3b      	ldr	r3, [r7, #32]
 80054e4:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 80054e8:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054ee:	6a3a      	ldr	r2, [r7, #32]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 80054f4:	6a3b      	ldr	r3, [r7, #32]
 80054f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054fa:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005500:	6a3a      	ldr	r2, [r7, #32]
 8005502:	4313      	orrs	r3, r2
 8005504:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800550a:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	2b05      	cmp	r3, #5
 8005510:	d850      	bhi.n	80055b4 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 8005512:	a201      	add	r2, pc, #4	@ (adr r2, 8005518 <HRTIM_TimingUnitWaveform_Config+0x218>)
 8005514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005518:	08005531 	.word	0x08005531
 800551c:	08005547 	.word	0x08005547
 8005520:	0800555d 	.word	0x0800555d
 8005524:	08005573 	.word	0x08005573
 8005528:	08005589 	.word	0x08005589
 800552c:	0800559f 	.word	0x0800559f
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005536:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800553c:	005b      	lsls	r3, r3, #1
 800553e:	69fa      	ldr	r2, [r7, #28]
 8005540:	4313      	orrs	r3, r2
 8005542:	61fb      	str	r3, [r7, #28]
      break;
 8005544:	e037      	b.n	80055b6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800554c:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	69fa      	ldr	r2, [r7, #28]
 8005556:	4313      	orrs	r3, r2
 8005558:	61fb      	str	r3, [r7, #28]
      break;
 800555a:	e02c      	b.n	80055b6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8005562:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005568:	00db      	lsls	r3, r3, #3
 800556a:	69fa      	ldr	r2, [r7, #28]
 800556c:	4313      	orrs	r3, r2
 800556e:	61fb      	str	r3, [r7, #28]
      break;
 8005570:	e021      	b.n	80055b6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8005572:	69fb      	ldr	r3, [r7, #28]
 8005574:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005578:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800557e:	011b      	lsls	r3, r3, #4
 8005580:	69fa      	ldr	r2, [r7, #28]
 8005582:	4313      	orrs	r3, r2
 8005584:	61fb      	str	r3, [r7, #28]
      break;
 8005586:	e016      	b.n	80055b6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8005588:	69fb      	ldr	r3, [r7, #28]
 800558a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800558e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005594:	015b      	lsls	r3, r3, #5
 8005596:	69fa      	ldr	r2, [r7, #28]
 8005598:	4313      	orrs	r3, r2
 800559a:	61fb      	str	r3, [r7, #28]
      break;
 800559c:	e00b      	b.n	80055b6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 800559e:	69fb      	ldr	r3, [r7, #28]
 80055a0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80055a4:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055aa:	019b      	lsls	r3, r3, #6
 80055ac:	69fa      	ldr	r2, [r7, #28]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	61fb      	str	r3, [r7, #28]
      break;
 80055b2:	e000      	b.n	80055b6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 80055b4:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	3301      	adds	r3, #1
 80055be:	01db      	lsls	r3, r3, #7
 80055c0:	4413      	add	r3, r2
 80055c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055c4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	01db      	lsls	r3, r3, #7
 80055ce:	4413      	add	r3, r2
 80055d0:	33e8      	adds	r3, #232	@ 0xe8
 80055d2:	69ba      	ldr	r2, [r7, #24]
 80055d4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	01db      	lsls	r3, r3, #7
 80055de:	4413      	add	r3, r2
 80055e0:	33e4      	adds	r3, #228	@ 0xe4
 80055e2:	6a3a      	ldr	r2, [r7, #32]
 80055e4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	01db      	lsls	r3, r3, #7
 80055ee:	4413      	add	r3, r2
 80055f0:	33d4      	adds	r3, #212	@ 0xd4
 80055f2:	697a      	ldr	r2, [r7, #20]
 80055f4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	69fa      	ldr	r2, [r7, #28]
 80055fc:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005600:	bf00      	nop
 8005602:	372c      	adds	r7, #44	@ 0x2c
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 800560c:	b480      	push	{r7}
 800560e:	b087      	sub	sp, #28
 8005610:	af00      	add	r7, sp, #0
 8005612:	60f8      	str	r0, [r7, #12]
 8005614:	60b9      	str	r1, [r7, #8]
 8005616:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	01db      	lsls	r3, r3, #7
 8005620:	4413      	add	r3, r2
 8005622:	33ec      	adds	r3, #236	@ 0xec
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	f023 0310 	bic.w	r3, r3, #16
 800562e:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	011b      	lsls	r3, r3, #4
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	4313      	orrs	r3, r2
 800563a:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005642:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	4313      	orrs	r3, r2
 800564c:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005654:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	4313      	orrs	r3, r2
 800565e:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005666:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	697a      	ldr	r2, [r7, #20]
 800566e:	4313      	orrs	r3, r2
 8005670:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	699b      	ldr	r3, [r3, #24]
 8005676:	2b01      	cmp	r3, #1
 8005678:	d11a      	bne.n	80056b0 <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f023 0304 	bic.w	r3, r3, #4
 8005680:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	697a      	ldr	r2, [r7, #20]
 8005688:	4313      	orrs	r3, r2
 800568a:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	f023 0302 	bic.w	r3, r3, #2
 8005692:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	695b      	ldr	r3, [r3, #20]
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	4313      	orrs	r3, r2
 800569c:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	f023 0301 	bic.w	r3, r3, #1
 80056a4:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	699b      	ldr	r3, [r3, #24]
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	01db      	lsls	r3, r3, #7
 80056b8:	4413      	add	r3, r2
 80056ba:	33ec      	adds	r3, #236	@ 0xec
 80056bc:	697a      	ldr	r2, [r7, #20]
 80056be:	601a      	str	r2, [r3, #0]

}
 80056c0:	bf00      	nop
 80056c2:	371c      	adds	r7, #28
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b089      	sub	sp, #36	@ 0x24
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	60f8      	str	r0, [r7, #12]
 80056d4:	60b9      	str	r1, [r7, #8]
 80056d6:	607a      	str	r2, [r7, #4]
 80056d8:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 80056da:	2300      	movs	r3, #0
 80056dc:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	01db      	lsls	r3, r3, #7
 80056e6:	4413      	add	r3, r2
 80056e8:	33e4      	adds	r3, #228	@ 0xe4
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	01db      	lsls	r3, r3, #7
 80056f6:	4413      	add	r3, r2
 80056f8:	33b8      	adds	r3, #184	@ 0xb8
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	617b      	str	r3, [r7, #20]

  switch (Output)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005704:	d05d      	beq.n	80057c2 <HRTIM_OutputConfig+0xf6>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800570c:	d86e      	bhi.n	80057ec <HRTIM_OutputConfig+0x120>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005714:	d042      	beq.n	800579c <HRTIM_OutputConfig+0xd0>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800571c:	d866      	bhi.n	80057ec <HRTIM_OutputConfig+0x120>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005724:	d04d      	beq.n	80057c2 <HRTIM_OutputConfig+0xf6>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800572c:	d85e      	bhi.n	80057ec <HRTIM_OutputConfig+0x120>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005734:	d032      	beq.n	800579c <HRTIM_OutputConfig+0xd0>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800573c:	d856      	bhi.n	80057ec <HRTIM_OutputConfig+0x120>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2b80      	cmp	r3, #128	@ 0x80
 8005742:	d03e      	beq.n	80057c2 <HRTIM_OutputConfig+0xf6>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2b80      	cmp	r3, #128	@ 0x80
 8005748:	d850      	bhi.n	80057ec <HRTIM_OutputConfig+0x120>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2b40      	cmp	r3, #64	@ 0x40
 800574e:	d025      	beq.n	800579c <HRTIM_OutputConfig+0xd0>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b40      	cmp	r3, #64	@ 0x40
 8005754:	d84a      	bhi.n	80057ec <HRTIM_OutputConfig+0x120>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2b01      	cmp	r3, #1
 800575a:	d01f      	beq.n	800579c <HRTIM_OutputConfig+0xd0>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d044      	beq.n	80057ec <HRTIM_OutputConfig+0x120>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2b20      	cmp	r3, #32
 8005766:	d841      	bhi.n	80057ec <HRTIM_OutputConfig+0x120>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2b02      	cmp	r3, #2
 800576c:	d33e      	bcc.n	80057ec <HRTIM_OutputConfig+0x120>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	3b02      	subs	r3, #2
 8005772:	2201      	movs	r2, #1
 8005774:	409a      	lsls	r2, r3
 8005776:	4b48      	ldr	r3, [pc, #288]	@ (8005898 <HRTIM_OutputConfig+0x1cc>)
 8005778:	4013      	ands	r3, r2
 800577a:	2b00      	cmp	r3, #0
 800577c:	bf14      	ite	ne
 800577e:	2301      	movne	r3, #1
 8005780:	2300      	moveq	r3, #0
 8005782:	b2db      	uxtb	r3, r3
 8005784:	2b00      	cmp	r3, #0
 8005786:	d11c      	bne.n	80057c2 <HRTIM_OutputConfig+0xf6>
 8005788:	f244 0304 	movw	r3, #16388	@ 0x4004
 800578c:	4013      	ands	r3, r2
 800578e:	2b00      	cmp	r3, #0
 8005790:	bf14      	ite	ne
 8005792:	2301      	movne	r3, #1
 8005794:	2300      	moveq	r3, #0
 8005796:	b2db      	uxtb	r3, r3
 8005798:	2b00      	cmp	r3, #0
 800579a:	d027      	beq.n	80057ec <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6819      	ldr	r1, [r3, #0]
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	685a      	ldr	r2, [r3, #4]
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	01db      	lsls	r3, r3, #7
 80057a8:	440b      	add	r3, r1
 80057aa:	33bc      	adds	r3, #188	@ 0xbc
 80057ac:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6819      	ldr	r1, [r3, #0]
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	689a      	ldr	r2, [r3, #8]
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	01db      	lsls	r3, r3, #7
 80057ba:	440b      	add	r3, r1
 80057bc:	33c0      	adds	r3, #192	@ 0xc0
 80057be:	601a      	str	r2, [r3, #0]
      break;
 80057c0:	e015      	b.n	80057ee <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6819      	ldr	r1, [r3, #0]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	685a      	ldr	r2, [r3, #4]
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	01db      	lsls	r3, r3, #7
 80057ce:	440b      	add	r3, r1
 80057d0:	33c4      	adds	r3, #196	@ 0xc4
 80057d2:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6819      	ldr	r1, [r3, #0]
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	689a      	ldr	r2, [r3, #8]
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	01db      	lsls	r3, r3, #7
 80057e0:	440b      	add	r3, r1
 80057e2:	33c8      	adds	r3, #200	@ 0xc8
 80057e4:	601a      	str	r2, [r3, #0]
      shift = 16U;
 80057e6:	2310      	movs	r3, #16
 80057e8:	61bb      	str	r3, [r7, #24]
      break;
 80057ea:	e000      	b.n	80057ee <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 80057ec:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 80057ee:	22fe      	movs	r2, #254	@ 0xfe
 80057f0:	69bb      	ldr	r3, [r7, #24]
 80057f2:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 80057f6:	43db      	mvns	r3, r3
 80057f8:	69fa      	ldr	r2, [r7, #28]
 80057fa:	4013      	ands	r3, r2
 80057fc:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	fa02 f303 	lsl.w	r3, r2, r3
 8005808:	69fa      	ldr	r2, [r7, #28]
 800580a:	4313      	orrs	r3, r2
 800580c:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	68da      	ldr	r2, [r3, #12]
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	fa02 f303 	lsl.w	r3, r2, r3
 8005818:	69fa      	ldr	r2, [r7, #28]
 800581a:	4313      	orrs	r3, r2
 800581c:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	691a      	ldr	r2, [r3, #16]
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	fa02 f303 	lsl.w	r3, r2, r3
 8005828:	69fa      	ldr	r2, [r7, #28]
 800582a:	4313      	orrs	r3, r2
 800582c:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	695a      	ldr	r2, [r3, #20]
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	fa02 f303 	lsl.w	r3, r2, r3
 8005838:	69fa      	ldr	r2, [r7, #28]
 800583a:	4313      	orrs	r3, r2
 800583c:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	699a      	ldr	r2, [r3, #24]
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	fa02 f303 	lsl.w	r3, r2, r3
 8005848:	69fa      	ldr	r2, [r7, #28]
 800584a:	4313      	orrs	r3, r2
 800584c:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	2b08      	cmp	r3, #8
 8005854:	d111      	bne.n	800587a <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 800585c:	2b00      	cmp	r3, #0
 800585e:	d10c      	bne.n	800587a <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8005866:	2b00      	cmp	r3, #0
 8005868:	d107      	bne.n	800587a <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	69da      	ldr	r2, [r3, #28]
 800586e:	69bb      	ldr	r3, [r7, #24]
 8005870:	fa02 f303 	lsl.w	r3, r2, r3
 8005874:	69fa      	ldr	r2, [r7, #28]
 8005876:	4313      	orrs	r3, r2
 8005878:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	01db      	lsls	r3, r3, #7
 8005882:	4413      	add	r3, r2
 8005884:	33e4      	adds	r3, #228	@ 0xe4
 8005886:	69fa      	ldr	r2, [r7, #28]
 8005888:	601a      	str	r2, [r3, #0]
}
 800588a:	bf00      	nop
 800588c:	3724      	adds	r7, #36	@ 0x24
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop
 8005898:	40000041 	.word	0x40000041

0800589c <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 800589c:	b480      	push	{r7}
 800589e:	b083      	sub	sp, #12
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	2b06      	cmp	r3, #6
 80058aa:	d85e      	bhi.n	800596a <HRTIM_ForceRegistersUpdate+0xce>
 80058ac:	a201      	add	r2, pc, #4	@ (adr r2, 80058b4 <HRTIM_ForceRegistersUpdate+0x18>)
 80058ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b2:	bf00      	nop
 80058b4:	080058e7 	.word	0x080058e7
 80058b8:	080058fd 	.word	0x080058fd
 80058bc:	08005913 	.word	0x08005913
 80058c0:	08005929 	.word	0x08005929
 80058c4:	0800593f 	.word	0x0800593f
 80058c8:	08005955 	.word	0x08005955
 80058cc:	080058d1 	.word	0x080058d1
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f042 0201 	orr.w	r2, r2, #1
 80058e0:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80058e4:	e042      	b.n	800596c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f042 0202 	orr.w	r2, r2, #2
 80058f6:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80058fa:	e037      	b.n	800596c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f042 0204 	orr.w	r2, r2, #4
 800590c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005910:	e02c      	b.n	800596c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f042 0208 	orr.w	r2, r2, #8
 8005922:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005926:	e021      	b.n	800596c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f042 0210 	orr.w	r2, r2, #16
 8005938:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800593c:	e016      	b.n	800596c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f042 0220 	orr.w	r2, r2, #32
 800594e:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005952:	e00b      	b.n	800596c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005964:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005968:	e000      	b.n	800596c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 800596a:	bf00      	nop
  }
}
 800596c:	bf00      	nop
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8005988:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 8005992:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b00      	cmp	r3, #0
 800599c:	d00c      	beq.n	80059b8 <HRTIM_HRTIM_ISR+0x40>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	f003 0301 	and.w	r3, r3, #1
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d007      	beq.n	80059b8 <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7ff fa9a 	bl	8004eec <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d00c      	beq.n	80059dc <HRTIM_HRTIM_ISR+0x64>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	f003 0302 	and.w	r3, r3, #2
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d007      	beq.n	80059dc <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	2202      	movs	r2, #2
 80059d2:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f7ff fa92 	bl	8004f00 <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f003 0304 	and.w	r3, r3, #4
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d00c      	beq.n	8005a00 <HRTIM_HRTIM_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	f003 0304 	and.w	r3, r3, #4
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d007      	beq.n	8005a00 <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	2204      	movs	r2, #4
 80059f6:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f7ff fa8a 	bl	8004f14 <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f003 0308 	and.w	r3, r3, #8
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d00c      	beq.n	8005a24 <HRTIM_HRTIM_ISR+0xac>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	f003 0308 	and.w	r3, r3, #8
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d007      	beq.n	8005a24 <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2208      	movs	r2, #8
 8005a1a:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f7ff fa82 	bl	8004f28 <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f003 0310 	and.w	r3, r3, #16
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d00c      	beq.n	8005a48 <HRTIM_HRTIM_ISR+0xd0>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	f003 0310 	and.w	r3, r3, #16
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d007      	beq.n	8005a48 <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2210      	movs	r2, #16
 8005a3e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f7ff fa7a 	bl	8004f3c <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 6 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT6) != (uint32_t)RESET)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d00c      	beq.n	8005a6c <HRTIM_HRTIM_ISR+0xf4>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT6) != (uint32_t)RESET)
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d007      	beq.n	8005a6c <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT6);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2240      	movs	r2, #64	@ 0x40
 8005a62:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 6 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault6Callback(hhrtim);
#else
      HAL_HRTIM_Fault6Callback(hhrtim);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f7ff fa72 	bl	8004f50 <HAL_HRTIM_Fault6Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f003 0320 	and.w	r3, r3, #32
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00c      	beq.n	8005a90 <HRTIM_HRTIM_ISR+0x118>
  {
    if ((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	f003 0320 	and.w	r3, r3, #32
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d007      	beq.n	8005a90 <HRTIM_HRTIM_ISR+0x118>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	2220      	movs	r2, #32
 8005a86:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f7ff fa6a 	bl	8004f64 <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a90:	bf00      	nop
 8005a92:	3710      	adds	r7, #16
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <HRTIM_Master_ISR>:
  * @brief  Master timer interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b086      	sub	sp, #24
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8005aa8:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 8005ab2:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	60bb      	str	r3, [r7, #8]

  /* DLL calibration ready event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_DLLRDY) != (uint32_t)RESET)
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d015      	beq.n	8005afa <HRTIM_Master_ISR+0x62>
  {
    if ((uint32_t)(ierits & HRTIM_IT_DLLRDY) != (uint32_t)RESET)
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d010      	beq.n	8005afa <HRTIM_Master_ISR+0x62>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_DLLRDY);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005ae0:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Set HRTIM State */
      hhrtim->State = HAL_HRTIM_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process unlocked */
      __HAL_UNLOCK(hhrtim);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DLLCalibrationReadyCallback(hhrtim);
#else
      HAL_HRTIM_DLLCalibrationReadyCallback(hhrtim);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f7ff fa3f 	bl	8004f78 <HAL_HRTIM_DLLCalibrationReadyCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Burst mode period event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00d      	beq.n	8005b20 <HRTIM_Master_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d008      	beq.n	8005b20 <HRTIM_Master_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005b16:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f7ff fa36 	bl	8004f8c <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d00c      	beq.n	8005b44 <HRTIM_Master_ISR+0xac>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	f003 0301 	and.w	r3, r3, #1
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d007      	beq.n	8005b44 <HRTIM_Master_ISR+0xac>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005b3c:	2106      	movs	r1, #6
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f7ff fa4e 	bl	8004fe0 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f003 0302 	and.w	r3, r3, #2
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d00c      	beq.n	8005b68 <HRTIM_Master_ISR+0xd0>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	f003 0302 	and.w	r3, r3, #2
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d007      	beq.n	8005b68 <HRTIM_Master_ISR+0xd0>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2202      	movs	r2, #2
 8005b5e:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005b60:	2106      	movs	r1, #6
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f7ff fa47 	bl	8004ff6 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f003 0304 	and.w	r3, r3, #4
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d00c      	beq.n	8005b8c <HRTIM_Master_ISR+0xf4>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	f003 0304 	and.w	r3, r3, #4
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d007      	beq.n	8005b8c <HRTIM_Master_ISR+0xf4>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2204      	movs	r2, #4
 8005b82:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005b84:	2106      	movs	r1, #6
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f7ff fa40 	bl	800500c <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f003 0308 	and.w	r3, r3, #8
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d00c      	beq.n	8005bb0 <HRTIM_Master_ISR+0x118>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	f003 0308 	and.w	r3, r3, #8
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d007      	beq.n	8005bb0 <HRTIM_Master_ISR+0x118>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2208      	movs	r2, #8
 8005ba6:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005ba8:	2106      	movs	r1, #6
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f7ff fa39 	bl	8005022 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f003 0310 	and.w	r3, r3, #16
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00c      	beq.n	8005bd4 <HRTIM_Master_ISR+0x13c>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	f003 0310 	and.w	r3, r3, #16
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d007      	beq.n	8005bd4 <HRTIM_Master_ISR+0x13c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2210      	movs	r2, #16
 8005bca:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005bcc:	2106      	movs	r1, #6
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f7ff f9fb 	bl	8004fca <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f003 0320 	and.w	r3, r3, #32
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d00b      	beq.n	8005bf6 <HRTIM_Master_ISR+0x15e>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	f003 0320 	and.w	r3, r3, #32
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d006      	beq.n	8005bf6 <HRTIM_Master_ISR+0x15e>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2220      	movs	r2, #32
 8005bee:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	f7ff f9d5 	bl	8004fa0 <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00c      	beq.n	8005c1a <HRTIM_Master_ISR+0x182>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d007      	beq.n	8005c1a <HRTIM_Master_ISR+0x182>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2240      	movs	r2, #64	@ 0x40
 8005c10:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005c12:	2106      	movs	r1, #6
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f7ff f9cd 	bl	8004fb4 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c1a:	bf00      	nop
 8005c1c:	3718      	adds	r7, #24
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}

08005c22 <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef *hhrtim,
                            uint32_t TimerIdx)
{
 8005c22:	b580      	push	{r7, lr}
 8005c24:	b084      	sub	sp, #16
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	6078      	str	r0, [r7, #4]
 8005c2a:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	3301      	adds	r3, #1
 8005c34:	01db      	lsls	r3, r3, #7
 8005c36:	4413      	add	r3, r2
 8005c38:	3304      	adds	r3, #4
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	01db      	lsls	r3, r3, #7
 8005c46:	4413      	add	r3, r2
 8005c48:	338c      	adds	r3, #140	@ 0x8c
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	f003 0301 	and.w	r3, r3, #1
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d010      	beq.n	8005c7a <HRTIM_Timer_ISR+0x58>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00b      	beq.n	8005c7a <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	01db      	lsls	r3, r3, #7
 8005c6a:	4413      	add	r3, r2
 8005c6c:	3388      	adds	r3, #136	@ 0x88
 8005c6e:	2201      	movs	r2, #1
 8005c70:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 8005c72:	6839      	ldr	r1, [r7, #0]
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f7ff f9b3 	bl	8004fe0 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f003 0302 	and.w	r3, r3, #2
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d010      	beq.n	8005ca6 <HRTIM_Timer_ISR+0x84>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	f003 0302 	and.w	r3, r3, #2
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00b      	beq.n	8005ca6 <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	01db      	lsls	r3, r3, #7
 8005c96:	4413      	add	r3, r2
 8005c98:	3388      	adds	r3, #136	@ 0x88
 8005c9a:	2202      	movs	r2, #2
 8005c9c:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 8005c9e:	6839      	ldr	r1, [r7, #0]
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f7ff f9a8 	bl	8004ff6 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f003 0304 	and.w	r3, r3, #4
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d010      	beq.n	8005cd2 <HRTIM_Timer_ISR+0xb0>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	f003 0304 	and.w	r3, r3, #4
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00b      	beq.n	8005cd2 <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	01db      	lsls	r3, r3, #7
 8005cc2:	4413      	add	r3, r2
 8005cc4:	3388      	adds	r3, #136	@ 0x88
 8005cc6:	2204      	movs	r2, #4
 8005cc8:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 8005cca:	6839      	ldr	r1, [r7, #0]
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f7ff f99d 	bl	800500c <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f003 0308 	and.w	r3, r3, #8
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d010      	beq.n	8005cfe <HRTIM_Timer_ISR+0xdc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	f003 0308 	and.w	r3, r3, #8
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00b      	beq.n	8005cfe <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	01db      	lsls	r3, r3, #7
 8005cee:	4413      	add	r3, r2
 8005cf0:	3388      	adds	r3, #136	@ 0x88
 8005cf2:	2208      	movs	r2, #8
 8005cf4:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 8005cf6:	6839      	ldr	r1, [r7, #0]
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f7ff f992 	bl	8005022 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f003 0310 	and.w	r3, r3, #16
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d010      	beq.n	8005d2a <HRTIM_Timer_ISR+0x108>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	f003 0310 	and.w	r3, r3, #16
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d00b      	beq.n	8005d2a <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	01db      	lsls	r3, r3, #7
 8005d1a:	4413      	add	r3, r2
 8005d1c:	3388      	adds	r3, #136	@ 0x88
 8005d1e:	2210      	movs	r2, #16
 8005d20:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 8005d22:	6839      	ldr	r1, [r7, #0]
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f7ff f950 	bl	8004fca <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d010      	beq.n	8005d56 <HRTIM_Timer_ISR+0x134>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00b      	beq.n	8005d56 <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	01db      	lsls	r3, r3, #7
 8005d46:	4413      	add	r3, r2
 8005d48:	3388      	adds	r3, #136	@ 0x88
 8005d4a:	2240      	movs	r2, #64	@ 0x40
 8005d4c:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 8005d4e:	6839      	ldr	r1, [r7, #0]
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f7ff f92f 	bl	8004fb4 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d010      	beq.n	8005d82 <HRTIM_Timer_ISR+0x160>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d00b      	beq.n	8005d82 <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	01db      	lsls	r3, r3, #7
 8005d72:	4413      	add	r3, r2
 8005d74:	3388      	adds	r3, #136	@ 0x88
 8005d76:	2280      	movs	r2, #128	@ 0x80
 8005d78:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 8005d7a:	6839      	ldr	r1, [r7, #0]
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f7ff f95b 	bl	8005038 <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d011      	beq.n	8005db0 <HRTIM_Timer_ISR+0x18e>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d00c      	beq.n	8005db0 <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	01db      	lsls	r3, r3, #7
 8005d9e:	4413      	add	r3, r2
 8005da0:	3388      	adds	r3, #136	@ 0x88
 8005da2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005da6:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 8005da8:	6839      	ldr	r1, [r7, #0]
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f7ff f94f 	bl	800504e <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d011      	beq.n	8005dde <HRTIM_Timer_ISR+0x1bc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d00c      	beq.n	8005dde <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	01db      	lsls	r3, r3, #7
 8005dcc:	4413      	add	r3, r2
 8005dce:	3388      	adds	r3, #136	@ 0x88
 8005dd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005dd4:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 8005dd6:	6839      	ldr	r1, [r7, #0]
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f7ff f959 	bl	8005090 <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d011      	beq.n	8005e0c <HRTIM_Timer_ISR+0x1ea>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00c      	beq.n	8005e0c <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	01db      	lsls	r3, r3, #7
 8005dfa:	4413      	add	r3, r2
 8005dfc:	3388      	adds	r3, #136	@ 0x88
 8005dfe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005e02:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 8005e04:	6839      	ldr	r1, [r7, #0]
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f7ff f94d 	bl	80050a6 <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d011      	beq.n	8005e3a <HRTIM_Timer_ISR+0x218>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d00c      	beq.n	8005e3a <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	01db      	lsls	r3, r3, #7
 8005e28:	4413      	add	r3, r2
 8005e2a:	3388      	adds	r3, #136	@ 0x88
 8005e2c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e30:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 8005e32:	6839      	ldr	r1, [r7, #0]
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f7ff f941 	bl	80050bc <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d011      	beq.n	8005e68 <HRTIM_Timer_ISR+0x246>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d00c      	beq.n	8005e68 <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	01db      	lsls	r3, r3, #7
 8005e56:	4413      	add	r3, r2
 8005e58:	3388      	adds	r3, #136	@ 0x88
 8005e5a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005e5e:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 8005e60:	6839      	ldr	r1, [r7, #0]
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f7ff f935 	bl	80050d2 <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d011      	beq.n	8005e96 <HRTIM_Timer_ISR+0x274>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d00c      	beq.n	8005e96 <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	01db      	lsls	r3, r3, #7
 8005e84:	4413      	add	r3, r2
 8005e86:	3388      	adds	r3, #136	@ 0x88
 8005e88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005e8c:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 8005e8e:	6839      	ldr	r1, [r7, #0]
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f7ff f8f2 	bl	800507a <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d011      	beq.n	8005ec4 <HRTIM_Timer_ISR+0x2a2>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00c      	beq.n	8005ec4 <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	01db      	lsls	r3, r3, #7
 8005eb2:	4413      	add	r3, r2
 8005eb4:	3388      	adds	r3, #136	@ 0x88
 8005eb6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005eba:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 8005ebc:	6839      	ldr	r1, [r7, #0]
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f7ff f8d0 	bl	8005064 <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ec4:	bf00      	nop
 8005ec6:	3710      	adds	r7, #16
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d101      	bne.n	8005ede <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	e0c0      	b.n	8006060 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d106      	bne.n	8005ef8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f7fb fce6 	bl	80018c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2203      	movs	r2, #3
 8005efc:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4618      	mov	r0, r3
 8005f06:	f003 ff0c 	bl	8009d22 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	73fb      	strb	r3, [r7, #15]
 8005f0e:	e03e      	b.n	8005f8e <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005f10:	7bfa      	ldrb	r2, [r7, #15]
 8005f12:	6879      	ldr	r1, [r7, #4]
 8005f14:	4613      	mov	r3, r2
 8005f16:	009b      	lsls	r3, r3, #2
 8005f18:	4413      	add	r3, r2
 8005f1a:	00db      	lsls	r3, r3, #3
 8005f1c:	440b      	add	r3, r1
 8005f1e:	3311      	adds	r3, #17
 8005f20:	2201      	movs	r2, #1
 8005f22:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005f24:	7bfa      	ldrb	r2, [r7, #15]
 8005f26:	6879      	ldr	r1, [r7, #4]
 8005f28:	4613      	mov	r3, r2
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	4413      	add	r3, r2
 8005f2e:	00db      	lsls	r3, r3, #3
 8005f30:	440b      	add	r3, r1
 8005f32:	3310      	adds	r3, #16
 8005f34:	7bfa      	ldrb	r2, [r7, #15]
 8005f36:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005f38:	7bfa      	ldrb	r2, [r7, #15]
 8005f3a:	6879      	ldr	r1, [r7, #4]
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	4413      	add	r3, r2
 8005f42:	00db      	lsls	r3, r3, #3
 8005f44:	440b      	add	r3, r1
 8005f46:	3313      	adds	r3, #19
 8005f48:	2200      	movs	r2, #0
 8005f4a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005f4c:	7bfa      	ldrb	r2, [r7, #15]
 8005f4e:	6879      	ldr	r1, [r7, #4]
 8005f50:	4613      	mov	r3, r2
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	4413      	add	r3, r2
 8005f56:	00db      	lsls	r3, r3, #3
 8005f58:	440b      	add	r3, r1
 8005f5a:	3320      	adds	r3, #32
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005f60:	7bfa      	ldrb	r2, [r7, #15]
 8005f62:	6879      	ldr	r1, [r7, #4]
 8005f64:	4613      	mov	r3, r2
 8005f66:	009b      	lsls	r3, r3, #2
 8005f68:	4413      	add	r3, r2
 8005f6a:	00db      	lsls	r3, r3, #3
 8005f6c:	440b      	add	r3, r1
 8005f6e:	3324      	adds	r3, #36	@ 0x24
 8005f70:	2200      	movs	r2, #0
 8005f72:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005f74:	7bfb      	ldrb	r3, [r7, #15]
 8005f76:	6879      	ldr	r1, [r7, #4]
 8005f78:	1c5a      	adds	r2, r3, #1
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	4413      	add	r3, r2
 8005f80:	00db      	lsls	r3, r3, #3
 8005f82:	440b      	add	r3, r1
 8005f84:	2200      	movs	r2, #0
 8005f86:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f88:	7bfb      	ldrb	r3, [r7, #15]
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	73fb      	strb	r3, [r7, #15]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	791b      	ldrb	r3, [r3, #4]
 8005f92:	7bfa      	ldrb	r2, [r7, #15]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d3bb      	bcc.n	8005f10 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f98:	2300      	movs	r3, #0
 8005f9a:	73fb      	strb	r3, [r7, #15]
 8005f9c:	e044      	b.n	8006028 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005f9e:	7bfa      	ldrb	r2, [r7, #15]
 8005fa0:	6879      	ldr	r1, [r7, #4]
 8005fa2:	4613      	mov	r3, r2
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	4413      	add	r3, r2
 8005fa8:	00db      	lsls	r3, r3, #3
 8005faa:	440b      	add	r3, r1
 8005fac:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005fb4:	7bfa      	ldrb	r2, [r7, #15]
 8005fb6:	6879      	ldr	r1, [r7, #4]
 8005fb8:	4613      	mov	r3, r2
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	4413      	add	r3, r2
 8005fbe:	00db      	lsls	r3, r3, #3
 8005fc0:	440b      	add	r3, r1
 8005fc2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005fc6:	7bfa      	ldrb	r2, [r7, #15]
 8005fc8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005fca:	7bfa      	ldrb	r2, [r7, #15]
 8005fcc:	6879      	ldr	r1, [r7, #4]
 8005fce:	4613      	mov	r3, r2
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	4413      	add	r3, r2
 8005fd4:	00db      	lsls	r3, r3, #3
 8005fd6:	440b      	add	r3, r1
 8005fd8:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8005fdc:	2200      	movs	r2, #0
 8005fde:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005fe0:	7bfa      	ldrb	r2, [r7, #15]
 8005fe2:	6879      	ldr	r1, [r7, #4]
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	4413      	add	r3, r2
 8005fea:	00db      	lsls	r3, r3, #3
 8005fec:	440b      	add	r3, r1
 8005fee:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005ff6:	7bfa      	ldrb	r2, [r7, #15]
 8005ff8:	6879      	ldr	r1, [r7, #4]
 8005ffa:	4613      	mov	r3, r2
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	4413      	add	r3, r2
 8006000:	00db      	lsls	r3, r3, #3
 8006002:	440b      	add	r3, r1
 8006004:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006008:	2200      	movs	r2, #0
 800600a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800600c:	7bfa      	ldrb	r2, [r7, #15]
 800600e:	6879      	ldr	r1, [r7, #4]
 8006010:	4613      	mov	r3, r2
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	4413      	add	r3, r2
 8006016:	00db      	lsls	r3, r3, #3
 8006018:	440b      	add	r3, r1
 800601a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800601e:	2200      	movs	r2, #0
 8006020:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006022:	7bfb      	ldrb	r3, [r7, #15]
 8006024:	3301      	adds	r3, #1
 8006026:	73fb      	strb	r3, [r7, #15]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	791b      	ldrb	r3, [r3, #4]
 800602c:	7bfa      	ldrb	r2, [r7, #15]
 800602e:	429a      	cmp	r2, r3
 8006030:	d3b5      	bcc.n	8005f9e <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6818      	ldr	r0, [r3, #0]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	3304      	adds	r3, #4
 800603a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800603e:	f003 fe8b 	bl	8009d58 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	7a9b      	ldrb	r3, [r3, #10]
 8006054:	2b01      	cmp	r3, #1
 8006056:	d102      	bne.n	800605e <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f001 fa26 	bl	80074aa <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4618      	mov	r0, r3
 8006076:	f004 fc50 	bl	800a91a <USB_ReadInterrupts>
 800607a:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d003      	beq.n	800608e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 f983 	bl	8006392 <PCD_EP_ISR_Handler>

    return;
 800608c:	e110      	b.n	80062b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006094:	2b00      	cmp	r3, #0
 8006096:	d013      	beq.n	80060c0 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80060a0:	b29a      	uxth	r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060aa:	b292      	uxth	r2, r2
 80060ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f000 f92c 	bl	800630e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80060b6:	2100      	movs	r1, #0
 80060b8:	6878      	ldr	r0, [r7, #4]
 80060ba:	f000 f946 	bl	800634a <HAL_PCD_SetAddress>

    return;
 80060be:	e0f7      	b.n	80062b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d00c      	beq.n	80060e4 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80060d2:	b29a      	uxth	r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80060dc:	b292      	uxth	r2, r2
 80060de:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80060e2:	e0e5      	b.n	80062b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00c      	beq.n	8006108 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80060f6:	b29a      	uxth	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006100:	b292      	uxth	r2, r2
 8006102:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006106:	e0d3      	b.n	80062b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d034      	beq.n	800617c <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800611a:	b29a      	uxth	r2, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f022 0204 	bic.w	r2, r2, #4
 8006124:	b292      	uxth	r2, r2
 8006126:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006132:	b29a      	uxth	r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f022 0208 	bic.w	r2, r2, #8
 800613c:	b292      	uxth	r2, r2
 800613e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006148:	2b01      	cmp	r3, #1
 800614a:	d107      	bne.n	800615c <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006154:	2100      	movs	r1, #0
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f001 f9d1 	bl	80074fe <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f000 f8ea 	bl	8006336 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800616a:	b29a      	uxth	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006174:	b292      	uxth	r2, r2
 8006176:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800617a:	e099      	b.n	80062b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006182:	2b00      	cmp	r3, #0
 8006184:	d027      	beq.n	80061d6 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800618e:	b29a      	uxth	r2, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f042 0208 	orr.w	r2, r2, #8
 8006198:	b292      	uxth	r2, r2
 800619a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80061a6:	b29a      	uxth	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061b0:	b292      	uxth	r2, r2
 80061b2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80061be:	b29a      	uxth	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f042 0204 	orr.w	r2, r2, #4
 80061c8:	b292      	uxth	r2, r2
 80061ca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 f8a7 	bl	8006322 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80061d4:	e06c      	b.n	80062b0 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d040      	beq.n	8006262 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80061e8:	b29a      	uxth	r2, r3
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80061f2:	b292      	uxth	r2, r2
 80061f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d12b      	bne.n	800625a <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800620a:	b29a      	uxth	r2, r3
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f042 0204 	orr.w	r2, r2, #4
 8006214:	b292      	uxth	r2, r2
 8006216:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006222:	b29a      	uxth	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f042 0208 	orr.w	r2, r2, #8
 800622c:	b292      	uxth	r2, r2
 800622e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2201      	movs	r2, #1
 8006236:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006242:	b29b      	uxth	r3, r3
 8006244:	089b      	lsrs	r3, r3, #2
 8006246:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006250:	2101      	movs	r1, #1
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f001 f953 	bl	80074fe <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8006258:	e02a      	b.n	80062b0 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f861 	bl	8006322 <HAL_PCD_SuspendCallback>
    return;
 8006260:	e026      	b.n	80062b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006268:	2b00      	cmp	r3, #0
 800626a:	d00f      	beq.n	800628c <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006274:	b29a      	uxth	r2, r3
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800627e:	b292      	uxth	r2, r2
 8006280:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 f838 	bl	80062fa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800628a:	e011      	b.n	80062b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006292:	2b00      	cmp	r3, #0
 8006294:	d00c      	beq.n	80062b0 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800629e:	b29a      	uxth	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80062a8:	b292      	uxth	r2, r2
 80062aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80062ae:	bf00      	nop
  }
}
 80062b0:	3710      	adds	r7, #16
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}

080062b6 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80062b6:	b480      	push	{r7}
 80062b8:	b083      	sub	sp, #12
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	6078      	str	r0, [r7, #4]
 80062be:	460b      	mov	r3, r1
 80062c0:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 80062c2:	bf00      	nop
 80062c4:	370c      	adds	r7, #12
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr

080062ce <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80062ce:	b480      	push	{r7}
 80062d0:	b083      	sub	sp, #12
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]
 80062d6:	460b      	mov	r3, r1
 80062d8:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 80062da:	bf00      	nop
 80062dc:	370c      	adds	r7, #12
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr

080062e6 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 80062e6:	b480      	push	{r7}
 80062e8:	b083      	sub	sp, #12
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 80062ee:	bf00      	nop
 80062f0:	370c      	adds	r7, #12
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr

080062fa <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 80062fa:	b480      	push	{r7}
 80062fc:	b083      	sub	sp, #12
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8006302:	bf00      	nop
 8006304:	370c      	adds	r7, #12
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr

0800630e <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 800630e:	b480      	push	{r7}
 8006310:	b083      	sub	sp, #12
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8006316:	bf00      	nop
 8006318:	370c      	adds	r7, #12
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr

08006322 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8006322:	b480      	push	{r7}
 8006324:	b083      	sub	sp, #12
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 800632a:	bf00      	nop
 800632c:	370c      	adds	r7, #12
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr

08006336 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8006336:	b480      	push	{r7}
 8006338:	b083      	sub	sp, #12
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 800633e:	bf00      	nop
 8006340:	370c      	adds	r7, #12
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr

0800634a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800634a:	b580      	push	{r7, lr}
 800634c:	b082      	sub	sp, #8
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
 8006352:	460b      	mov	r3, r1
 8006354:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800635c:	2b01      	cmp	r3, #1
 800635e:	d101      	bne.n	8006364 <HAL_PCD_SetAddress+0x1a>
 8006360:	2302      	movs	r3, #2
 8006362:	e012      	b.n	800638a <HAL_PCD_SetAddress+0x40>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	78fa      	ldrb	r2, [r7, #3]
 8006370:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	78fa      	ldrb	r2, [r7, #3]
 8006378:	4611      	mov	r1, r2
 800637a:	4618      	mov	r0, r3
 800637c:	f004 fab9 	bl	800a8f2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006388:	2300      	movs	r3, #0
}
 800638a:	4618      	mov	r0, r3
 800638c:	3708      	adds	r7, #8
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}

08006392 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006392:	b580      	push	{r7, lr}
 8006394:	b092      	sub	sp, #72	@ 0x48
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800639a:	e333      	b.n	8006a04 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80063a4:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80063a6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	f003 030f 	and.w	r3, r3, #15
 80063ae:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 80063b2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f040 8108 	bne.w	80065cc <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80063bc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80063be:	f003 0310 	and.w	r3, r3, #16
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d14c      	bne.n	8006460 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	881b      	ldrh	r3, [r3, #0]
 80063cc:	b29b      	uxth	r3, r3
 80063ce:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80063d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063d6:	813b      	strh	r3, [r7, #8]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	893b      	ldrh	r3, [r7, #8]
 80063de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	3310      	adds	r3, #16
 80063ee:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	461a      	mov	r2, r3
 80063fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063fe:	781b      	ldrb	r3, [r3, #0]
 8006400:	00db      	lsls	r3, r3, #3
 8006402:	4413      	add	r3, r2
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	6812      	ldr	r2, [r2, #0]
 8006408:	4413      	add	r3, r2
 800640a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800640e:	881b      	ldrh	r3, [r3, #0]
 8006410:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006414:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006416:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006418:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800641a:	695a      	ldr	r2, [r3, #20]
 800641c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800641e:	69db      	ldr	r3, [r3, #28]
 8006420:	441a      	add	r2, r3
 8006422:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006424:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006426:	2100      	movs	r1, #0
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f7ff ff50 	bl	80062ce <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	7b1b      	ldrb	r3, [r3, #12]
 8006432:	b2db      	uxtb	r3, r3
 8006434:	2b00      	cmp	r3, #0
 8006436:	f000 82e5 	beq.w	8006a04 <PCD_EP_ISR_Handler+0x672>
 800643a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	2b00      	cmp	r3, #0
 8006440:	f040 82e0 	bne.w	8006a04 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	7b1b      	ldrb	r3, [r3, #12]
 8006448:	b2db      	uxtb	r3, r3
 800644a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800644e:	b2da      	uxtb	r2, r3
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2200      	movs	r2, #0
 800645c:	731a      	strb	r2, [r3, #12]
 800645e:	e2d1      	b.n	8006a04 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006466:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	881b      	ldrh	r3, [r3, #0]
 800646e:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006470:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006472:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006476:	2b00      	cmp	r3, #0
 8006478:	d032      	beq.n	80064e0 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006482:	b29b      	uxth	r3, r3
 8006484:	461a      	mov	r2, r3
 8006486:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	00db      	lsls	r3, r3, #3
 800648c:	4413      	add	r3, r2
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	6812      	ldr	r2, [r2, #0]
 8006492:	4413      	add	r3, r2
 8006494:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006498:	881b      	ldrh	r3, [r3, #0]
 800649a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800649e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064a0:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6818      	ldr	r0, [r3, #0]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80064ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064ae:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80064b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064b2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80064b4:	b29b      	uxth	r3, r3
 80064b6:	f004 fa82 	bl	800a9be <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	881b      	ldrh	r3, [r3, #0]
 80064c0:	b29a      	uxth	r2, r3
 80064c2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80064c6:	4013      	ands	r3, r2
 80064c8:	817b      	strh	r3, [r7, #10]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	897a      	ldrh	r2, [r7, #10]
 80064d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80064d4:	b292      	uxth	r2, r2
 80064d6:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	f7ff ff04 	bl	80062e6 <HAL_PCD_SetupStageCallback>
 80064de:	e291      	b.n	8006a04 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80064e0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f280 828d 	bge.w	8006a04 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	881b      	ldrh	r3, [r3, #0]
 80064f0:	b29a      	uxth	r2, r3
 80064f2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80064f6:	4013      	ands	r3, r2
 80064f8:	81fb      	strh	r3, [r7, #14]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	89fa      	ldrh	r2, [r7, #14]
 8006500:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006504:	b292      	uxth	r2, r2
 8006506:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006510:	b29b      	uxth	r3, r3
 8006512:	461a      	mov	r2, r3
 8006514:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	00db      	lsls	r3, r3, #3
 800651a:	4413      	add	r3, r2
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	6812      	ldr	r2, [r2, #0]
 8006520:	4413      	add	r3, r2
 8006522:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006526:	881b      	ldrh	r3, [r3, #0]
 8006528:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800652c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800652e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006530:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006532:	69db      	ldr	r3, [r3, #28]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d019      	beq.n	800656c <PCD_EP_ISR_Handler+0x1da>
 8006538:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800653a:	695b      	ldr	r3, [r3, #20]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d015      	beq.n	800656c <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6818      	ldr	r0, [r3, #0]
 8006544:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006546:	6959      	ldr	r1, [r3, #20]
 8006548:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800654a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800654c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800654e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006550:	b29b      	uxth	r3, r3
 8006552:	f004 fa34 	bl	800a9be <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8006556:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006558:	695a      	ldr	r2, [r3, #20]
 800655a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800655c:	69db      	ldr	r3, [r3, #28]
 800655e:	441a      	add	r2, r3
 8006560:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006562:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006564:	2100      	movs	r1, #0
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f7ff fea5 	bl	80062b6 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	881b      	ldrh	r3, [r3, #0]
 8006572:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8006574:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006576:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800657a:	2b00      	cmp	r3, #0
 800657c:	f040 8242 	bne.w	8006a04 <PCD_EP_ISR_Handler+0x672>
 8006580:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006582:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006586:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800658a:	f000 823b 	beq.w	8006a04 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	881b      	ldrh	r3, [r3, #0]
 8006594:	b29b      	uxth	r3, r3
 8006596:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800659a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800659e:	81bb      	strh	r3, [r7, #12]
 80065a0:	89bb      	ldrh	r3, [r7, #12]
 80065a2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80065a6:	81bb      	strh	r3, [r7, #12]
 80065a8:	89bb      	ldrh	r3, [r7, #12]
 80065aa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80065ae:	81bb      	strh	r3, [r7, #12]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	89bb      	ldrh	r3, [r7, #12]
 80065b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	8013      	strh	r3, [r2, #0]
 80065ca:	e21b      	b.n	8006a04 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	461a      	mov	r2, r3
 80065d2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	4413      	add	r3, r2
 80065da:	881b      	ldrh	r3, [r3, #0]
 80065dc:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80065de:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	f280 80f1 	bge.w	80067ca <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	461a      	mov	r2, r3
 80065ee:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	4413      	add	r3, r2
 80065f6:	881b      	ldrh	r3, [r3, #0]
 80065f8:	b29a      	uxth	r2, r3
 80065fa:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80065fe:	4013      	ands	r3, r2
 8006600:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	461a      	mov	r2, r3
 8006608:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	4413      	add	r3, r2
 8006610:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006612:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006616:	b292      	uxth	r2, r2
 8006618:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800661a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800661e:	4613      	mov	r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	4413      	add	r3, r2
 8006624:	00db      	lsls	r3, r3, #3
 8006626:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	4413      	add	r3, r2
 800662e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006630:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006632:	7b1b      	ldrb	r3, [r3, #12]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d123      	bne.n	8006680 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006640:	b29b      	uxth	r3, r3
 8006642:	461a      	mov	r2, r3
 8006644:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006646:	781b      	ldrb	r3, [r3, #0]
 8006648:	00db      	lsls	r3, r3, #3
 800664a:	4413      	add	r3, r2
 800664c:	687a      	ldr	r2, [r7, #4]
 800664e:	6812      	ldr	r2, [r2, #0]
 8006650:	4413      	add	r3, r2
 8006652:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006656:	881b      	ldrh	r3, [r3, #0]
 8006658:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800665c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8006660:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006664:	2b00      	cmp	r3, #0
 8006666:	f000 808b 	beq.w	8006780 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6818      	ldr	r0, [r3, #0]
 800666e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006670:	6959      	ldr	r1, [r3, #20]
 8006672:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006674:	88da      	ldrh	r2, [r3, #6]
 8006676:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800667a:	f004 f9a0 	bl	800a9be <USB_ReadPMA>
 800667e:	e07f      	b.n	8006780 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006680:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006682:	78db      	ldrb	r3, [r3, #3]
 8006684:	2b02      	cmp	r3, #2
 8006686:	d109      	bne.n	800669c <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006688:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800668a:	461a      	mov	r2, r3
 800668c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f000 f9c6 	bl	8006a20 <HAL_PCD_EP_DB_Receive>
 8006694:	4603      	mov	r3, r0
 8006696:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800669a:	e071      	b.n	8006780 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	461a      	mov	r2, r3
 80066a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066a4:	781b      	ldrb	r3, [r3, #0]
 80066a6:	009b      	lsls	r3, r3, #2
 80066a8:	4413      	add	r3, r2
 80066aa:	881b      	ldrh	r3, [r3, #0]
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066b6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	461a      	mov	r2, r3
 80066be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	441a      	add	r2, r3
 80066c6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80066c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066d4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80066d8:	b29b      	uxth	r3, r3
 80066da:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	461a      	mov	r2, r3
 80066e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	4413      	add	r3, r2
 80066ea:	881b      	ldrh	r3, [r3, #0]
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d022      	beq.n	800673c <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066fe:	b29b      	uxth	r3, r3
 8006700:	461a      	mov	r2, r3
 8006702:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	00db      	lsls	r3, r3, #3
 8006708:	4413      	add	r3, r2
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	6812      	ldr	r2, [r2, #0]
 800670e:	4413      	add	r3, r2
 8006710:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006714:	881b      	ldrh	r3, [r3, #0]
 8006716:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800671a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800671e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006722:	2b00      	cmp	r3, #0
 8006724:	d02c      	beq.n	8006780 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6818      	ldr	r0, [r3, #0]
 800672a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800672c:	6959      	ldr	r1, [r3, #20]
 800672e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006730:	891a      	ldrh	r2, [r3, #8]
 8006732:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006736:	f004 f942 	bl	800a9be <USB_ReadPMA>
 800673a:	e021      	b.n	8006780 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006744:	b29b      	uxth	r3, r3
 8006746:	461a      	mov	r2, r3
 8006748:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	00db      	lsls	r3, r3, #3
 800674e:	4413      	add	r3, r2
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	6812      	ldr	r2, [r2, #0]
 8006754:	4413      	add	r3, r2
 8006756:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800675a:	881b      	ldrh	r3, [r3, #0]
 800675c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006760:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006764:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006768:	2b00      	cmp	r3, #0
 800676a:	d009      	beq.n	8006780 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6818      	ldr	r0, [r3, #0]
 8006770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006772:	6959      	ldr	r1, [r3, #20]
 8006774:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006776:	895a      	ldrh	r2, [r3, #10]
 8006778:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800677c:	f004 f91f 	bl	800a9be <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006780:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006782:	69da      	ldr	r2, [r3, #28]
 8006784:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006788:	441a      	add	r2, r3
 800678a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800678c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800678e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006790:	695a      	ldr	r2, [r3, #20]
 8006792:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006796:	441a      	add	r2, r3
 8006798:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800679a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800679c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800679e:	699b      	ldr	r3, [r3, #24]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d005      	beq.n	80067b0 <PCD_EP_ISR_Handler+0x41e>
 80067a4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80067a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d206      	bcs.n	80067be <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80067b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067b2:	781b      	ldrb	r3, [r3, #0]
 80067b4:	4619      	mov	r1, r3
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f7ff fd7d 	bl	80062b6 <HAL_PCD_DataOutStageCallback>
 80067bc:	e005      	b.n	80067ca <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067c4:	4618      	mov	r0, r3
 80067c6:	f003 fae5 	bl	8009d94 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80067ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80067cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f000 8117 	beq.w	8006a04 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80067d6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80067da:	4613      	mov	r3, r2
 80067dc:	009b      	lsls	r3, r3, #2
 80067de:	4413      	add	r3, r2
 80067e0:	00db      	lsls	r3, r3, #3
 80067e2:	3310      	adds	r3, #16
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	4413      	add	r3, r2
 80067e8:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	461a      	mov	r2, r3
 80067f0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80067f4:	009b      	lsls	r3, r3, #2
 80067f6:	4413      	add	r3, r2
 80067f8:	881b      	ldrh	r3, [r3, #0]
 80067fa:	b29b      	uxth	r3, r3
 80067fc:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006800:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006804:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	461a      	mov	r2, r3
 800680c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	441a      	add	r2, r3
 8006814:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006816:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800681a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800681e:	b29b      	uxth	r3, r3
 8006820:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8006822:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006824:	78db      	ldrb	r3, [r3, #3]
 8006826:	2b01      	cmp	r3, #1
 8006828:	f040 80a1 	bne.w	800696e <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800682c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800682e:	2200      	movs	r2, #0
 8006830:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8006832:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006834:	7b1b      	ldrb	r3, [r3, #12]
 8006836:	2b00      	cmp	r3, #0
 8006838:	f000 8092 	beq.w	8006960 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800683c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800683e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006842:	2b00      	cmp	r3, #0
 8006844:	d046      	beq.n	80068d4 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006846:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006848:	785b      	ldrb	r3, [r3, #1]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d126      	bne.n	800689c <PCD_EP_ISR_Handler+0x50a>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	617b      	str	r3, [r7, #20]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800685c:	b29b      	uxth	r3, r3
 800685e:	461a      	mov	r2, r3
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	4413      	add	r3, r2
 8006864:	617b      	str	r3, [r7, #20]
 8006866:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	00da      	lsls	r2, r3, #3
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	4413      	add	r3, r2
 8006870:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006874:	613b      	str	r3, [r7, #16]
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	881b      	ldrh	r3, [r3, #0]
 800687a:	b29b      	uxth	r3, r3
 800687c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006880:	b29a      	uxth	r2, r3
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	801a      	strh	r2, [r3, #0]
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	881b      	ldrh	r3, [r3, #0]
 800688a:	b29b      	uxth	r3, r3
 800688c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006890:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006894:	b29a      	uxth	r2, r3
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	801a      	strh	r2, [r3, #0]
 800689a:	e061      	b.n	8006960 <PCD_EP_ISR_Handler+0x5ce>
 800689c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800689e:	785b      	ldrb	r3, [r3, #1]
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d15d      	bne.n	8006960 <PCD_EP_ISR_Handler+0x5ce>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	61fb      	str	r3, [r7, #28]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	461a      	mov	r2, r3
 80068b6:	69fb      	ldr	r3, [r7, #28]
 80068b8:	4413      	add	r3, r2
 80068ba:	61fb      	str	r3, [r7, #28]
 80068bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	00da      	lsls	r2, r3, #3
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	4413      	add	r3, r2
 80068c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80068ca:	61bb      	str	r3, [r7, #24]
 80068cc:	69bb      	ldr	r3, [r7, #24]
 80068ce:	2200      	movs	r2, #0
 80068d0:	801a      	strh	r2, [r3, #0]
 80068d2:	e045      	b.n	8006960 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068dc:	785b      	ldrb	r3, [r3, #1]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d126      	bne.n	8006930 <PCD_EP_ISR_Handler+0x59e>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	461a      	mov	r2, r3
 80068f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f6:	4413      	add	r3, r2
 80068f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80068fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	00da      	lsls	r2, r3, #3
 8006900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006902:	4413      	add	r3, r2
 8006904:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006908:	623b      	str	r3, [r7, #32]
 800690a:	6a3b      	ldr	r3, [r7, #32]
 800690c:	881b      	ldrh	r3, [r3, #0]
 800690e:	b29b      	uxth	r3, r3
 8006910:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006914:	b29a      	uxth	r2, r3
 8006916:	6a3b      	ldr	r3, [r7, #32]
 8006918:	801a      	strh	r2, [r3, #0]
 800691a:	6a3b      	ldr	r3, [r7, #32]
 800691c:	881b      	ldrh	r3, [r3, #0]
 800691e:	b29b      	uxth	r3, r3
 8006920:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006924:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006928:	b29a      	uxth	r2, r3
 800692a:	6a3b      	ldr	r3, [r7, #32]
 800692c:	801a      	strh	r2, [r3, #0]
 800692e:	e017      	b.n	8006960 <PCD_EP_ISR_Handler+0x5ce>
 8006930:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006932:	785b      	ldrb	r3, [r3, #1]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d113      	bne.n	8006960 <PCD_EP_ISR_Handler+0x5ce>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006940:	b29b      	uxth	r3, r3
 8006942:	461a      	mov	r2, r3
 8006944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006946:	4413      	add	r3, r2
 8006948:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800694a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800694c:	781b      	ldrb	r3, [r3, #0]
 800694e:	00da      	lsls	r2, r3, #3
 8006950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006952:	4413      	add	r3, r2
 8006954:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006958:	62bb      	str	r3, [r7, #40]	@ 0x28
 800695a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800695c:	2200      	movs	r2, #0
 800695e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006960:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006962:	781b      	ldrb	r3, [r3, #0]
 8006964:	4619      	mov	r1, r3
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f7ff fcb1 	bl	80062ce <HAL_PCD_DataInStageCallback>
 800696c:	e04a      	b.n	8006a04 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800696e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006974:	2b00      	cmp	r3, #0
 8006976:	d13f      	bne.n	80069f8 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006980:	b29b      	uxth	r3, r3
 8006982:	461a      	mov	r2, r3
 8006984:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006986:	781b      	ldrb	r3, [r3, #0]
 8006988:	00db      	lsls	r3, r3, #3
 800698a:	4413      	add	r3, r2
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	6812      	ldr	r2, [r2, #0]
 8006990:	4413      	add	r3, r2
 8006992:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006996:	881b      	ldrh	r3, [r3, #0]
 8006998:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800699c:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800699e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069a0:	699a      	ldr	r2, [r3, #24]
 80069a2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d906      	bls.n	80069b6 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80069a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069aa:	699a      	ldr	r2, [r3, #24]
 80069ac:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80069ae:	1ad2      	subs	r2, r2, r3
 80069b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069b2:	619a      	str	r2, [r3, #24]
 80069b4:	e002      	b.n	80069bc <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80069b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069b8:	2200      	movs	r2, #0
 80069ba:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80069bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d106      	bne.n	80069d2 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80069c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	4619      	mov	r1, r3
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f7ff fc7f 	bl	80062ce <HAL_PCD_DataInStageCallback>
 80069d0:	e018      	b.n	8006a04 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80069d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069d4:	695a      	ldr	r2, [r3, #20]
 80069d6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80069d8:	441a      	add	r2, r3
 80069da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069dc:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80069de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069e0:	69da      	ldr	r2, [r3, #28]
 80069e2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80069e4:	441a      	add	r2, r3
 80069e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069e8:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80069f0:	4618      	mov	r0, r3
 80069f2:	f003 f9cf 	bl	8009d94 <USB_EPStartXfer>
 80069f6:	e005      	b.n	8006a04 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80069f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80069fa:	461a      	mov	r2, r3
 80069fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 f917 	bl	8006c32 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	b21b      	sxth	r3, r3
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f6ff acc3 	blt.w	800639c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006a16:	2300      	movs	r3, #0
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	3748      	adds	r7, #72	@ 0x48
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}

08006a20 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b088      	sub	sp, #32
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006a2e:	88fb      	ldrh	r3, [r7, #6]
 8006a30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d07c      	beq.n	8006b32 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	461a      	mov	r2, r3
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	00db      	lsls	r3, r3, #3
 8006a4a:	4413      	add	r3, r2
 8006a4c:	68fa      	ldr	r2, [r7, #12]
 8006a4e:	6812      	ldr	r2, [r2, #0]
 8006a50:	4413      	add	r3, r2
 8006a52:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006a56:	881b      	ldrh	r3, [r3, #0]
 8006a58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a5c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	699a      	ldr	r2, [r3, #24]
 8006a62:	8b7b      	ldrh	r3, [r7, #26]
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d306      	bcc.n	8006a76 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	699a      	ldr	r2, [r3, #24]
 8006a6c:	8b7b      	ldrh	r3, [r7, #26]
 8006a6e:	1ad2      	subs	r2, r2, r3
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	619a      	str	r2, [r3, #24]
 8006a74:	e002      	b.n	8006a7c <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d123      	bne.n	8006acc <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	461a      	mov	r2, r3
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	009b      	lsls	r3, r3, #2
 8006a90:	4413      	add	r3, r2
 8006a92:	881b      	ldrh	r3, [r3, #0]
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a9e:	833b      	strh	r3, [r7, #24]
 8006aa0:	8b3b      	ldrh	r3, [r7, #24]
 8006aa2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006aa6:	833b      	strh	r3, [r7, #24]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	461a      	mov	r2, r3
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	441a      	add	r2, r3
 8006ab6:	8b3b      	ldrh	r3, [r7, #24]
 8006ab8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006abc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ac0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ac4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006acc:	88fb      	ldrh	r3, [r7, #6]
 8006ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d01f      	beq.n	8006b16 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	461a      	mov	r2, r3
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	781b      	ldrb	r3, [r3, #0]
 8006ae0:	009b      	lsls	r3, r3, #2
 8006ae2:	4413      	add	r3, r2
 8006ae4:	881b      	ldrh	r3, [r3, #0]
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006aec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006af0:	82fb      	strh	r3, [r7, #22]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	461a      	mov	r2, r3
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	009b      	lsls	r3, r3, #2
 8006afe:	441a      	add	r2, r3
 8006b00:	8afb      	ldrh	r3, [r7, #22]
 8006b02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b0e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006b16:	8b7b      	ldrh	r3, [r7, #26]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	f000 8085 	beq.w	8006c28 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6818      	ldr	r0, [r3, #0]
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	6959      	ldr	r1, [r3, #20]
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	891a      	ldrh	r2, [r3, #8]
 8006b2a:	8b7b      	ldrh	r3, [r7, #26]
 8006b2c:	f003 ff47 	bl	800a9be <USB_ReadPMA>
 8006b30:	e07a      	b.n	8006c28 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	00db      	lsls	r3, r3, #3
 8006b44:	4413      	add	r3, r2
 8006b46:	68fa      	ldr	r2, [r7, #12]
 8006b48:	6812      	ldr	r2, [r2, #0]
 8006b4a:	4413      	add	r3, r2
 8006b4c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006b50:	881b      	ldrh	r3, [r3, #0]
 8006b52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b56:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	699a      	ldr	r2, [r3, #24]
 8006b5c:	8b7b      	ldrh	r3, [r7, #26]
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d306      	bcc.n	8006b70 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	699a      	ldr	r2, [r3, #24]
 8006b66:	8b7b      	ldrh	r3, [r7, #26]
 8006b68:	1ad2      	subs	r2, r2, r3
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	619a      	str	r2, [r3, #24]
 8006b6e:	e002      	b.n	8006b76 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	2200      	movs	r2, #0
 8006b74:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	699b      	ldr	r3, [r3, #24]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d123      	bne.n	8006bc6 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	461a      	mov	r2, r3
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	4413      	add	r3, r2
 8006b8c:	881b      	ldrh	r3, [r3, #0]
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b98:	83fb      	strh	r3, [r7, #30]
 8006b9a:	8bfb      	ldrh	r3, [r7, #30]
 8006b9c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006ba0:	83fb      	strh	r3, [r7, #30]
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	441a      	add	r2, r3
 8006bb0:	8bfb      	ldrh	r3, [r7, #30]
 8006bb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006bc6:	88fb      	ldrh	r3, [r7, #6]
 8006bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d11f      	bne.n	8006c10 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	461a      	mov	r2, r3
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	781b      	ldrb	r3, [r3, #0]
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	4413      	add	r3, r2
 8006bde:	881b      	ldrh	r3, [r3, #0]
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006be6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bea:	83bb      	strh	r3, [r7, #28]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	441a      	add	r2, r3
 8006bfa:	8bbb      	ldrh	r3, [r7, #28]
 8006bfc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c08:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006c10:	8b7b      	ldrh	r3, [r7, #26]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d008      	beq.n	8006c28 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6818      	ldr	r0, [r3, #0]
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	6959      	ldr	r1, [r3, #20]
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	895a      	ldrh	r2, [r3, #10]
 8006c22:	8b7b      	ldrh	r3, [r7, #26]
 8006c24:	f003 fecb 	bl	800a9be <USB_ReadPMA>
    }
  }

  return count;
 8006c28:	8b7b      	ldrh	r3, [r7, #26]
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3720      	adds	r7, #32
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}

08006c32 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006c32:	b580      	push	{r7, lr}
 8006c34:	b0a6      	sub	sp, #152	@ 0x98
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	60f8      	str	r0, [r7, #12]
 8006c3a:	60b9      	str	r1, [r7, #8]
 8006c3c:	4613      	mov	r3, r2
 8006c3e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006c40:	88fb      	ldrh	r3, [r7, #6]
 8006c42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f000 81f7 	beq.w	800703a <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	461a      	mov	r2, r3
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	781b      	ldrb	r3, [r3, #0]
 8006c5c:	00db      	lsls	r3, r3, #3
 8006c5e:	4413      	add	r3, r2
 8006c60:	68fa      	ldr	r2, [r7, #12]
 8006c62:	6812      	ldr	r2, [r2, #0]
 8006c64:	4413      	add	r3, r2
 8006c66:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006c6a:	881b      	ldrh	r3, [r3, #0]
 8006c6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c70:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	699a      	ldr	r2, [r3, #24]
 8006c78:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d907      	bls.n	8006c90 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	699a      	ldr	r2, [r3, #24]
 8006c84:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006c88:	1ad2      	subs	r2, r2, r3
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	619a      	str	r2, [r3, #24]
 8006c8e:	e002      	b.n	8006c96 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	2200      	movs	r2, #0
 8006c94:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	699b      	ldr	r3, [r3, #24]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	f040 80e1 	bne.w	8006e62 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	785b      	ldrb	r3, [r3, #1]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d126      	bne.n	8006cf6 <HAL_PCD_EP_DB_Transmit+0xc4>
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	461a      	mov	r2, r3
 8006cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cbc:	4413      	add	r3, r2
 8006cbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	00da      	lsls	r2, r3, #3
 8006cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc8:	4413      	add	r3, r2
 8006cca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd2:	881b      	ldrh	r3, [r3, #0]
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006cda:	b29a      	uxth	r2, r3
 8006cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cde:	801a      	strh	r2, [r3, #0]
 8006ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ce2:	881b      	ldrh	r3, [r3, #0]
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cee:	b29a      	uxth	r2, r3
 8006cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cf2:	801a      	strh	r2, [r3, #0]
 8006cf4:	e01a      	b.n	8006d2c <HAL_PCD_EP_DB_Transmit+0xfa>
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	785b      	ldrb	r3, [r3, #1]
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d116      	bne.n	8006d2c <HAL_PCD_EP_DB_Transmit+0xfa>
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	461a      	mov	r2, r3
 8006d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d12:	4413      	add	r3, r2
 8006d14:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	781b      	ldrb	r3, [r3, #0]
 8006d1a:	00da      	lsls	r2, r3, #3
 8006d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d1e:	4413      	add	r3, r2
 8006d20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d24:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d28:	2200      	movs	r2, #0
 8006d2a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	785b      	ldrb	r3, [r3, #1]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d126      	bne.n	8006d88 <HAL_PCD_EP_DB_Transmit+0x156>
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	623b      	str	r3, [r7, #32]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	6a3b      	ldr	r3, [r7, #32]
 8006d4e:	4413      	add	r3, r2
 8006d50:	623b      	str	r3, [r7, #32]
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	781b      	ldrb	r3, [r3, #0]
 8006d56:	00da      	lsls	r2, r3, #3
 8006d58:	6a3b      	ldr	r3, [r7, #32]
 8006d5a:	4413      	add	r3, r2
 8006d5c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006d60:	61fb      	str	r3, [r7, #28]
 8006d62:	69fb      	ldr	r3, [r7, #28]
 8006d64:	881b      	ldrh	r3, [r3, #0]
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d6c:	b29a      	uxth	r2, r3
 8006d6e:	69fb      	ldr	r3, [r7, #28]
 8006d70:	801a      	strh	r2, [r3, #0]
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	881b      	ldrh	r3, [r3, #0]
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d80:	b29a      	uxth	r2, r3
 8006d82:	69fb      	ldr	r3, [r7, #28]
 8006d84:	801a      	strh	r2, [r3, #0]
 8006d86:	e017      	b.n	8006db8 <HAL_PCD_EP_DB_Transmit+0x186>
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	785b      	ldrb	r3, [r3, #1]
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d113      	bne.n	8006db8 <HAL_PCD_EP_DB_Transmit+0x186>
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d9e:	4413      	add	r3, r2
 8006da0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	781b      	ldrb	r3, [r3, #0]
 8006da6:	00da      	lsls	r2, r3, #3
 8006da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006daa:	4413      	add	r3, r2
 8006dac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006db0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db4:	2200      	movs	r2, #0
 8006db6:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	78db      	ldrb	r3, [r3, #3]
 8006dbc:	2b02      	cmp	r3, #2
 8006dbe:	d123      	bne.n	8006e08 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	781b      	ldrb	r3, [r3, #0]
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	4413      	add	r3, r2
 8006dce:	881b      	ldrh	r3, [r3, #0]
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dda:	837b      	strh	r3, [r7, #26]
 8006ddc:	8b7b      	ldrh	r3, [r7, #26]
 8006dde:	f083 0320 	eor.w	r3, r3, #32
 8006de2:	837b      	strh	r3, [r7, #26]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	461a      	mov	r2, r3
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	441a      	add	r2, r3
 8006df2:	8b7b      	ldrh	r3, [r7, #26]
 8006df4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006df8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	781b      	ldrb	r3, [r3, #0]
 8006e0c:	4619      	mov	r1, r3
 8006e0e:	68f8      	ldr	r0, [r7, #12]
 8006e10:	f7ff fa5d 	bl	80062ce <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006e14:	88fb      	ldrh	r3, [r7, #6]
 8006e16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d01f      	beq.n	8006e5e <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	461a      	mov	r2, r3
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	781b      	ldrb	r3, [r3, #0]
 8006e28:	009b      	lsls	r3, r3, #2
 8006e2a:	4413      	add	r3, r2
 8006e2c:	881b      	ldrh	r3, [r3, #0]
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e38:	833b      	strh	r3, [r7, #24]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	461a      	mov	r2, r3
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	009b      	lsls	r3, r3, #2
 8006e46:	441a      	add	r2, r3
 8006e48:	8b3b      	ldrh	r3, [r7, #24]
 8006e4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e52:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006e56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	e31f      	b.n	80074a2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006e62:	88fb      	ldrh	r3, [r7, #6]
 8006e64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d021      	beq.n	8006eb0 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	461a      	mov	r2, r3
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	781b      	ldrb	r3, [r3, #0]
 8006e76:	009b      	lsls	r3, r3, #2
 8006e78:	4413      	add	r3, r2
 8006e7a:	881b      	ldrh	r3, [r3, #0]
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e86:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	461a      	mov	r2, r3
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	781b      	ldrb	r3, [r3, #0]
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	441a      	add	r2, r3
 8006e98:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006e9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ea0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ea4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006ea8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006eac:	b29b      	uxth	r3, r3
 8006eae:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	f040 82ca 	bne.w	8007450 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	695a      	ldr	r2, [r3, #20]
 8006ec0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006ec4:	441a      	add	r2, r3
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	69da      	ldr	r2, [r3, #28]
 8006ece:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006ed2:	441a      	add	r2, r3
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	6a1a      	ldr	r2, [r3, #32]
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	691b      	ldr	r3, [r3, #16]
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d309      	bcc.n	8006ef8 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	6a1a      	ldr	r2, [r3, #32]
 8006eee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ef0:	1ad2      	subs	r2, r2, r3
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	621a      	str	r2, [r3, #32]
 8006ef6:	e015      	b.n	8006f24 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	6a1b      	ldr	r3, [r3, #32]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d107      	bne.n	8006f10 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8006f00:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006f04:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006f0e:	e009      	b.n	8006f24 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	2200      	movs	r2, #0
 8006f14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	6a1b      	ldr	r3, [r3, #32]
 8006f1c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	2200      	movs	r2, #0
 8006f22:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	785b      	ldrb	r3, [r3, #1]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d15f      	bne.n	8006fec <HAL_PCD_EP_DB_Transmit+0x3ba>
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f3a:	b29b      	uxth	r3, r3
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f40:	4413      	add	r3, r2
 8006f42:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	781b      	ldrb	r3, [r3, #0]
 8006f48:	00da      	lsls	r2, r3, #3
 8006f4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f4c:	4413      	add	r3, r2
 8006f4e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f56:	881b      	ldrh	r3, [r3, #0]
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f5e:	b29a      	uxth	r2, r3
 8006f60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f62:	801a      	strh	r2, [r3, #0]
 8006f64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d10a      	bne.n	8006f80 <HAL_PCD_EP_DB_Transmit+0x34e>
 8006f6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f6c:	881b      	ldrh	r3, [r3, #0]
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f78:	b29a      	uxth	r2, r3
 8006f7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f7c:	801a      	strh	r2, [r3, #0]
 8006f7e:	e051      	b.n	8007024 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006f80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f82:	2b3e      	cmp	r3, #62	@ 0x3e
 8006f84:	d816      	bhi.n	8006fb4 <HAL_PCD_EP_DB_Transmit+0x382>
 8006f86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f88:	085b      	lsrs	r3, r3, #1
 8006f8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f8e:	f003 0301 	and.w	r3, r3, #1
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d002      	beq.n	8006f9c <HAL_PCD_EP_DB_Transmit+0x36a>
 8006f96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f98:	3301      	adds	r3, #1
 8006f9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f9e:	881b      	ldrh	r3, [r3, #0]
 8006fa0:	b29a      	uxth	r2, r3
 8006fa2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	029b      	lsls	r3, r3, #10
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	4313      	orrs	r3, r2
 8006fac:	b29a      	uxth	r2, r3
 8006fae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fb0:	801a      	strh	r2, [r3, #0]
 8006fb2:	e037      	b.n	8007024 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006fb4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006fb6:	095b      	lsrs	r3, r3, #5
 8006fb8:	653b      	str	r3, [r7, #80]	@ 0x50
 8006fba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006fbc:	f003 031f 	and.w	r3, r3, #31
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d102      	bne.n	8006fca <HAL_PCD_EP_DB_Transmit+0x398>
 8006fc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fc6:	3b01      	subs	r3, #1
 8006fc8:	653b      	str	r3, [r7, #80]	@ 0x50
 8006fca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fcc:	881b      	ldrh	r3, [r3, #0]
 8006fce:	b29a      	uxth	r2, r3
 8006fd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	029b      	lsls	r3, r3, #10
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fe0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fe4:	b29a      	uxth	r2, r3
 8006fe6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fe8:	801a      	strh	r2, [r3, #0]
 8006fea:	e01b      	b.n	8007024 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	785b      	ldrb	r3, [r3, #1]
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d117      	bne.n	8007024 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007002:	b29b      	uxth	r3, r3
 8007004:	461a      	mov	r2, r3
 8007006:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007008:	4413      	add	r3, r2
 800700a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	00da      	lsls	r2, r3, #3
 8007012:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007014:	4413      	add	r3, r2
 8007016:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800701a:	647b      	str	r3, [r7, #68]	@ 0x44
 800701c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800701e:	b29a      	uxth	r2, r3
 8007020:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007022:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	6818      	ldr	r0, [r3, #0]
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	6959      	ldr	r1, [r3, #20]
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	891a      	ldrh	r2, [r3, #8]
 8007030:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007032:	b29b      	uxth	r3, r3
 8007034:	f003 fc81 	bl	800a93a <USB_WritePMA>
 8007038:	e20a      	b.n	8007450 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007042:	b29b      	uxth	r3, r3
 8007044:	461a      	mov	r2, r3
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	781b      	ldrb	r3, [r3, #0]
 800704a:	00db      	lsls	r3, r3, #3
 800704c:	4413      	add	r3, r2
 800704e:	68fa      	ldr	r2, [r7, #12]
 8007050:	6812      	ldr	r2, [r2, #0]
 8007052:	4413      	add	r3, r2
 8007054:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007058:	881b      	ldrh	r3, [r3, #0]
 800705a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800705e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	699a      	ldr	r2, [r3, #24]
 8007066:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800706a:	429a      	cmp	r2, r3
 800706c:	d307      	bcc.n	800707e <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	699a      	ldr	r2, [r3, #24]
 8007072:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007076:	1ad2      	subs	r2, r2, r3
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	619a      	str	r2, [r3, #24]
 800707c:	e002      	b.n	8007084 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	2200      	movs	r2, #0
 8007082:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	699b      	ldr	r3, [r3, #24]
 8007088:	2b00      	cmp	r3, #0
 800708a:	f040 80f6 	bne.w	800727a <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	785b      	ldrb	r3, [r3, #1]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d126      	bne.n	80070e4 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	677b      	str	r3, [r7, #116]	@ 0x74
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	461a      	mov	r2, r3
 80070a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80070aa:	4413      	add	r3, r2
 80070ac:	677b      	str	r3, [r7, #116]	@ 0x74
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	00da      	lsls	r2, r3, #3
 80070b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80070b6:	4413      	add	r3, r2
 80070b8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80070bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80070be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80070c0:	881b      	ldrh	r3, [r3, #0]
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070c8:	b29a      	uxth	r2, r3
 80070ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80070cc:	801a      	strh	r2, [r3, #0]
 80070ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80070d0:	881b      	ldrh	r3, [r3, #0]
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070dc:	b29a      	uxth	r2, r3
 80070de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80070e0:	801a      	strh	r2, [r3, #0]
 80070e2:	e01a      	b.n	800711a <HAL_PCD_EP_DB_Transmit+0x4e8>
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	785b      	ldrb	r3, [r3, #1]
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d116      	bne.n	800711a <HAL_PCD_EP_DB_Transmit+0x4e8>
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070fa:	b29b      	uxth	r3, r3
 80070fc:	461a      	mov	r2, r3
 80070fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007100:	4413      	add	r3, r2
 8007102:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	781b      	ldrb	r3, [r3, #0]
 8007108:	00da      	lsls	r2, r3, #3
 800710a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800710c:	4413      	add	r3, r2
 800710e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007112:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007114:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007116:	2200      	movs	r2, #0
 8007118:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	785b      	ldrb	r3, [r3, #1]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d12f      	bne.n	800718a <HAL_PCD_EP_DB_Transmit+0x558>
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800713a:	b29b      	uxth	r3, r3
 800713c:	461a      	mov	r2, r3
 800713e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007142:	4413      	add	r3, r2
 8007144:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	00da      	lsls	r2, r3, #3
 800714e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007152:	4413      	add	r3, r2
 8007154:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007158:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800715c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007160:	881b      	ldrh	r3, [r3, #0]
 8007162:	b29b      	uxth	r3, r3
 8007164:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007168:	b29a      	uxth	r2, r3
 800716a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800716e:	801a      	strh	r2, [r3, #0]
 8007170:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007174:	881b      	ldrh	r3, [r3, #0]
 8007176:	b29b      	uxth	r3, r3
 8007178:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800717c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007180:	b29a      	uxth	r2, r3
 8007182:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007186:	801a      	strh	r2, [r3, #0]
 8007188:	e01c      	b.n	80071c4 <HAL_PCD_EP_DB_Transmit+0x592>
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	785b      	ldrb	r3, [r3, #1]
 800718e:	2b01      	cmp	r3, #1
 8007190:	d118      	bne.n	80071c4 <HAL_PCD_EP_DB_Transmit+0x592>
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800719a:	b29b      	uxth	r3, r3
 800719c:	461a      	mov	r2, r3
 800719e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80071a2:	4413      	add	r3, r2
 80071a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	00da      	lsls	r2, r3, #3
 80071ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80071b2:	4413      	add	r3, r2
 80071b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80071b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80071bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80071c0:	2200      	movs	r2, #0
 80071c2:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	78db      	ldrb	r3, [r3, #3]
 80071c8:	2b02      	cmp	r3, #2
 80071ca:	d127      	bne.n	800721c <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	461a      	mov	r2, r3
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	781b      	ldrb	r3, [r3, #0]
 80071d6:	009b      	lsls	r3, r3, #2
 80071d8:	4413      	add	r3, r2
 80071da:	881b      	ldrh	r3, [r3, #0]
 80071dc:	b29b      	uxth	r3, r3
 80071de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071e6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80071ea:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80071ee:	f083 0320 	eor.w	r3, r3, #32
 80071f2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	461a      	mov	r2, r3
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	781b      	ldrb	r3, [r3, #0]
 8007200:	009b      	lsls	r3, r3, #2
 8007202:	441a      	add	r2, r3
 8007204:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007208:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800720c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007210:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007214:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007218:	b29b      	uxth	r3, r3
 800721a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	781b      	ldrb	r3, [r3, #0]
 8007220:	4619      	mov	r1, r3
 8007222:	68f8      	ldr	r0, [r7, #12]
 8007224:	f7ff f853 	bl	80062ce <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007228:	88fb      	ldrh	r3, [r7, #6]
 800722a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800722e:	2b00      	cmp	r3, #0
 8007230:	d121      	bne.n	8007276 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	461a      	mov	r2, r3
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	009b      	lsls	r3, r3, #2
 800723e:	4413      	add	r3, r2
 8007240:	881b      	ldrh	r3, [r3, #0]
 8007242:	b29b      	uxth	r3, r3
 8007244:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007248:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800724c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	461a      	mov	r2, r3
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	781b      	ldrb	r3, [r3, #0]
 800725a:	009b      	lsls	r3, r3, #2
 800725c:	441a      	add	r2, r3
 800725e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007262:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007266:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800726a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800726e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007272:	b29b      	uxth	r3, r3
 8007274:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8007276:	2300      	movs	r3, #0
 8007278:	e113      	b.n	80074a2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800727a:	88fb      	ldrh	r3, [r7, #6]
 800727c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007280:	2b00      	cmp	r3, #0
 8007282:	d121      	bne.n	80072c8 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	461a      	mov	r2, r3
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	009b      	lsls	r3, r3, #2
 8007290:	4413      	add	r3, r2
 8007292:	881b      	ldrh	r3, [r3, #0]
 8007294:	b29b      	uxth	r3, r3
 8007296:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800729a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800729e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	461a      	mov	r2, r3
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	781b      	ldrb	r3, [r3, #0]
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	441a      	add	r2, r3
 80072b0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80072b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80072c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	f040 80be 	bne.w	8007450 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	695a      	ldr	r2, [r3, #20]
 80072d8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80072dc:	441a      	add	r2, r3
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	69da      	ldr	r2, [r3, #28]
 80072e6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80072ea:	441a      	add	r2, r3
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	6a1a      	ldr	r2, [r3, #32]
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	691b      	ldr	r3, [r3, #16]
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d309      	bcc.n	8007310 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	691b      	ldr	r3, [r3, #16]
 8007300:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	6a1a      	ldr	r2, [r3, #32]
 8007306:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007308:	1ad2      	subs	r2, r2, r3
 800730a:	68bb      	ldr	r3, [r7, #8]
 800730c:	621a      	str	r2, [r3, #32]
 800730e:	e015      	b.n	800733c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	6a1b      	ldr	r3, [r3, #32]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d107      	bne.n	8007328 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8007318:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800731c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	2200      	movs	r2, #0
 8007322:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8007326:	e009      	b.n	800733c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	6a1b      	ldr	r3, [r3, #32]
 800732c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	2200      	movs	r2, #0
 8007332:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	2200      	movs	r2, #0
 8007338:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	785b      	ldrb	r3, [r3, #1]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d15f      	bne.n	800740a <HAL_PCD_EP_DB_Transmit+0x7d8>
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007358:	b29b      	uxth	r3, r3
 800735a:	461a      	mov	r2, r3
 800735c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800735e:	4413      	add	r3, r2
 8007360:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	00da      	lsls	r2, r3, #3
 8007368:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800736a:	4413      	add	r3, r2
 800736c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007370:	667b      	str	r3, [r7, #100]	@ 0x64
 8007372:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007374:	881b      	ldrh	r3, [r3, #0]
 8007376:	b29b      	uxth	r3, r3
 8007378:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800737c:	b29a      	uxth	r2, r3
 800737e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007380:	801a      	strh	r2, [r3, #0]
 8007382:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007384:	2b00      	cmp	r3, #0
 8007386:	d10a      	bne.n	800739e <HAL_PCD_EP_DB_Transmit+0x76c>
 8007388:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800738a:	881b      	ldrh	r3, [r3, #0]
 800738c:	b29b      	uxth	r3, r3
 800738e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007392:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007396:	b29a      	uxth	r2, r3
 8007398:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800739a:	801a      	strh	r2, [r3, #0]
 800739c:	e04e      	b.n	800743c <HAL_PCD_EP_DB_Transmit+0x80a>
 800739e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073a0:	2b3e      	cmp	r3, #62	@ 0x3e
 80073a2:	d816      	bhi.n	80073d2 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80073a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073a6:	085b      	lsrs	r3, r3, #1
 80073a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80073aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073ac:	f003 0301 	and.w	r3, r3, #1
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d002      	beq.n	80073ba <HAL_PCD_EP_DB_Transmit+0x788>
 80073b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073b6:	3301      	adds	r3, #1
 80073b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80073ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073bc:	881b      	ldrh	r3, [r3, #0]
 80073be:	b29a      	uxth	r2, r3
 80073c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	029b      	lsls	r3, r3, #10
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	4313      	orrs	r3, r2
 80073ca:	b29a      	uxth	r2, r3
 80073cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073ce:	801a      	strh	r2, [r3, #0]
 80073d0:	e034      	b.n	800743c <HAL_PCD_EP_DB_Transmit+0x80a>
 80073d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073d4:	095b      	lsrs	r3, r3, #5
 80073d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80073d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073da:	f003 031f 	and.w	r3, r3, #31
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d102      	bne.n	80073e8 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80073e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073e4:	3b01      	subs	r3, #1
 80073e6:	663b      	str	r3, [r7, #96]	@ 0x60
 80073e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073ea:	881b      	ldrh	r3, [r3, #0]
 80073ec:	b29a      	uxth	r2, r3
 80073ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	029b      	lsls	r3, r3, #10
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	4313      	orrs	r3, r2
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007402:	b29a      	uxth	r2, r3
 8007404:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007406:	801a      	strh	r2, [r3, #0]
 8007408:	e018      	b.n	800743c <HAL_PCD_EP_DB_Transmit+0x80a>
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	785b      	ldrb	r3, [r3, #1]
 800740e:	2b01      	cmp	r3, #1
 8007410:	d114      	bne.n	800743c <HAL_PCD_EP_DB_Transmit+0x80a>
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800741a:	b29b      	uxth	r3, r3
 800741c:	461a      	mov	r2, r3
 800741e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007420:	4413      	add	r3, r2
 8007422:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	781b      	ldrb	r3, [r3, #0]
 8007428:	00da      	lsls	r2, r3, #3
 800742a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800742c:	4413      	add	r3, r2
 800742e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007432:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007434:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007436:	b29a      	uxth	r2, r3
 8007438:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800743a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	6818      	ldr	r0, [r3, #0]
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	6959      	ldr	r1, [r3, #20]
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	895a      	ldrh	r2, [r3, #10]
 8007448:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800744a:	b29b      	uxth	r3, r3
 800744c:	f003 fa75 	bl	800a93a <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	461a      	mov	r2, r3
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	4413      	add	r3, r2
 800745e:	881b      	ldrh	r3, [r3, #0]
 8007460:	b29b      	uxth	r3, r3
 8007462:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007466:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800746a:	82fb      	strh	r3, [r7, #22]
 800746c:	8afb      	ldrh	r3, [r7, #22]
 800746e:	f083 0310 	eor.w	r3, r3, #16
 8007472:	82fb      	strh	r3, [r7, #22]
 8007474:	8afb      	ldrh	r3, [r7, #22]
 8007476:	f083 0320 	eor.w	r3, r3, #32
 800747a:	82fb      	strh	r3, [r7, #22]
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	461a      	mov	r2, r3
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	781b      	ldrb	r3, [r3, #0]
 8007486:	009b      	lsls	r3, r3, #2
 8007488:	441a      	add	r2, r3
 800748a:	8afb      	ldrh	r3, [r7, #22]
 800748c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007490:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007494:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007498:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800749c:	b29b      	uxth	r3, r3
 800749e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80074a0:	2300      	movs	r3, #0
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3798      	adds	r7, #152	@ 0x98
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}

080074aa <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80074aa:	b480      	push	{r7}
 80074ac:	b085      	sub	sp, #20
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2200      	movs	r2, #0
 80074c4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80074ce:	b29b      	uxth	r3, r3
 80074d0:	f043 0301 	orr.w	r3, r3, #1
 80074d4:	b29a      	uxth	r2, r3
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	f043 0302 	orr.w	r3, r3, #2
 80074e8:	b29a      	uxth	r2, r3
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3714      	adds	r7, #20
 80074f6:	46bd      	mov	sp, r7
 80074f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fc:	4770      	bx	lr

080074fe <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80074fe:	b480      	push	{r7}
 8007500:	b083      	sub	sp, #12
 8007502:	af00      	add	r7, sp, #0
 8007504:	6078      	str	r0, [r7, #4]
 8007506:	460b      	mov	r3, r1
 8007508:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800750a:	bf00      	nop
 800750c:	370c      	adds	r7, #12
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr
	...

08007518 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007518:	b480      	push	{r7}
 800751a:	b085      	sub	sp, #20
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d141      	bne.n	80075aa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007526:	4b4b      	ldr	r3, [pc, #300]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800752e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007532:	d131      	bne.n	8007598 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007534:	4b47      	ldr	r3, [pc, #284]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007536:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800753a:	4a46      	ldr	r2, [pc, #280]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800753c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007540:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007544:	4b43      	ldr	r3, [pc, #268]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800754c:	4a41      	ldr	r2, [pc, #260]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800754e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007552:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007554:	4b40      	ldr	r3, [pc, #256]	@ (8007658 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2232      	movs	r2, #50	@ 0x32
 800755a:	fb02 f303 	mul.w	r3, r2, r3
 800755e:	4a3f      	ldr	r2, [pc, #252]	@ (800765c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007560:	fba2 2303 	umull	r2, r3, r2, r3
 8007564:	0c9b      	lsrs	r3, r3, #18
 8007566:	3301      	adds	r3, #1
 8007568:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800756a:	e002      	b.n	8007572 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	3b01      	subs	r3, #1
 8007570:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007572:	4b38      	ldr	r3, [pc, #224]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007574:	695b      	ldr	r3, [r3, #20]
 8007576:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800757a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800757e:	d102      	bne.n	8007586 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d1f2      	bne.n	800756c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007586:	4b33      	ldr	r3, [pc, #204]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007588:	695b      	ldr	r3, [r3, #20]
 800758a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800758e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007592:	d158      	bne.n	8007646 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007594:	2303      	movs	r3, #3
 8007596:	e057      	b.n	8007648 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007598:	4b2e      	ldr	r3, [pc, #184]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800759a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800759e:	4a2d      	ldr	r2, [pc, #180]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80075a8:	e04d      	b.n	8007646 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075b0:	d141      	bne.n	8007636 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80075b2:	4b28      	ldr	r3, [pc, #160]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80075ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075be:	d131      	bne.n	8007624 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80075c0:	4b24      	ldr	r3, [pc, #144]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075c6:	4a23      	ldr	r2, [pc, #140]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80075d0:	4b20      	ldr	r3, [pc, #128]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80075d8:	4a1e      	ldr	r2, [pc, #120]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80075de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80075e0:	4b1d      	ldr	r3, [pc, #116]	@ (8007658 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2232      	movs	r2, #50	@ 0x32
 80075e6:	fb02 f303 	mul.w	r3, r2, r3
 80075ea:	4a1c      	ldr	r2, [pc, #112]	@ (800765c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80075ec:	fba2 2303 	umull	r2, r3, r2, r3
 80075f0:	0c9b      	lsrs	r3, r3, #18
 80075f2:	3301      	adds	r3, #1
 80075f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80075f6:	e002      	b.n	80075fe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	3b01      	subs	r3, #1
 80075fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80075fe:	4b15      	ldr	r3, [pc, #84]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007600:	695b      	ldr	r3, [r3, #20]
 8007602:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007606:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800760a:	d102      	bne.n	8007612 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1f2      	bne.n	80075f8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007612:	4b10      	ldr	r3, [pc, #64]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007614:	695b      	ldr	r3, [r3, #20]
 8007616:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800761a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800761e:	d112      	bne.n	8007646 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007620:	2303      	movs	r3, #3
 8007622:	e011      	b.n	8007648 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007624:	4b0b      	ldr	r3, [pc, #44]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007626:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800762a:	4a0a      	ldr	r2, [pc, #40]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800762c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007630:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007634:	e007      	b.n	8007646 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007636:	4b07      	ldr	r3, [pc, #28]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800763e:	4a05      	ldr	r2, [pc, #20]	@ (8007654 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007640:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007644:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3714      	adds	r7, #20
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr
 8007654:	40007000 	.word	0x40007000
 8007658:	20000008 	.word	0x20000008
 800765c:	431bde83 	.word	0x431bde83

08007660 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b088      	sub	sp, #32
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d101      	bne.n	8007672 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	e2fe      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0301 	and.w	r3, r3, #1
 800767a:	2b00      	cmp	r3, #0
 800767c:	d075      	beq.n	800776a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800767e:	4b97      	ldr	r3, [pc, #604]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	f003 030c 	and.w	r3, r3, #12
 8007686:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007688:	4b94      	ldr	r3, [pc, #592]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 800768a:	68db      	ldr	r3, [r3, #12]
 800768c:	f003 0303 	and.w	r3, r3, #3
 8007690:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	2b0c      	cmp	r3, #12
 8007696:	d102      	bne.n	800769e <HAL_RCC_OscConfig+0x3e>
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	2b03      	cmp	r3, #3
 800769c:	d002      	beq.n	80076a4 <HAL_RCC_OscConfig+0x44>
 800769e:	69bb      	ldr	r3, [r7, #24]
 80076a0:	2b08      	cmp	r3, #8
 80076a2:	d10b      	bne.n	80076bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076a4:	4b8d      	ldr	r3, [pc, #564]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d05b      	beq.n	8007768 <HAL_RCC_OscConfig+0x108>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d157      	bne.n	8007768 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e2d9      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076c4:	d106      	bne.n	80076d4 <HAL_RCC_OscConfig+0x74>
 80076c6:	4b85      	ldr	r3, [pc, #532]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4a84      	ldr	r2, [pc, #528]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80076cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076d0:	6013      	str	r3, [r2, #0]
 80076d2:	e01d      	b.n	8007710 <HAL_RCC_OscConfig+0xb0>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80076dc:	d10c      	bne.n	80076f8 <HAL_RCC_OscConfig+0x98>
 80076de:	4b7f      	ldr	r3, [pc, #508]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a7e      	ldr	r2, [pc, #504]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80076e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80076e8:	6013      	str	r3, [r2, #0]
 80076ea:	4b7c      	ldr	r3, [pc, #496]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a7b      	ldr	r2, [pc, #492]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80076f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076f4:	6013      	str	r3, [r2, #0]
 80076f6:	e00b      	b.n	8007710 <HAL_RCC_OscConfig+0xb0>
 80076f8:	4b78      	ldr	r3, [pc, #480]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a77      	ldr	r2, [pc, #476]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80076fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007702:	6013      	str	r3, [r2, #0]
 8007704:	4b75      	ldr	r3, [pc, #468]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a74      	ldr	r2, [pc, #464]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 800770a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800770e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d013      	beq.n	8007740 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007718:	f7fa fa38 	bl	8001b8c <HAL_GetTick>
 800771c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800771e:	e008      	b.n	8007732 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007720:	f7fa fa34 	bl	8001b8c <HAL_GetTick>
 8007724:	4602      	mov	r2, r0
 8007726:	693b      	ldr	r3, [r7, #16]
 8007728:	1ad3      	subs	r3, r2, r3
 800772a:	2b64      	cmp	r3, #100	@ 0x64
 800772c:	d901      	bls.n	8007732 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800772e:	2303      	movs	r3, #3
 8007730:	e29e      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007732:	4b6a      	ldr	r3, [pc, #424]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800773a:	2b00      	cmp	r3, #0
 800773c:	d0f0      	beq.n	8007720 <HAL_RCC_OscConfig+0xc0>
 800773e:	e014      	b.n	800776a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007740:	f7fa fa24 	bl	8001b8c <HAL_GetTick>
 8007744:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007746:	e008      	b.n	800775a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007748:	f7fa fa20 	bl	8001b8c <HAL_GetTick>
 800774c:	4602      	mov	r2, r0
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	1ad3      	subs	r3, r2, r3
 8007752:	2b64      	cmp	r3, #100	@ 0x64
 8007754:	d901      	bls.n	800775a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007756:	2303      	movs	r3, #3
 8007758:	e28a      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800775a:	4b60      	ldr	r3, [pc, #384]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1f0      	bne.n	8007748 <HAL_RCC_OscConfig+0xe8>
 8007766:	e000      	b.n	800776a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007768:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f003 0302 	and.w	r3, r3, #2
 8007772:	2b00      	cmp	r3, #0
 8007774:	d075      	beq.n	8007862 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007776:	4b59      	ldr	r3, [pc, #356]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	f003 030c 	and.w	r3, r3, #12
 800777e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007780:	4b56      	ldr	r3, [pc, #344]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 8007782:	68db      	ldr	r3, [r3, #12]
 8007784:	f003 0303 	and.w	r3, r3, #3
 8007788:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	2b0c      	cmp	r3, #12
 800778e:	d102      	bne.n	8007796 <HAL_RCC_OscConfig+0x136>
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	2b02      	cmp	r3, #2
 8007794:	d002      	beq.n	800779c <HAL_RCC_OscConfig+0x13c>
 8007796:	69bb      	ldr	r3, [r7, #24]
 8007798:	2b04      	cmp	r3, #4
 800779a:	d11f      	bne.n	80077dc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800779c:	4b4f      	ldr	r3, [pc, #316]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d005      	beq.n	80077b4 <HAL_RCC_OscConfig+0x154>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d101      	bne.n	80077b4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	e25d      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077b4:	4b49      	ldr	r3, [pc, #292]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	061b      	lsls	r3, r3, #24
 80077c2:	4946      	ldr	r1, [pc, #280]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80077c4:	4313      	orrs	r3, r2
 80077c6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80077c8:	4b45      	ldr	r3, [pc, #276]	@ (80078e0 <HAL_RCC_OscConfig+0x280>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4618      	mov	r0, r3
 80077ce:	f7fa f991 	bl	8001af4 <HAL_InitTick>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d043      	beq.n	8007860 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80077d8:	2301      	movs	r3, #1
 80077da:	e249      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	68db      	ldr	r3, [r3, #12]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d023      	beq.n	800782c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80077e4:	4b3d      	ldr	r3, [pc, #244]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a3c      	ldr	r2, [pc, #240]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80077ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077f0:	f7fa f9cc 	bl	8001b8c <HAL_GetTick>
 80077f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80077f6:	e008      	b.n	800780a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077f8:	f7fa f9c8 	bl	8001b8c <HAL_GetTick>
 80077fc:	4602      	mov	r2, r0
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	1ad3      	subs	r3, r2, r3
 8007802:	2b02      	cmp	r3, #2
 8007804:	d901      	bls.n	800780a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007806:	2303      	movs	r3, #3
 8007808:	e232      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800780a:	4b34      	ldr	r3, [pc, #208]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007812:	2b00      	cmp	r3, #0
 8007814:	d0f0      	beq.n	80077f8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007816:	4b31      	ldr	r3, [pc, #196]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	061b      	lsls	r3, r3, #24
 8007824:	492d      	ldr	r1, [pc, #180]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 8007826:	4313      	orrs	r3, r2
 8007828:	604b      	str	r3, [r1, #4]
 800782a:	e01a      	b.n	8007862 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800782c:	4b2b      	ldr	r3, [pc, #172]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a2a      	ldr	r2, [pc, #168]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 8007832:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007836:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007838:	f7fa f9a8 	bl	8001b8c <HAL_GetTick>
 800783c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800783e:	e008      	b.n	8007852 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007840:	f7fa f9a4 	bl	8001b8c <HAL_GetTick>
 8007844:	4602      	mov	r2, r0
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	1ad3      	subs	r3, r2, r3
 800784a:	2b02      	cmp	r3, #2
 800784c:	d901      	bls.n	8007852 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800784e:	2303      	movs	r3, #3
 8007850:	e20e      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007852:	4b22      	ldr	r3, [pc, #136]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1f0      	bne.n	8007840 <HAL_RCC_OscConfig+0x1e0>
 800785e:	e000      	b.n	8007862 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007860:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f003 0308 	and.w	r3, r3, #8
 800786a:	2b00      	cmp	r3, #0
 800786c:	d041      	beq.n	80078f2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	695b      	ldr	r3, [r3, #20]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d01c      	beq.n	80078b0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007876:	4b19      	ldr	r3, [pc, #100]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 8007878:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800787c:	4a17      	ldr	r2, [pc, #92]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 800787e:	f043 0301 	orr.w	r3, r3, #1
 8007882:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007886:	f7fa f981 	bl	8001b8c <HAL_GetTick>
 800788a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800788c:	e008      	b.n	80078a0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800788e:	f7fa f97d 	bl	8001b8c <HAL_GetTick>
 8007892:	4602      	mov	r2, r0
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	1ad3      	subs	r3, r2, r3
 8007898:	2b02      	cmp	r3, #2
 800789a:	d901      	bls.n	80078a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800789c:	2303      	movs	r3, #3
 800789e:	e1e7      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80078a0:	4b0e      	ldr	r3, [pc, #56]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80078a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078a6:	f003 0302 	and.w	r3, r3, #2
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d0ef      	beq.n	800788e <HAL_RCC_OscConfig+0x22e>
 80078ae:	e020      	b.n	80078f2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80078b0:	4b0a      	ldr	r3, [pc, #40]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80078b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078b6:	4a09      	ldr	r2, [pc, #36]	@ (80078dc <HAL_RCC_OscConfig+0x27c>)
 80078b8:	f023 0301 	bic.w	r3, r3, #1
 80078bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078c0:	f7fa f964 	bl	8001b8c <HAL_GetTick>
 80078c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80078c6:	e00d      	b.n	80078e4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80078c8:	f7fa f960 	bl	8001b8c <HAL_GetTick>
 80078cc:	4602      	mov	r2, r0
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	d906      	bls.n	80078e4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80078d6:	2303      	movs	r3, #3
 80078d8:	e1ca      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
 80078da:	bf00      	nop
 80078dc:	40021000 	.word	0x40021000
 80078e0:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80078e4:	4b8c      	ldr	r3, [pc, #560]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 80078e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078ea:	f003 0302 	and.w	r3, r3, #2
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d1ea      	bne.n	80078c8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 0304 	and.w	r3, r3, #4
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	f000 80a6 	beq.w	8007a4c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007900:	2300      	movs	r3, #0
 8007902:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007904:	4b84      	ldr	r3, [pc, #528]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007908:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800790c:	2b00      	cmp	r3, #0
 800790e:	d101      	bne.n	8007914 <HAL_RCC_OscConfig+0x2b4>
 8007910:	2301      	movs	r3, #1
 8007912:	e000      	b.n	8007916 <HAL_RCC_OscConfig+0x2b6>
 8007914:	2300      	movs	r3, #0
 8007916:	2b00      	cmp	r3, #0
 8007918:	d00d      	beq.n	8007936 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800791a:	4b7f      	ldr	r3, [pc, #508]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 800791c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800791e:	4a7e      	ldr	r2, [pc, #504]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007920:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007924:	6593      	str	r3, [r2, #88]	@ 0x58
 8007926:	4b7c      	ldr	r3, [pc, #496]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800792a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800792e:	60fb      	str	r3, [r7, #12]
 8007930:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007932:	2301      	movs	r3, #1
 8007934:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007936:	4b79      	ldr	r3, [pc, #484]	@ (8007b1c <HAL_RCC_OscConfig+0x4bc>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800793e:	2b00      	cmp	r3, #0
 8007940:	d118      	bne.n	8007974 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007942:	4b76      	ldr	r3, [pc, #472]	@ (8007b1c <HAL_RCC_OscConfig+0x4bc>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4a75      	ldr	r2, [pc, #468]	@ (8007b1c <HAL_RCC_OscConfig+0x4bc>)
 8007948:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800794c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800794e:	f7fa f91d 	bl	8001b8c <HAL_GetTick>
 8007952:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007954:	e008      	b.n	8007968 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007956:	f7fa f919 	bl	8001b8c <HAL_GetTick>
 800795a:	4602      	mov	r2, r0
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	1ad3      	subs	r3, r2, r3
 8007960:	2b02      	cmp	r3, #2
 8007962:	d901      	bls.n	8007968 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007964:	2303      	movs	r3, #3
 8007966:	e183      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007968:	4b6c      	ldr	r3, [pc, #432]	@ (8007b1c <HAL_RCC_OscConfig+0x4bc>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007970:	2b00      	cmp	r3, #0
 8007972:	d0f0      	beq.n	8007956 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	2b01      	cmp	r3, #1
 800797a:	d108      	bne.n	800798e <HAL_RCC_OscConfig+0x32e>
 800797c:	4b66      	ldr	r3, [pc, #408]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 800797e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007982:	4a65      	ldr	r2, [pc, #404]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007984:	f043 0301 	orr.w	r3, r3, #1
 8007988:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800798c:	e024      	b.n	80079d8 <HAL_RCC_OscConfig+0x378>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	2b05      	cmp	r3, #5
 8007994:	d110      	bne.n	80079b8 <HAL_RCC_OscConfig+0x358>
 8007996:	4b60      	ldr	r3, [pc, #384]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800799c:	4a5e      	ldr	r2, [pc, #376]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 800799e:	f043 0304 	orr.w	r3, r3, #4
 80079a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80079a6:	4b5c      	ldr	r3, [pc, #368]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 80079a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079ac:	4a5a      	ldr	r2, [pc, #360]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 80079ae:	f043 0301 	orr.w	r3, r3, #1
 80079b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80079b6:	e00f      	b.n	80079d8 <HAL_RCC_OscConfig+0x378>
 80079b8:	4b57      	ldr	r3, [pc, #348]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 80079ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079be:	4a56      	ldr	r2, [pc, #344]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 80079c0:	f023 0301 	bic.w	r3, r3, #1
 80079c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80079c8:	4b53      	ldr	r3, [pc, #332]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 80079ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079ce:	4a52      	ldr	r2, [pc, #328]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 80079d0:	f023 0304 	bic.w	r3, r3, #4
 80079d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d016      	beq.n	8007a0e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079e0:	f7fa f8d4 	bl	8001b8c <HAL_GetTick>
 80079e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80079e6:	e00a      	b.n	80079fe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079e8:	f7fa f8d0 	bl	8001b8c <HAL_GetTick>
 80079ec:	4602      	mov	r2, r0
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	1ad3      	subs	r3, r2, r3
 80079f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d901      	bls.n	80079fe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80079fa:	2303      	movs	r3, #3
 80079fc:	e138      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80079fe:	4b46      	ldr	r3, [pc, #280]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a04:	f003 0302 	and.w	r3, r3, #2
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d0ed      	beq.n	80079e8 <HAL_RCC_OscConfig+0x388>
 8007a0c:	e015      	b.n	8007a3a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a0e:	f7fa f8bd 	bl	8001b8c <HAL_GetTick>
 8007a12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007a14:	e00a      	b.n	8007a2c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a16:	f7fa f8b9 	bl	8001b8c <HAL_GetTick>
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	1ad3      	subs	r3, r2, r3
 8007a20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d901      	bls.n	8007a2c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007a28:	2303      	movs	r3, #3
 8007a2a:	e121      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007a2c:	4b3a      	ldr	r3, [pc, #232]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a32:	f003 0302 	and.w	r3, r3, #2
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d1ed      	bne.n	8007a16 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007a3a:	7ffb      	ldrb	r3, [r7, #31]
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d105      	bne.n	8007a4c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a40:	4b35      	ldr	r3, [pc, #212]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007a42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a44:	4a34      	ldr	r2, [pc, #208]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007a46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a4a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f003 0320 	and.w	r3, r3, #32
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d03c      	beq.n	8007ad2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	699b      	ldr	r3, [r3, #24]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d01c      	beq.n	8007a9a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007a60:	4b2d      	ldr	r3, [pc, #180]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007a62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007a66:	4a2c      	ldr	r2, [pc, #176]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007a68:	f043 0301 	orr.w	r3, r3, #1
 8007a6c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a70:	f7fa f88c 	bl	8001b8c <HAL_GetTick>
 8007a74:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007a76:	e008      	b.n	8007a8a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007a78:	f7fa f888 	bl	8001b8c <HAL_GetTick>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	1ad3      	subs	r3, r2, r3
 8007a82:	2b02      	cmp	r3, #2
 8007a84:	d901      	bls.n	8007a8a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007a86:	2303      	movs	r3, #3
 8007a88:	e0f2      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007a8a:	4b23      	ldr	r3, [pc, #140]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007a8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007a90:	f003 0302 	and.w	r3, r3, #2
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d0ef      	beq.n	8007a78 <HAL_RCC_OscConfig+0x418>
 8007a98:	e01b      	b.n	8007ad2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007a9a:	4b1f      	ldr	r3, [pc, #124]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007a9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007aa0:	4a1d      	ldr	r2, [pc, #116]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007aa2:	f023 0301 	bic.w	r3, r3, #1
 8007aa6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007aaa:	f7fa f86f 	bl	8001b8c <HAL_GetTick>
 8007aae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007ab0:	e008      	b.n	8007ac4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007ab2:	f7fa f86b 	bl	8001b8c <HAL_GetTick>
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	1ad3      	subs	r3, r2, r3
 8007abc:	2b02      	cmp	r3, #2
 8007abe:	d901      	bls.n	8007ac4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007ac0:	2303      	movs	r3, #3
 8007ac2:	e0d5      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007ac4:	4b14      	ldr	r3, [pc, #80]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007ac6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007aca:	f003 0302 	and.w	r3, r3, #2
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d1ef      	bne.n	8007ab2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	69db      	ldr	r3, [r3, #28]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	f000 80c9 	beq.w	8007c6e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007adc:	4b0e      	ldr	r3, [pc, #56]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	f003 030c 	and.w	r3, r3, #12
 8007ae4:	2b0c      	cmp	r3, #12
 8007ae6:	f000 8083 	beq.w	8007bf0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	69db      	ldr	r3, [r3, #28]
 8007aee:	2b02      	cmp	r3, #2
 8007af0:	d15e      	bne.n	8007bb0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007af2:	4b09      	ldr	r3, [pc, #36]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a08      	ldr	r2, [pc, #32]	@ (8007b18 <HAL_RCC_OscConfig+0x4b8>)
 8007af8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007afc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007afe:	f7fa f845 	bl	8001b8c <HAL_GetTick>
 8007b02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b04:	e00c      	b.n	8007b20 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b06:	f7fa f841 	bl	8001b8c <HAL_GetTick>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	693b      	ldr	r3, [r7, #16]
 8007b0e:	1ad3      	subs	r3, r2, r3
 8007b10:	2b02      	cmp	r3, #2
 8007b12:	d905      	bls.n	8007b20 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007b14:	2303      	movs	r3, #3
 8007b16:	e0ab      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
 8007b18:	40021000 	.word	0x40021000
 8007b1c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b20:	4b55      	ldr	r3, [pc, #340]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1ec      	bne.n	8007b06 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007b2c:	4b52      	ldr	r3, [pc, #328]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007b2e:	68da      	ldr	r2, [r3, #12]
 8007b30:	4b52      	ldr	r3, [pc, #328]	@ (8007c7c <HAL_RCC_OscConfig+0x61c>)
 8007b32:	4013      	ands	r3, r2
 8007b34:	687a      	ldr	r2, [r7, #4]
 8007b36:	6a11      	ldr	r1, [r2, #32]
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007b3c:	3a01      	subs	r2, #1
 8007b3e:	0112      	lsls	r2, r2, #4
 8007b40:	4311      	orrs	r1, r2
 8007b42:	687a      	ldr	r2, [r7, #4]
 8007b44:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007b46:	0212      	lsls	r2, r2, #8
 8007b48:	4311      	orrs	r1, r2
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007b4e:	0852      	lsrs	r2, r2, #1
 8007b50:	3a01      	subs	r2, #1
 8007b52:	0552      	lsls	r2, r2, #21
 8007b54:	4311      	orrs	r1, r2
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007b5a:	0852      	lsrs	r2, r2, #1
 8007b5c:	3a01      	subs	r2, #1
 8007b5e:	0652      	lsls	r2, r2, #25
 8007b60:	4311      	orrs	r1, r2
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007b66:	06d2      	lsls	r2, r2, #27
 8007b68:	430a      	orrs	r2, r1
 8007b6a:	4943      	ldr	r1, [pc, #268]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b70:	4b41      	ldr	r3, [pc, #260]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a40      	ldr	r2, [pc, #256]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007b76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007b7a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007b7c:	4b3e      	ldr	r3, [pc, #248]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	4a3d      	ldr	r2, [pc, #244]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007b82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007b86:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b88:	f7fa f800 	bl	8001b8c <HAL_GetTick>
 8007b8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007b8e:	e008      	b.n	8007ba2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b90:	f7f9 fffc 	bl	8001b8c <HAL_GetTick>
 8007b94:	4602      	mov	r2, r0
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	1ad3      	subs	r3, r2, r3
 8007b9a:	2b02      	cmp	r3, #2
 8007b9c:	d901      	bls.n	8007ba2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007b9e:	2303      	movs	r3, #3
 8007ba0:	e066      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007ba2:	4b35      	ldr	r3, [pc, #212]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d0f0      	beq.n	8007b90 <HAL_RCC_OscConfig+0x530>
 8007bae:	e05e      	b.n	8007c6e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bb0:	4b31      	ldr	r3, [pc, #196]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a30      	ldr	r2, [pc, #192]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007bb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007bba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bbc:	f7f9 ffe6 	bl	8001b8c <HAL_GetTick>
 8007bc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007bc2:	e008      	b.n	8007bd6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bc4:	f7f9 ffe2 	bl	8001b8c <HAL_GetTick>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	1ad3      	subs	r3, r2, r3
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d901      	bls.n	8007bd6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e04c      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007bd6:	4b28      	ldr	r3, [pc, #160]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d1f0      	bne.n	8007bc4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007be2:	4b25      	ldr	r3, [pc, #148]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007be4:	68da      	ldr	r2, [r3, #12]
 8007be6:	4924      	ldr	r1, [pc, #144]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007be8:	4b25      	ldr	r3, [pc, #148]	@ (8007c80 <HAL_RCC_OscConfig+0x620>)
 8007bea:	4013      	ands	r3, r2
 8007bec:	60cb      	str	r3, [r1, #12]
 8007bee:	e03e      	b.n	8007c6e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	69db      	ldr	r3, [r3, #28]
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	d101      	bne.n	8007bfc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	e039      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007bfc:	4b1e      	ldr	r3, [pc, #120]	@ (8007c78 <HAL_RCC_OscConfig+0x618>)
 8007bfe:	68db      	ldr	r3, [r3, #12]
 8007c00:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	f003 0203 	and.w	r2, r3, #3
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6a1b      	ldr	r3, [r3, #32]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d12c      	bne.n	8007c6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c1a:	3b01      	subs	r3, #1
 8007c1c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d123      	bne.n	8007c6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c2c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007c2e:	429a      	cmp	r2, r3
 8007c30:	d11b      	bne.n	8007c6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c3c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d113      	bne.n	8007c6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c4c:	085b      	lsrs	r3, r3, #1
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d109      	bne.n	8007c6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c60:	085b      	lsrs	r3, r3, #1
 8007c62:	3b01      	subs	r3, #1
 8007c64:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d001      	beq.n	8007c6e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e000      	b.n	8007c70 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007c6e:	2300      	movs	r3, #0
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3720      	adds	r7, #32
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	40021000 	.word	0x40021000
 8007c7c:	019f800c 	.word	0x019f800c
 8007c80:	feeefffc 	.word	0xfeeefffc

08007c84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b086      	sub	sp, #24
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d101      	bne.n	8007c9c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	e11e      	b.n	8007eda <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007c9c:	4b91      	ldr	r3, [pc, #580]	@ (8007ee4 <HAL_RCC_ClockConfig+0x260>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f003 030f 	and.w	r3, r3, #15
 8007ca4:	683a      	ldr	r2, [r7, #0]
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d910      	bls.n	8007ccc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007caa:	4b8e      	ldr	r3, [pc, #568]	@ (8007ee4 <HAL_RCC_ClockConfig+0x260>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f023 020f 	bic.w	r2, r3, #15
 8007cb2:	498c      	ldr	r1, [pc, #560]	@ (8007ee4 <HAL_RCC_ClockConfig+0x260>)
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cba:	4b8a      	ldr	r3, [pc, #552]	@ (8007ee4 <HAL_RCC_ClockConfig+0x260>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f003 030f 	and.w	r3, r3, #15
 8007cc2:	683a      	ldr	r2, [r7, #0]
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	d001      	beq.n	8007ccc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007cc8:	2301      	movs	r3, #1
 8007cca:	e106      	b.n	8007eda <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f003 0301 	and.w	r3, r3, #1
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d073      	beq.n	8007dc0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	2b03      	cmp	r3, #3
 8007cde:	d129      	bne.n	8007d34 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007ce0:	4b81      	ldr	r3, [pc, #516]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d101      	bne.n	8007cf0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007cec:	2301      	movs	r3, #1
 8007cee:	e0f4      	b.n	8007eda <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007cf0:	f000 f99e 	bl	8008030 <RCC_GetSysClockFreqFromPLLSource>
 8007cf4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	4a7c      	ldr	r2, [pc, #496]	@ (8007eec <HAL_RCC_ClockConfig+0x268>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d93f      	bls.n	8007d7e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007cfe:	4b7a      	ldr	r3, [pc, #488]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d009      	beq.n	8007d1e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d033      	beq.n	8007d7e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d12f      	bne.n	8007d7e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007d1e:	4b72      	ldr	r3, [pc, #456]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d26:	4a70      	ldr	r2, [pc, #448]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007d28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d2c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007d2e:	2380      	movs	r3, #128	@ 0x80
 8007d30:	617b      	str	r3, [r7, #20]
 8007d32:	e024      	b.n	8007d7e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	685b      	ldr	r3, [r3, #4]
 8007d38:	2b02      	cmp	r3, #2
 8007d3a:	d107      	bne.n	8007d4c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007d3c:	4b6a      	ldr	r3, [pc, #424]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d109      	bne.n	8007d5c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	e0c6      	b.n	8007eda <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d4c:	4b66      	ldr	r3, [pc, #408]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d101      	bne.n	8007d5c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e0be      	b.n	8007eda <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007d5c:	f000 f8ce 	bl	8007efc <HAL_RCC_GetSysClockFreq>
 8007d60:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	4a61      	ldr	r2, [pc, #388]	@ (8007eec <HAL_RCC_ClockConfig+0x268>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d909      	bls.n	8007d7e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007d6a:	4b5f      	ldr	r3, [pc, #380]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d72:	4a5d      	ldr	r2, [pc, #372]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007d74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d78:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007d7a:	2380      	movs	r3, #128	@ 0x80
 8007d7c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007d7e:	4b5a      	ldr	r3, [pc, #360]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	f023 0203 	bic.w	r2, r3, #3
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	4957      	ldr	r1, [pc, #348]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d90:	f7f9 fefc 	bl	8001b8c <HAL_GetTick>
 8007d94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d96:	e00a      	b.n	8007dae <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d98:	f7f9 fef8 	bl	8001b8c <HAL_GetTick>
 8007d9c:	4602      	mov	r2, r0
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	1ad3      	subs	r3, r2, r3
 8007da2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d901      	bls.n	8007dae <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007daa:	2303      	movs	r3, #3
 8007dac:	e095      	b.n	8007eda <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007dae:	4b4e      	ldr	r3, [pc, #312]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	f003 020c 	and.w	r2, r3, #12
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	009b      	lsls	r3, r3, #2
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d1eb      	bne.n	8007d98 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f003 0302 	and.w	r3, r3, #2
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d023      	beq.n	8007e14 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f003 0304 	and.w	r3, r3, #4
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d005      	beq.n	8007de4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007dd8:	4b43      	ldr	r3, [pc, #268]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	4a42      	ldr	r2, [pc, #264]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007dde:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007de2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f003 0308 	and.w	r3, r3, #8
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d007      	beq.n	8007e00 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007df0:	4b3d      	ldr	r3, [pc, #244]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007df8:	4a3b      	ldr	r2, [pc, #236]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007dfa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007dfe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e00:	4b39      	ldr	r3, [pc, #228]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	689b      	ldr	r3, [r3, #8]
 8007e0c:	4936      	ldr	r1, [pc, #216]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	608b      	str	r3, [r1, #8]
 8007e12:	e008      	b.n	8007e26 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	2b80      	cmp	r3, #128	@ 0x80
 8007e18:	d105      	bne.n	8007e26 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007e1a:	4b33      	ldr	r3, [pc, #204]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007e1c:	689b      	ldr	r3, [r3, #8]
 8007e1e:	4a32      	ldr	r2, [pc, #200]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007e20:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e24:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007e26:	4b2f      	ldr	r3, [pc, #188]	@ (8007ee4 <HAL_RCC_ClockConfig+0x260>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f003 030f 	and.w	r3, r3, #15
 8007e2e:	683a      	ldr	r2, [r7, #0]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d21d      	bcs.n	8007e70 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e34:	4b2b      	ldr	r3, [pc, #172]	@ (8007ee4 <HAL_RCC_ClockConfig+0x260>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f023 020f 	bic.w	r2, r3, #15
 8007e3c:	4929      	ldr	r1, [pc, #164]	@ (8007ee4 <HAL_RCC_ClockConfig+0x260>)
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007e44:	f7f9 fea2 	bl	8001b8c <HAL_GetTick>
 8007e48:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e4a:	e00a      	b.n	8007e62 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e4c:	f7f9 fe9e 	bl	8001b8c <HAL_GetTick>
 8007e50:	4602      	mov	r2, r0
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	1ad3      	subs	r3, r2, r3
 8007e56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d901      	bls.n	8007e62 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007e5e:	2303      	movs	r3, #3
 8007e60:	e03b      	b.n	8007eda <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e62:	4b20      	ldr	r3, [pc, #128]	@ (8007ee4 <HAL_RCC_ClockConfig+0x260>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f003 030f 	and.w	r3, r3, #15
 8007e6a:	683a      	ldr	r2, [r7, #0]
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d1ed      	bne.n	8007e4c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f003 0304 	and.w	r3, r3, #4
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d008      	beq.n	8007e8e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007e7c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007e7e:	689b      	ldr	r3, [r3, #8]
 8007e80:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	4917      	ldr	r1, [pc, #92]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f003 0308 	and.w	r3, r3, #8
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d009      	beq.n	8007eae <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007e9a:	4b13      	ldr	r3, [pc, #76]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	00db      	lsls	r3, r3, #3
 8007ea8:	490f      	ldr	r1, [pc, #60]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007eae:	f000 f825 	bl	8007efc <HAL_RCC_GetSysClockFreq>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	4b0c      	ldr	r3, [pc, #48]	@ (8007ee8 <HAL_RCC_ClockConfig+0x264>)
 8007eb6:	689b      	ldr	r3, [r3, #8]
 8007eb8:	091b      	lsrs	r3, r3, #4
 8007eba:	f003 030f 	and.w	r3, r3, #15
 8007ebe:	490c      	ldr	r1, [pc, #48]	@ (8007ef0 <HAL_RCC_ClockConfig+0x26c>)
 8007ec0:	5ccb      	ldrb	r3, [r1, r3]
 8007ec2:	f003 031f 	and.w	r3, r3, #31
 8007ec6:	fa22 f303 	lsr.w	r3, r2, r3
 8007eca:	4a0a      	ldr	r2, [pc, #40]	@ (8007ef4 <HAL_RCC_ClockConfig+0x270>)
 8007ecc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007ece:	4b0a      	ldr	r3, [pc, #40]	@ (8007ef8 <HAL_RCC_ClockConfig+0x274>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f7f9 fe0e 	bl	8001af4 <HAL_InitTick>
 8007ed8:	4603      	mov	r3, r0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3718      	adds	r7, #24
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	40022000 	.word	0x40022000
 8007ee8:	40021000 	.word	0x40021000
 8007eec:	04c4b400 	.word	0x04c4b400
 8007ef0:	0800aac8 	.word	0x0800aac8
 8007ef4:	20000008 	.word	0x20000008
 8007ef8:	2000000c 	.word	0x2000000c

08007efc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b087      	sub	sp, #28
 8007f00:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007f02:	4b2c      	ldr	r3, [pc, #176]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	f003 030c 	and.w	r3, r3, #12
 8007f0a:	2b04      	cmp	r3, #4
 8007f0c:	d102      	bne.n	8007f14 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007f0e:	4b2a      	ldr	r3, [pc, #168]	@ (8007fb8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007f10:	613b      	str	r3, [r7, #16]
 8007f12:	e047      	b.n	8007fa4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007f14:	4b27      	ldr	r3, [pc, #156]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	f003 030c 	and.w	r3, r3, #12
 8007f1c:	2b08      	cmp	r3, #8
 8007f1e:	d102      	bne.n	8007f26 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007f20:	4b26      	ldr	r3, [pc, #152]	@ (8007fbc <HAL_RCC_GetSysClockFreq+0xc0>)
 8007f22:	613b      	str	r3, [r7, #16]
 8007f24:	e03e      	b.n	8007fa4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007f26:	4b23      	ldr	r3, [pc, #140]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f28:	689b      	ldr	r3, [r3, #8]
 8007f2a:	f003 030c 	and.w	r3, r3, #12
 8007f2e:	2b0c      	cmp	r3, #12
 8007f30:	d136      	bne.n	8007fa0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007f32:	4b20      	ldr	r3, [pc, #128]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f34:	68db      	ldr	r3, [r3, #12]
 8007f36:	f003 0303 	and.w	r3, r3, #3
 8007f3a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007f3c:	4b1d      	ldr	r3, [pc, #116]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f3e:	68db      	ldr	r3, [r3, #12]
 8007f40:	091b      	lsrs	r3, r3, #4
 8007f42:	f003 030f 	and.w	r3, r3, #15
 8007f46:	3301      	adds	r3, #1
 8007f48:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2b03      	cmp	r3, #3
 8007f4e:	d10c      	bne.n	8007f6a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007f50:	4a1a      	ldr	r2, [pc, #104]	@ (8007fbc <HAL_RCC_GetSysClockFreq+0xc0>)
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f58:	4a16      	ldr	r2, [pc, #88]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f5a:	68d2      	ldr	r2, [r2, #12]
 8007f5c:	0a12      	lsrs	r2, r2, #8
 8007f5e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007f62:	fb02 f303 	mul.w	r3, r2, r3
 8007f66:	617b      	str	r3, [r7, #20]
      break;
 8007f68:	e00c      	b.n	8007f84 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007f6a:	4a13      	ldr	r2, [pc, #76]	@ (8007fb8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f72:	4a10      	ldr	r2, [pc, #64]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f74:	68d2      	ldr	r2, [r2, #12]
 8007f76:	0a12      	lsrs	r2, r2, #8
 8007f78:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007f7c:	fb02 f303 	mul.w	r3, r2, r3
 8007f80:	617b      	str	r3, [r7, #20]
      break;
 8007f82:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007f84:	4b0b      	ldr	r3, [pc, #44]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f86:	68db      	ldr	r3, [r3, #12]
 8007f88:	0e5b      	lsrs	r3, r3, #25
 8007f8a:	f003 0303 	and.w	r3, r3, #3
 8007f8e:	3301      	adds	r3, #1
 8007f90:	005b      	lsls	r3, r3, #1
 8007f92:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007f94:	697a      	ldr	r2, [r7, #20]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f9c:	613b      	str	r3, [r7, #16]
 8007f9e:	e001      	b.n	8007fa4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007fa4:	693b      	ldr	r3, [r7, #16]
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	371c      	adds	r7, #28
 8007faa:	46bd      	mov	sp, r7
 8007fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb0:	4770      	bx	lr
 8007fb2:	bf00      	nop
 8007fb4:	40021000 	.word	0x40021000
 8007fb8:	00f42400 	.word	0x00f42400
 8007fbc:	007a1200 	.word	0x007a1200

08007fc0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007fc4:	4b03      	ldr	r3, [pc, #12]	@ (8007fd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd0:	4770      	bx	lr
 8007fd2:	bf00      	nop
 8007fd4:	20000008 	.word	0x20000008

08007fd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007fdc:	f7ff fff0 	bl	8007fc0 <HAL_RCC_GetHCLKFreq>
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	4b06      	ldr	r3, [pc, #24]	@ (8007ffc <HAL_RCC_GetPCLK1Freq+0x24>)
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	0a1b      	lsrs	r3, r3, #8
 8007fe8:	f003 0307 	and.w	r3, r3, #7
 8007fec:	4904      	ldr	r1, [pc, #16]	@ (8008000 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007fee:	5ccb      	ldrb	r3, [r1, r3]
 8007ff0:	f003 031f 	and.w	r3, r3, #31
 8007ff4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	bd80      	pop	{r7, pc}
 8007ffc:	40021000 	.word	0x40021000
 8008000:	0800aad8 	.word	0x0800aad8

08008004 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008008:	f7ff ffda 	bl	8007fc0 <HAL_RCC_GetHCLKFreq>
 800800c:	4602      	mov	r2, r0
 800800e:	4b06      	ldr	r3, [pc, #24]	@ (8008028 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	0adb      	lsrs	r3, r3, #11
 8008014:	f003 0307 	and.w	r3, r3, #7
 8008018:	4904      	ldr	r1, [pc, #16]	@ (800802c <HAL_RCC_GetPCLK2Freq+0x28>)
 800801a:	5ccb      	ldrb	r3, [r1, r3]
 800801c:	f003 031f 	and.w	r3, r3, #31
 8008020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008024:	4618      	mov	r0, r3
 8008026:	bd80      	pop	{r7, pc}
 8008028:	40021000 	.word	0x40021000
 800802c:	0800aad8 	.word	0x0800aad8

08008030 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008030:	b480      	push	{r7}
 8008032:	b087      	sub	sp, #28
 8008034:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008036:	4b1e      	ldr	r3, [pc, #120]	@ (80080b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008038:	68db      	ldr	r3, [r3, #12]
 800803a:	f003 0303 	and.w	r3, r3, #3
 800803e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008040:	4b1b      	ldr	r3, [pc, #108]	@ (80080b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008042:	68db      	ldr	r3, [r3, #12]
 8008044:	091b      	lsrs	r3, r3, #4
 8008046:	f003 030f 	and.w	r3, r3, #15
 800804a:	3301      	adds	r3, #1
 800804c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	2b03      	cmp	r3, #3
 8008052:	d10c      	bne.n	800806e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008054:	4a17      	ldr	r2, [pc, #92]	@ (80080b4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	fbb2 f3f3 	udiv	r3, r2, r3
 800805c:	4a14      	ldr	r2, [pc, #80]	@ (80080b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800805e:	68d2      	ldr	r2, [r2, #12]
 8008060:	0a12      	lsrs	r2, r2, #8
 8008062:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008066:	fb02 f303 	mul.w	r3, r2, r3
 800806a:	617b      	str	r3, [r7, #20]
    break;
 800806c:	e00c      	b.n	8008088 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800806e:	4a12      	ldr	r2, [pc, #72]	@ (80080b8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	fbb2 f3f3 	udiv	r3, r2, r3
 8008076:	4a0e      	ldr	r2, [pc, #56]	@ (80080b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008078:	68d2      	ldr	r2, [r2, #12]
 800807a:	0a12      	lsrs	r2, r2, #8
 800807c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008080:	fb02 f303 	mul.w	r3, r2, r3
 8008084:	617b      	str	r3, [r7, #20]
    break;
 8008086:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008088:	4b09      	ldr	r3, [pc, #36]	@ (80080b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800808a:	68db      	ldr	r3, [r3, #12]
 800808c:	0e5b      	lsrs	r3, r3, #25
 800808e:	f003 0303 	and.w	r3, r3, #3
 8008092:	3301      	adds	r3, #1
 8008094:	005b      	lsls	r3, r3, #1
 8008096:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008098:	697a      	ldr	r2, [r7, #20]
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	fbb2 f3f3 	udiv	r3, r2, r3
 80080a0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80080a2:	687b      	ldr	r3, [r7, #4]
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	371c      	adds	r7, #28
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr
 80080b0:	40021000 	.word	0x40021000
 80080b4:	007a1200 	.word	0x007a1200
 80080b8:	00f42400 	.word	0x00f42400

080080bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b086      	sub	sp, #24
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80080c4:	2300      	movs	r3, #0
 80080c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80080c8:	2300      	movs	r3, #0
 80080ca:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	f000 8098 	beq.w	800820a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80080da:	2300      	movs	r3, #0
 80080dc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80080de:	4b43      	ldr	r3, [pc, #268]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d10d      	bne.n	8008106 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80080ea:	4b40      	ldr	r3, [pc, #256]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080ee:	4a3f      	ldr	r2, [pc, #252]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80080f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80080f6:	4b3d      	ldr	r3, [pc, #244]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80080fe:	60bb      	str	r3, [r7, #8]
 8008100:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008102:	2301      	movs	r3, #1
 8008104:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008106:	4b3a      	ldr	r3, [pc, #232]	@ (80081f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a39      	ldr	r2, [pc, #228]	@ (80081f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800810c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008110:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008112:	f7f9 fd3b 	bl	8001b8c <HAL_GetTick>
 8008116:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008118:	e009      	b.n	800812e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800811a:	f7f9 fd37 	bl	8001b8c <HAL_GetTick>
 800811e:	4602      	mov	r2, r0
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	1ad3      	subs	r3, r2, r3
 8008124:	2b02      	cmp	r3, #2
 8008126:	d902      	bls.n	800812e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008128:	2303      	movs	r3, #3
 800812a:	74fb      	strb	r3, [r7, #19]
        break;
 800812c:	e005      	b.n	800813a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800812e:	4b30      	ldr	r3, [pc, #192]	@ (80081f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008136:	2b00      	cmp	r3, #0
 8008138:	d0ef      	beq.n	800811a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800813a:	7cfb      	ldrb	r3, [r7, #19]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d159      	bne.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008140:	4b2a      	ldr	r3, [pc, #168]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008146:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800814a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d01e      	beq.n	8008190 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008156:	697a      	ldr	r2, [r7, #20]
 8008158:	429a      	cmp	r2, r3
 800815a:	d019      	beq.n	8008190 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800815c:	4b23      	ldr	r3, [pc, #140]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800815e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008162:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008166:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008168:	4b20      	ldr	r3, [pc, #128]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800816a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800816e:	4a1f      	ldr	r2, [pc, #124]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008174:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008178:	4b1c      	ldr	r3, [pc, #112]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800817a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800817e:	4a1b      	ldr	r2, [pc, #108]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008180:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008184:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008188:	4a18      	ldr	r2, [pc, #96]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008190:	697b      	ldr	r3, [r7, #20]
 8008192:	f003 0301 	and.w	r3, r3, #1
 8008196:	2b00      	cmp	r3, #0
 8008198:	d016      	beq.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800819a:	f7f9 fcf7 	bl	8001b8c <HAL_GetTick>
 800819e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80081a0:	e00b      	b.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80081a2:	f7f9 fcf3 	bl	8001b8c <HAL_GetTick>
 80081a6:	4602      	mov	r2, r0
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	1ad3      	subs	r3, r2, r3
 80081ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d902      	bls.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80081b4:	2303      	movs	r3, #3
 80081b6:	74fb      	strb	r3, [r7, #19]
            break;
 80081b8:	e006      	b.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80081ba:	4b0c      	ldr	r3, [pc, #48]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081c0:	f003 0302 	and.w	r3, r3, #2
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d0ec      	beq.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80081c8:	7cfb      	ldrb	r3, [r7, #19]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d10b      	bne.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80081ce:	4b07      	ldr	r3, [pc, #28]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081dc:	4903      	ldr	r1, [pc, #12]	@ (80081ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081de:	4313      	orrs	r3, r2
 80081e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80081e4:	e008      	b.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80081e6:	7cfb      	ldrb	r3, [r7, #19]
 80081e8:	74bb      	strb	r3, [r7, #18]
 80081ea:	e005      	b.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80081ec:	40021000 	.word	0x40021000
 80081f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081f4:	7cfb      	ldrb	r3, [r7, #19]
 80081f6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80081f8:	7c7b      	ldrb	r3, [r7, #17]
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d105      	bne.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80081fe:	4ba7      	ldr	r3, [pc, #668]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008202:	4aa6      	ldr	r2, [pc, #664]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008204:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008208:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f003 0301 	and.w	r3, r3, #1
 8008212:	2b00      	cmp	r3, #0
 8008214:	d00a      	beq.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008216:	4ba1      	ldr	r3, [pc, #644]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008218:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800821c:	f023 0203 	bic.w	r2, r3, #3
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	499d      	ldr	r1, [pc, #628]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008226:	4313      	orrs	r3, r2
 8008228:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f003 0302 	and.w	r3, r3, #2
 8008234:	2b00      	cmp	r3, #0
 8008236:	d00a      	beq.n	800824e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008238:	4b98      	ldr	r3, [pc, #608]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800823a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800823e:	f023 020c 	bic.w	r2, r3, #12
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	689b      	ldr	r3, [r3, #8]
 8008246:	4995      	ldr	r1, [pc, #596]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008248:	4313      	orrs	r3, r2
 800824a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f003 0304 	and.w	r3, r3, #4
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00a      	beq.n	8008270 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800825a:	4b90      	ldr	r3, [pc, #576]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800825c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008260:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	68db      	ldr	r3, [r3, #12]
 8008268:	498c      	ldr	r1, [pc, #560]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800826a:	4313      	orrs	r3, r2
 800826c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f003 0308 	and.w	r3, r3, #8
 8008278:	2b00      	cmp	r3, #0
 800827a:	d00a      	beq.n	8008292 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800827c:	4b87      	ldr	r3, [pc, #540]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800827e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008282:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	691b      	ldr	r3, [r3, #16]
 800828a:	4984      	ldr	r1, [pc, #528]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800828c:	4313      	orrs	r3, r2
 800828e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f003 0310 	and.w	r3, r3, #16
 800829a:	2b00      	cmp	r3, #0
 800829c:	d00a      	beq.n	80082b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800829e:	4b7f      	ldr	r3, [pc, #508]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	695b      	ldr	r3, [r3, #20]
 80082ac:	497b      	ldr	r1, [pc, #492]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082ae:	4313      	orrs	r3, r2
 80082b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f003 0320 	and.w	r3, r3, #32
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d00a      	beq.n	80082d6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80082c0:	4b76      	ldr	r3, [pc, #472]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082c6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	699b      	ldr	r3, [r3, #24]
 80082ce:	4973      	ldr	r1, [pc, #460]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082d0:	4313      	orrs	r3, r2
 80082d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00a      	beq.n	80082f8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80082e2:	4b6e      	ldr	r3, [pc, #440]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082e8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	69db      	ldr	r3, [r3, #28]
 80082f0:	496a      	ldr	r1, [pc, #424]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082f2:	4313      	orrs	r3, r2
 80082f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008300:	2b00      	cmp	r3, #0
 8008302:	d00a      	beq.n	800831a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008304:	4b65      	ldr	r3, [pc, #404]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800830a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6a1b      	ldr	r3, [r3, #32]
 8008312:	4962      	ldr	r1, [pc, #392]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008314:	4313      	orrs	r3, r2
 8008316:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00a      	beq.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008326:	4b5d      	ldr	r3, [pc, #372]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800832c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008334:	4959      	ldr	r1, [pc, #356]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008336:	4313      	orrs	r3, r2
 8008338:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008344:	2b00      	cmp	r3, #0
 8008346:	d00a      	beq.n	800835e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008348:	4b54      	ldr	r3, [pc, #336]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800834a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800834e:	f023 0203 	bic.w	r2, r3, #3
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008356:	4951      	ldr	r1, [pc, #324]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008358:	4313      	orrs	r3, r2
 800835a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008366:	2b00      	cmp	r3, #0
 8008368:	d00a      	beq.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800836a:	4b4c      	ldr	r3, [pc, #304]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800836c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008370:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008378:	4948      	ldr	r1, [pc, #288]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800837a:	4313      	orrs	r3, r2
 800837c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008388:	2b00      	cmp	r3, #0
 800838a:	d015      	beq.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800838c:	4b43      	ldr	r3, [pc, #268]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800838e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008392:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800839a:	4940      	ldr	r1, [pc, #256]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800839c:	4313      	orrs	r3, r2
 800839e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80083aa:	d105      	bne.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80083ac:	4b3b      	ldr	r3, [pc, #236]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083ae:	68db      	ldr	r3, [r3, #12]
 80083b0:	4a3a      	ldr	r2, [pc, #232]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80083b6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d015      	beq.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80083c4:	4b35      	ldr	r3, [pc, #212]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083d2:	4932      	ldr	r1, [pc, #200]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083d4:	4313      	orrs	r3, r2
 80083d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80083e2:	d105      	bne.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80083e4:	4b2d      	ldr	r3, [pc, #180]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083e6:	68db      	ldr	r3, [r3, #12]
 80083e8:	4a2c      	ldr	r2, [pc, #176]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80083ee:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d015      	beq.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80083fc:	4b27      	ldr	r3, [pc, #156]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008402:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800840a:	4924      	ldr	r1, [pc, #144]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800840c:	4313      	orrs	r3, r2
 800840e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008416:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800841a:	d105      	bne.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800841c:	4b1f      	ldr	r3, [pc, #124]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	4a1e      	ldr	r2, [pc, #120]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008422:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008426:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008430:	2b00      	cmp	r3, #0
 8008432:	d015      	beq.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008434:	4b19      	ldr	r3, [pc, #100]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800843a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008442:	4916      	ldr	r1, [pc, #88]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008444:	4313      	orrs	r3, r2
 8008446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800844e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008452:	d105      	bne.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008454:	4b11      	ldr	r3, [pc, #68]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	4a10      	ldr	r2, [pc, #64]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800845a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800845e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008468:	2b00      	cmp	r3, #0
 800846a:	d019      	beq.n	80084a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800846c:	4b0b      	ldr	r3, [pc, #44]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800846e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008472:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800847a:	4908      	ldr	r1, [pc, #32]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800847c:	4313      	orrs	r3, r2
 800847e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008486:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800848a:	d109      	bne.n	80084a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800848c:	4b03      	ldr	r3, [pc, #12]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800848e:	68db      	ldr	r3, [r3, #12]
 8008490:	4a02      	ldr	r2, [pc, #8]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008492:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008496:	60d3      	str	r3, [r2, #12]
 8008498:	e002      	b.n	80084a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800849a:	bf00      	nop
 800849c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d015      	beq.n	80084d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80084ac:	4b29      	ldr	r3, [pc, #164]	@ (8008554 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80084ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084b2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084ba:	4926      	ldr	r1, [pc, #152]	@ (8008554 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80084bc:	4313      	orrs	r3, r2
 80084be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80084ca:	d105      	bne.n	80084d8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80084cc:	4b21      	ldr	r3, [pc, #132]	@ (8008554 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	4a20      	ldr	r2, [pc, #128]	@ (8008554 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80084d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80084d6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d015      	beq.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80084e4:	4b1b      	ldr	r3, [pc, #108]	@ (8008554 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80084e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084ea:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084f2:	4918      	ldr	r1, [pc, #96]	@ (8008554 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80084f4:	4313      	orrs	r3, r2
 80084f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008502:	d105      	bne.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008504:	4b13      	ldr	r3, [pc, #76]	@ (8008554 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008506:	68db      	ldr	r3, [r3, #12]
 8008508:	4a12      	ldr	r2, [pc, #72]	@ (8008554 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800850a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800850e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008518:	2b00      	cmp	r3, #0
 800851a:	d015      	beq.n	8008548 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800851c:	4b0d      	ldr	r3, [pc, #52]	@ (8008554 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800851e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008522:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800852a:	490a      	ldr	r1, [pc, #40]	@ (8008554 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800852c:	4313      	orrs	r3, r2
 800852e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008536:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800853a:	d105      	bne.n	8008548 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800853c:	4b05      	ldr	r3, [pc, #20]	@ (8008554 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	4a04      	ldr	r2, [pc, #16]	@ (8008554 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008542:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008546:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008548:	7cbb      	ldrb	r3, [r7, #18]
}
 800854a:	4618      	mov	r0, r3
 800854c:	3718      	adds	r7, #24
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
 8008552:	bf00      	nop
 8008554:	40021000 	.word	0x40021000

08008558 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b082      	sub	sp, #8
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d101      	bne.n	800856a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008566:	2301      	movs	r3, #1
 8008568:	e042      	b.n	80085f0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008570:	2b00      	cmp	r3, #0
 8008572:	d106      	bne.n	8008582 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f7f9 f93f 	bl	8001800 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2224      	movs	r2, #36	@ 0x24
 8008586:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	681a      	ldr	r2, [r3, #0]
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f022 0201 	bic.w	r2, r2, #1
 8008598:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d002      	beq.n	80085a8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f000 fe86 	bl	80092b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f000 fb87 	bl	8008cbc <UART_SetConfig>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d101      	bne.n	80085b8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80085b4:	2301      	movs	r3, #1
 80085b6:	e01b      	b.n	80085f0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	685a      	ldr	r2, [r3, #4]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80085c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	689a      	ldr	r2, [r3, #8]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80085d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	681a      	ldr	r2, [r3, #0]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f042 0201 	orr.w	r2, r2, #1
 80085e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 ff05 	bl	80093f8 <UART_CheckIdleState>
 80085ee:	4603      	mov	r3, r0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3708      	adds	r7, #8
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b0ba      	sub	sp, #232	@ 0xe8
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	69db      	ldr	r3, [r3, #28]
 8008606:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800861e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008622:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008626:	4013      	ands	r3, r2
 8008628:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800862c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008630:	2b00      	cmp	r3, #0
 8008632:	d11b      	bne.n	800866c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008634:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008638:	f003 0320 	and.w	r3, r3, #32
 800863c:	2b00      	cmp	r3, #0
 800863e:	d015      	beq.n	800866c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008644:	f003 0320 	and.w	r3, r3, #32
 8008648:	2b00      	cmp	r3, #0
 800864a:	d105      	bne.n	8008658 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800864c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008650:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008654:	2b00      	cmp	r3, #0
 8008656:	d009      	beq.n	800866c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800865c:	2b00      	cmp	r3, #0
 800865e:	f000 8300 	beq.w	8008c62 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	4798      	blx	r3
      }
      return;
 800866a:	e2fa      	b.n	8008c62 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800866c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008670:	2b00      	cmp	r3, #0
 8008672:	f000 8123 	beq.w	80088bc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008676:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800867a:	4b8d      	ldr	r3, [pc, #564]	@ (80088b0 <HAL_UART_IRQHandler+0x2b8>)
 800867c:	4013      	ands	r3, r2
 800867e:	2b00      	cmp	r3, #0
 8008680:	d106      	bne.n	8008690 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008682:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008686:	4b8b      	ldr	r3, [pc, #556]	@ (80088b4 <HAL_UART_IRQHandler+0x2bc>)
 8008688:	4013      	ands	r3, r2
 800868a:	2b00      	cmp	r3, #0
 800868c:	f000 8116 	beq.w	80088bc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008694:	f003 0301 	and.w	r3, r3, #1
 8008698:	2b00      	cmp	r3, #0
 800869a:	d011      	beq.n	80086c0 <HAL_UART_IRQHandler+0xc8>
 800869c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d00b      	beq.n	80086c0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	2201      	movs	r2, #1
 80086ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086b6:	f043 0201 	orr.w	r2, r3, #1
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80086c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086c4:	f003 0302 	and.w	r3, r3, #2
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d011      	beq.n	80086f0 <HAL_UART_IRQHandler+0xf8>
 80086cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086d0:	f003 0301 	and.w	r3, r3, #1
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d00b      	beq.n	80086f0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	2202      	movs	r2, #2
 80086de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086e6:	f043 0204 	orr.w	r2, r3, #4
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80086f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086f4:	f003 0304 	and.w	r3, r3, #4
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d011      	beq.n	8008720 <HAL_UART_IRQHandler+0x128>
 80086fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008700:	f003 0301 	and.w	r3, r3, #1
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00b      	beq.n	8008720 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	2204      	movs	r2, #4
 800870e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008716:	f043 0202 	orr.w	r2, r3, #2
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008720:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008724:	f003 0308 	and.w	r3, r3, #8
 8008728:	2b00      	cmp	r3, #0
 800872a:	d017      	beq.n	800875c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800872c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008730:	f003 0320 	and.w	r3, r3, #32
 8008734:	2b00      	cmp	r3, #0
 8008736:	d105      	bne.n	8008744 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008738:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800873c:	4b5c      	ldr	r3, [pc, #368]	@ (80088b0 <HAL_UART_IRQHandler+0x2b8>)
 800873e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008740:	2b00      	cmp	r3, #0
 8008742:	d00b      	beq.n	800875c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	2208      	movs	r2, #8
 800874a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008752:	f043 0208 	orr.w	r2, r3, #8
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800875c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008760:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008764:	2b00      	cmp	r3, #0
 8008766:	d012      	beq.n	800878e <HAL_UART_IRQHandler+0x196>
 8008768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800876c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008770:	2b00      	cmp	r3, #0
 8008772:	d00c      	beq.n	800878e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800877c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008784:	f043 0220 	orr.w	r2, r3, #32
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008794:	2b00      	cmp	r3, #0
 8008796:	f000 8266 	beq.w	8008c66 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800879a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800879e:	f003 0320 	and.w	r3, r3, #32
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d013      	beq.n	80087ce <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80087a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087aa:	f003 0320 	and.w	r3, r3, #32
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d105      	bne.n	80087be <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80087b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d007      	beq.n	80087ce <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d003      	beq.n	80087ce <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	689b      	ldr	r3, [r3, #8]
 80087de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087e2:	2b40      	cmp	r3, #64	@ 0x40
 80087e4:	d005      	beq.n	80087f2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80087e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80087ea:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d054      	beq.n	800889c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f000 ff17 	bl	8009626 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	689b      	ldr	r3, [r3, #8]
 80087fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008802:	2b40      	cmp	r3, #64	@ 0x40
 8008804:	d146      	bne.n	8008894 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	3308      	adds	r3, #8
 800880c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008810:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008814:	e853 3f00 	ldrex	r3, [r3]
 8008818:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800881c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008820:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008824:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	3308      	adds	r3, #8
 800882e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008832:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008836:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800883a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800883e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008842:	e841 2300 	strex	r3, r2, [r1]
 8008846:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800884a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800884e:	2b00      	cmp	r3, #0
 8008850:	d1d9      	bne.n	8008806 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008858:	2b00      	cmp	r3, #0
 800885a:	d017      	beq.n	800888c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008862:	4a15      	ldr	r2, [pc, #84]	@ (80088b8 <HAL_UART_IRQHandler+0x2c0>)
 8008864:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800886c:	4618      	mov	r0, r3
 800886e:	f7fb fe70 	bl	8004552 <HAL_DMA_Abort_IT>
 8008872:	4603      	mov	r3, r0
 8008874:	2b00      	cmp	r3, #0
 8008876:	d019      	beq.n	80088ac <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800887e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008880:	687a      	ldr	r2, [r7, #4]
 8008882:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008886:	4610      	mov	r0, r2
 8008888:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800888a:	e00f      	b.n	80088ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f000 f9ff 	bl	8008c90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008892:	e00b      	b.n	80088ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f000 f9fb 	bl	8008c90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800889a:	e007      	b.n	80088ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f000 f9f7 	bl	8008c90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2200      	movs	r2, #0
 80088a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80088aa:	e1dc      	b.n	8008c66 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088ac:	bf00      	nop
    return;
 80088ae:	e1da      	b.n	8008c66 <HAL_UART_IRQHandler+0x66e>
 80088b0:	10000001 	.word	0x10000001
 80088b4:	04000120 	.word	0x04000120
 80088b8:	080096f3 	.word	0x080096f3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	f040 8170 	bne.w	8008ba6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80088c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088ca:	f003 0310 	and.w	r3, r3, #16
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	f000 8169 	beq.w	8008ba6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80088d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088d8:	f003 0310 	and.w	r3, r3, #16
 80088dc:	2b00      	cmp	r3, #0
 80088de:	f000 8162 	beq.w	8008ba6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	2210      	movs	r2, #16
 80088e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	689b      	ldr	r3, [r3, #8]
 80088f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088f4:	2b40      	cmp	r3, #64	@ 0x40
 80088f6:	f040 80d8 	bne.w	8008aaa <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008908:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800890c:	2b00      	cmp	r3, #0
 800890e:	f000 80af 	beq.w	8008a70 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008918:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800891c:	429a      	cmp	r2, r3
 800891e:	f080 80a7 	bcs.w	8008a70 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008928:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f003 0320 	and.w	r3, r3, #32
 800893a:	2b00      	cmp	r3, #0
 800893c:	f040 8087 	bne.w	8008a4e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008948:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800894c:	e853 3f00 	ldrex	r3, [r3]
 8008950:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008954:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008958:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800895c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	461a      	mov	r2, r3
 8008966:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800896a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800896e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008972:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008976:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800897a:	e841 2300 	strex	r3, r2, [r1]
 800897e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008982:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008986:	2b00      	cmp	r3, #0
 8008988:	d1da      	bne.n	8008940 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	3308      	adds	r3, #8
 8008990:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008992:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008994:	e853 3f00 	ldrex	r3, [r3]
 8008998:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800899a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800899c:	f023 0301 	bic.w	r3, r3, #1
 80089a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	3308      	adds	r3, #8
 80089aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80089ae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80089b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80089b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80089ba:	e841 2300 	strex	r3, r2, [r1]
 80089be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80089c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d1e1      	bne.n	800898a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	3308      	adds	r3, #8
 80089cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089d0:	e853 3f00 	ldrex	r3, [r3]
 80089d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80089d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	3308      	adds	r3, #8
 80089e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80089ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80089ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80089f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80089f2:	e841 2300 	strex	r3, r2, [r1]
 80089f6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80089f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d1e3      	bne.n	80089c6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2220      	movs	r2, #32
 8008a02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a14:	e853 3f00 	ldrex	r3, [r3]
 8008a18:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008a1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a1c:	f023 0310 	bic.w	r3, r3, #16
 8008a20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	461a      	mov	r2, r3
 8008a2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a2e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a30:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a32:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a34:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a36:	e841 2300 	strex	r3, r2, [r1]
 8008a3a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d1e4      	bne.n	8008a0c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f7fb fd29 	bl	80044a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2202      	movs	r2, #2
 8008a52:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	1ad3      	subs	r3, r2, r3
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	4619      	mov	r1, r3
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 f91b 	bl	8008ca4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008a6e:	e0fc      	b.n	8008c6a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	f040 80f5 	bne.w	8008c6a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f003 0320 	and.w	r3, r3, #32
 8008a8e:	2b20      	cmp	r3, #32
 8008a90:	f040 80eb 	bne.w	8008c6a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2202      	movs	r2, #2
 8008a98:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 f8fe 	bl	8008ca4 <HAL_UARTEx_RxEventCallback>
      return;
 8008aa8:	e0df      	b.n	8008c6a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	1ad3      	subs	r3, r2, r3
 8008aba:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	f000 80d1 	beq.w	8008c6e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008acc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	f000 80cc 	beq.w	8008c6e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ade:	e853 3f00 	ldrex	r3, [r3]
 8008ae2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ae6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008aea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	461a      	mov	r2, r3
 8008af4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008af8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008afa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008afc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008afe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b00:	e841 2300 	strex	r3, r2, [r1]
 8008b04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d1e4      	bne.n	8008ad6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	3308      	adds	r3, #8
 8008b12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b16:	e853 3f00 	ldrex	r3, [r3]
 8008b1a:	623b      	str	r3, [r7, #32]
   return(result);
 8008b1c:	6a3b      	ldr	r3, [r7, #32]
 8008b1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b22:	f023 0301 	bic.w	r3, r3, #1
 8008b26:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	3308      	adds	r3, #8
 8008b30:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008b34:	633a      	str	r2, [r7, #48]	@ 0x30
 8008b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b3c:	e841 2300 	strex	r3, r2, [r1]
 8008b40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d1e1      	bne.n	8008b0c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2220      	movs	r2, #32
 8008b4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2200      	movs	r2, #0
 8008b54:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	e853 3f00 	ldrex	r3, [r3]
 8008b68:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	f023 0310 	bic.w	r3, r3, #16
 8008b70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	461a      	mov	r2, r3
 8008b7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008b7e:	61fb      	str	r3, [r7, #28]
 8008b80:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b82:	69b9      	ldr	r1, [r7, #24]
 8008b84:	69fa      	ldr	r2, [r7, #28]
 8008b86:	e841 2300 	strex	r3, r2, [r1]
 8008b8a:	617b      	str	r3, [r7, #20]
   return(result);
 8008b8c:	697b      	ldr	r3, [r7, #20]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d1e4      	bne.n	8008b5c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2202      	movs	r2, #2
 8008b96:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b9c:	4619      	mov	r1, r3
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f000 f880 	bl	8008ca4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008ba4:	e063      	b.n	8008c6e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008ba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008baa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d00e      	beq.n	8008bd0 <HAL_UART_IRQHandler+0x5d8>
 8008bb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d008      	beq.n	8008bd0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008bc6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f000 fdcf 	bl	800976c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008bce:	e051      	b.n	8008c74 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008bd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d014      	beq.n	8008c06 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008be0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d105      	bne.n	8008bf4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008be8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d008      	beq.n	8008c06 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d03a      	beq.n	8008c72 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	4798      	blx	r3
    }
    return;
 8008c04:	e035      	b.n	8008c72 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008c06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d009      	beq.n	8008c26 <HAL_UART_IRQHandler+0x62e>
 8008c12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d003      	beq.n	8008c26 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f000 fd79 	bl	8009716 <UART_EndTransmit_IT>
    return;
 8008c24:	e026      	b.n	8008c74 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008c26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d009      	beq.n	8008c46 <HAL_UART_IRQHandler+0x64e>
 8008c32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c36:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d003      	beq.n	8008c46 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 fda8 	bl	8009794 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c44:	e016      	b.n	8008c74 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c4a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d010      	beq.n	8008c74 <HAL_UART_IRQHandler+0x67c>
 8008c52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	da0c      	bge.n	8008c74 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f000 fd90 	bl	8009780 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c60:	e008      	b.n	8008c74 <HAL_UART_IRQHandler+0x67c>
      return;
 8008c62:	bf00      	nop
 8008c64:	e006      	b.n	8008c74 <HAL_UART_IRQHandler+0x67c>
    return;
 8008c66:	bf00      	nop
 8008c68:	e004      	b.n	8008c74 <HAL_UART_IRQHandler+0x67c>
      return;
 8008c6a:	bf00      	nop
 8008c6c:	e002      	b.n	8008c74 <HAL_UART_IRQHandler+0x67c>
      return;
 8008c6e:	bf00      	nop
 8008c70:	e000      	b.n	8008c74 <HAL_UART_IRQHandler+0x67c>
    return;
 8008c72:	bf00      	nop
  }
}
 8008c74:	37e8      	adds	r7, #232	@ 0xe8
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop

08008c7c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008c84:	bf00      	nop
 8008c86:	370c      	adds	r7, #12
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr

08008c90 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008c98:	bf00      	nop
 8008c9a:	370c      	adds	r7, #12
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b083      	sub	sp, #12
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	460b      	mov	r3, r1
 8008cae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008cb0:	bf00      	nop
 8008cb2:	370c      	adds	r7, #12
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr

08008cbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008cc0:	b08c      	sub	sp, #48	@ 0x30
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	689a      	ldr	r2, [r3, #8]
 8008cd0:	697b      	ldr	r3, [r7, #20]
 8008cd2:	691b      	ldr	r3, [r3, #16]
 8008cd4:	431a      	orrs	r2, r3
 8008cd6:	697b      	ldr	r3, [r7, #20]
 8008cd8:	695b      	ldr	r3, [r3, #20]
 8008cda:	431a      	orrs	r2, r3
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	69db      	ldr	r3, [r3, #28]
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	681a      	ldr	r2, [r3, #0]
 8008cea:	4baa      	ldr	r3, [pc, #680]	@ (8008f94 <UART_SetConfig+0x2d8>)
 8008cec:	4013      	ands	r3, r2
 8008cee:	697a      	ldr	r2, [r7, #20]
 8008cf0:	6812      	ldr	r2, [r2, #0]
 8008cf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cf4:	430b      	orrs	r3, r1
 8008cf6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	68da      	ldr	r2, [r3, #12]
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	430a      	orrs	r2, r1
 8008d0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	699b      	ldr	r3, [r3, #24]
 8008d12:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a9f      	ldr	r2, [pc, #636]	@ (8008f98 <UART_SetConfig+0x2dc>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d004      	beq.n	8008d28 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	6a1b      	ldr	r3, [r3, #32]
 8008d22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d24:	4313      	orrs	r3, r2
 8008d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	689b      	ldr	r3, [r3, #8]
 8008d2e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008d32:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008d36:	697a      	ldr	r2, [r7, #20]
 8008d38:	6812      	ldr	r2, [r2, #0]
 8008d3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d3c:	430b      	orrs	r3, r1
 8008d3e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d46:	f023 010f 	bic.w	r1, r3, #15
 8008d4a:	697b      	ldr	r3, [r7, #20]
 8008d4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	430a      	orrs	r2, r1
 8008d54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d56:	697b      	ldr	r3, [r7, #20]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4a90      	ldr	r2, [pc, #576]	@ (8008f9c <UART_SetConfig+0x2e0>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d125      	bne.n	8008dac <UART_SetConfig+0xf0>
 8008d60:	4b8f      	ldr	r3, [pc, #572]	@ (8008fa0 <UART_SetConfig+0x2e4>)
 8008d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d66:	f003 0303 	and.w	r3, r3, #3
 8008d6a:	2b03      	cmp	r3, #3
 8008d6c:	d81a      	bhi.n	8008da4 <UART_SetConfig+0xe8>
 8008d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8008d74 <UART_SetConfig+0xb8>)
 8008d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d74:	08008d85 	.word	0x08008d85
 8008d78:	08008d95 	.word	0x08008d95
 8008d7c:	08008d8d 	.word	0x08008d8d
 8008d80:	08008d9d 	.word	0x08008d9d
 8008d84:	2301      	movs	r3, #1
 8008d86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d8a:	e116      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008d8c:	2302      	movs	r3, #2
 8008d8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d92:	e112      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008d94:	2304      	movs	r3, #4
 8008d96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d9a:	e10e      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008d9c:	2308      	movs	r3, #8
 8008d9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008da2:	e10a      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008da4:	2310      	movs	r3, #16
 8008da6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008daa:	e106      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a7c      	ldr	r2, [pc, #496]	@ (8008fa4 <UART_SetConfig+0x2e8>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d138      	bne.n	8008e28 <UART_SetConfig+0x16c>
 8008db6:	4b7a      	ldr	r3, [pc, #488]	@ (8008fa0 <UART_SetConfig+0x2e4>)
 8008db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dbc:	f003 030c 	and.w	r3, r3, #12
 8008dc0:	2b0c      	cmp	r3, #12
 8008dc2:	d82d      	bhi.n	8008e20 <UART_SetConfig+0x164>
 8008dc4:	a201      	add	r2, pc, #4	@ (adr r2, 8008dcc <UART_SetConfig+0x110>)
 8008dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dca:	bf00      	nop
 8008dcc:	08008e01 	.word	0x08008e01
 8008dd0:	08008e21 	.word	0x08008e21
 8008dd4:	08008e21 	.word	0x08008e21
 8008dd8:	08008e21 	.word	0x08008e21
 8008ddc:	08008e11 	.word	0x08008e11
 8008de0:	08008e21 	.word	0x08008e21
 8008de4:	08008e21 	.word	0x08008e21
 8008de8:	08008e21 	.word	0x08008e21
 8008dec:	08008e09 	.word	0x08008e09
 8008df0:	08008e21 	.word	0x08008e21
 8008df4:	08008e21 	.word	0x08008e21
 8008df8:	08008e21 	.word	0x08008e21
 8008dfc:	08008e19 	.word	0x08008e19
 8008e00:	2300      	movs	r3, #0
 8008e02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e06:	e0d8      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008e08:	2302      	movs	r3, #2
 8008e0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e0e:	e0d4      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008e10:	2304      	movs	r3, #4
 8008e12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e16:	e0d0      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008e18:	2308      	movs	r3, #8
 8008e1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e1e:	e0cc      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008e20:	2310      	movs	r3, #16
 8008e22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e26:	e0c8      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a5e      	ldr	r2, [pc, #376]	@ (8008fa8 <UART_SetConfig+0x2ec>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d125      	bne.n	8008e7e <UART_SetConfig+0x1c2>
 8008e32:	4b5b      	ldr	r3, [pc, #364]	@ (8008fa0 <UART_SetConfig+0x2e4>)
 8008e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e38:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008e3c:	2b30      	cmp	r3, #48	@ 0x30
 8008e3e:	d016      	beq.n	8008e6e <UART_SetConfig+0x1b2>
 8008e40:	2b30      	cmp	r3, #48	@ 0x30
 8008e42:	d818      	bhi.n	8008e76 <UART_SetConfig+0x1ba>
 8008e44:	2b20      	cmp	r3, #32
 8008e46:	d00a      	beq.n	8008e5e <UART_SetConfig+0x1a2>
 8008e48:	2b20      	cmp	r3, #32
 8008e4a:	d814      	bhi.n	8008e76 <UART_SetConfig+0x1ba>
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d002      	beq.n	8008e56 <UART_SetConfig+0x19a>
 8008e50:	2b10      	cmp	r3, #16
 8008e52:	d008      	beq.n	8008e66 <UART_SetConfig+0x1aa>
 8008e54:	e00f      	b.n	8008e76 <UART_SetConfig+0x1ba>
 8008e56:	2300      	movs	r3, #0
 8008e58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e5c:	e0ad      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008e5e:	2302      	movs	r3, #2
 8008e60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e64:	e0a9      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008e66:	2304      	movs	r3, #4
 8008e68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e6c:	e0a5      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008e6e:	2308      	movs	r3, #8
 8008e70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e74:	e0a1      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008e76:	2310      	movs	r3, #16
 8008e78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e7c:	e09d      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	4a4a      	ldr	r2, [pc, #296]	@ (8008fac <UART_SetConfig+0x2f0>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d125      	bne.n	8008ed4 <UART_SetConfig+0x218>
 8008e88:	4b45      	ldr	r3, [pc, #276]	@ (8008fa0 <UART_SetConfig+0x2e4>)
 8008e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e8e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008e92:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e94:	d016      	beq.n	8008ec4 <UART_SetConfig+0x208>
 8008e96:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e98:	d818      	bhi.n	8008ecc <UART_SetConfig+0x210>
 8008e9a:	2b80      	cmp	r3, #128	@ 0x80
 8008e9c:	d00a      	beq.n	8008eb4 <UART_SetConfig+0x1f8>
 8008e9e:	2b80      	cmp	r3, #128	@ 0x80
 8008ea0:	d814      	bhi.n	8008ecc <UART_SetConfig+0x210>
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d002      	beq.n	8008eac <UART_SetConfig+0x1f0>
 8008ea6:	2b40      	cmp	r3, #64	@ 0x40
 8008ea8:	d008      	beq.n	8008ebc <UART_SetConfig+0x200>
 8008eaa:	e00f      	b.n	8008ecc <UART_SetConfig+0x210>
 8008eac:	2300      	movs	r3, #0
 8008eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eb2:	e082      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008eb4:	2302      	movs	r3, #2
 8008eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eba:	e07e      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008ebc:	2304      	movs	r3, #4
 8008ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ec2:	e07a      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008ec4:	2308      	movs	r3, #8
 8008ec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eca:	e076      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008ecc:	2310      	movs	r3, #16
 8008ece:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ed2:	e072      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a35      	ldr	r2, [pc, #212]	@ (8008fb0 <UART_SetConfig+0x2f4>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d12a      	bne.n	8008f34 <UART_SetConfig+0x278>
 8008ede:	4b30      	ldr	r3, [pc, #192]	@ (8008fa0 <UART_SetConfig+0x2e4>)
 8008ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ee4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ee8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008eec:	d01a      	beq.n	8008f24 <UART_SetConfig+0x268>
 8008eee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008ef2:	d81b      	bhi.n	8008f2c <UART_SetConfig+0x270>
 8008ef4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ef8:	d00c      	beq.n	8008f14 <UART_SetConfig+0x258>
 8008efa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008efe:	d815      	bhi.n	8008f2c <UART_SetConfig+0x270>
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d003      	beq.n	8008f0c <UART_SetConfig+0x250>
 8008f04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f08:	d008      	beq.n	8008f1c <UART_SetConfig+0x260>
 8008f0a:	e00f      	b.n	8008f2c <UART_SetConfig+0x270>
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f12:	e052      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008f14:	2302      	movs	r3, #2
 8008f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f1a:	e04e      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008f1c:	2304      	movs	r3, #4
 8008f1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f22:	e04a      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008f24:	2308      	movs	r3, #8
 8008f26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f2a:	e046      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008f2c:	2310      	movs	r3, #16
 8008f2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f32:	e042      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008f34:	697b      	ldr	r3, [r7, #20]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4a17      	ldr	r2, [pc, #92]	@ (8008f98 <UART_SetConfig+0x2dc>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d13a      	bne.n	8008fb4 <UART_SetConfig+0x2f8>
 8008f3e:	4b18      	ldr	r3, [pc, #96]	@ (8008fa0 <UART_SetConfig+0x2e4>)
 8008f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f44:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008f48:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008f4c:	d01a      	beq.n	8008f84 <UART_SetConfig+0x2c8>
 8008f4e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008f52:	d81b      	bhi.n	8008f8c <UART_SetConfig+0x2d0>
 8008f54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f58:	d00c      	beq.n	8008f74 <UART_SetConfig+0x2b8>
 8008f5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f5e:	d815      	bhi.n	8008f8c <UART_SetConfig+0x2d0>
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d003      	beq.n	8008f6c <UART_SetConfig+0x2b0>
 8008f64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f68:	d008      	beq.n	8008f7c <UART_SetConfig+0x2c0>
 8008f6a:	e00f      	b.n	8008f8c <UART_SetConfig+0x2d0>
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f72:	e022      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008f74:	2302      	movs	r3, #2
 8008f76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f7a:	e01e      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008f7c:	2304      	movs	r3, #4
 8008f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f82:	e01a      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008f84:	2308      	movs	r3, #8
 8008f86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f8a:	e016      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008f8c:	2310      	movs	r3, #16
 8008f8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f92:	e012      	b.n	8008fba <UART_SetConfig+0x2fe>
 8008f94:	cfff69f3 	.word	0xcfff69f3
 8008f98:	40008000 	.word	0x40008000
 8008f9c:	40013800 	.word	0x40013800
 8008fa0:	40021000 	.word	0x40021000
 8008fa4:	40004400 	.word	0x40004400
 8008fa8:	40004800 	.word	0x40004800
 8008fac:	40004c00 	.word	0x40004c00
 8008fb0:	40005000 	.word	0x40005000
 8008fb4:	2310      	movs	r3, #16
 8008fb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	4aae      	ldr	r2, [pc, #696]	@ (8009278 <UART_SetConfig+0x5bc>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	f040 8097 	bne.w	80090f4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008fc6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008fca:	2b08      	cmp	r3, #8
 8008fcc:	d823      	bhi.n	8009016 <UART_SetConfig+0x35a>
 8008fce:	a201      	add	r2, pc, #4	@ (adr r2, 8008fd4 <UART_SetConfig+0x318>)
 8008fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fd4:	08008ff9 	.word	0x08008ff9
 8008fd8:	08009017 	.word	0x08009017
 8008fdc:	08009001 	.word	0x08009001
 8008fe0:	08009017 	.word	0x08009017
 8008fe4:	08009007 	.word	0x08009007
 8008fe8:	08009017 	.word	0x08009017
 8008fec:	08009017 	.word	0x08009017
 8008ff0:	08009017 	.word	0x08009017
 8008ff4:	0800900f 	.word	0x0800900f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ff8:	f7fe ffee 	bl	8007fd8 <HAL_RCC_GetPCLK1Freq>
 8008ffc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008ffe:	e010      	b.n	8009022 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009000:	4b9e      	ldr	r3, [pc, #632]	@ (800927c <UART_SetConfig+0x5c0>)
 8009002:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009004:	e00d      	b.n	8009022 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009006:	f7fe ff79 	bl	8007efc <HAL_RCC_GetSysClockFreq>
 800900a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800900c:	e009      	b.n	8009022 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800900e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009012:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009014:	e005      	b.n	8009022 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009016:	2300      	movs	r3, #0
 8009018:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800901a:	2301      	movs	r3, #1
 800901c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009020:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009024:	2b00      	cmp	r3, #0
 8009026:	f000 8130 	beq.w	800928a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800902e:	4a94      	ldr	r2, [pc, #592]	@ (8009280 <UART_SetConfig+0x5c4>)
 8009030:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009034:	461a      	mov	r2, r3
 8009036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009038:	fbb3 f3f2 	udiv	r3, r3, r2
 800903c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	685a      	ldr	r2, [r3, #4]
 8009042:	4613      	mov	r3, r2
 8009044:	005b      	lsls	r3, r3, #1
 8009046:	4413      	add	r3, r2
 8009048:	69ba      	ldr	r2, [r7, #24]
 800904a:	429a      	cmp	r2, r3
 800904c:	d305      	bcc.n	800905a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009054:	69ba      	ldr	r2, [r7, #24]
 8009056:	429a      	cmp	r2, r3
 8009058:	d903      	bls.n	8009062 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800905a:	2301      	movs	r3, #1
 800905c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009060:	e113      	b.n	800928a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009064:	2200      	movs	r2, #0
 8009066:	60bb      	str	r3, [r7, #8]
 8009068:	60fa      	str	r2, [r7, #12]
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800906e:	4a84      	ldr	r2, [pc, #528]	@ (8009280 <UART_SetConfig+0x5c4>)
 8009070:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009074:	b29b      	uxth	r3, r3
 8009076:	2200      	movs	r2, #0
 8009078:	603b      	str	r3, [r7, #0]
 800907a:	607a      	str	r2, [r7, #4]
 800907c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009080:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009084:	f7f7 f8c8 	bl	8000218 <__aeabi_uldivmod>
 8009088:	4602      	mov	r2, r0
 800908a:	460b      	mov	r3, r1
 800908c:	4610      	mov	r0, r2
 800908e:	4619      	mov	r1, r3
 8009090:	f04f 0200 	mov.w	r2, #0
 8009094:	f04f 0300 	mov.w	r3, #0
 8009098:	020b      	lsls	r3, r1, #8
 800909a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800909e:	0202      	lsls	r2, r0, #8
 80090a0:	6979      	ldr	r1, [r7, #20]
 80090a2:	6849      	ldr	r1, [r1, #4]
 80090a4:	0849      	lsrs	r1, r1, #1
 80090a6:	2000      	movs	r0, #0
 80090a8:	460c      	mov	r4, r1
 80090aa:	4605      	mov	r5, r0
 80090ac:	eb12 0804 	adds.w	r8, r2, r4
 80090b0:	eb43 0905 	adc.w	r9, r3, r5
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	685b      	ldr	r3, [r3, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	469a      	mov	sl, r3
 80090bc:	4693      	mov	fp, r2
 80090be:	4652      	mov	r2, sl
 80090c0:	465b      	mov	r3, fp
 80090c2:	4640      	mov	r0, r8
 80090c4:	4649      	mov	r1, r9
 80090c6:	f7f7 f8a7 	bl	8000218 <__aeabi_uldivmod>
 80090ca:	4602      	mov	r2, r0
 80090cc:	460b      	mov	r3, r1
 80090ce:	4613      	mov	r3, r2
 80090d0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80090d2:	6a3b      	ldr	r3, [r7, #32]
 80090d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80090d8:	d308      	bcc.n	80090ec <UART_SetConfig+0x430>
 80090da:	6a3b      	ldr	r3, [r7, #32]
 80090dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80090e0:	d204      	bcs.n	80090ec <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	6a3a      	ldr	r2, [r7, #32]
 80090e8:	60da      	str	r2, [r3, #12]
 80090ea:	e0ce      	b.n	800928a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80090ec:	2301      	movs	r3, #1
 80090ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80090f2:	e0ca      	b.n	800928a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	69db      	ldr	r3, [r3, #28]
 80090f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090fc:	d166      	bne.n	80091cc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80090fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009102:	2b08      	cmp	r3, #8
 8009104:	d827      	bhi.n	8009156 <UART_SetConfig+0x49a>
 8009106:	a201      	add	r2, pc, #4	@ (adr r2, 800910c <UART_SetConfig+0x450>)
 8009108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800910c:	08009131 	.word	0x08009131
 8009110:	08009139 	.word	0x08009139
 8009114:	08009141 	.word	0x08009141
 8009118:	08009157 	.word	0x08009157
 800911c:	08009147 	.word	0x08009147
 8009120:	08009157 	.word	0x08009157
 8009124:	08009157 	.word	0x08009157
 8009128:	08009157 	.word	0x08009157
 800912c:	0800914f 	.word	0x0800914f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009130:	f7fe ff52 	bl	8007fd8 <HAL_RCC_GetPCLK1Freq>
 8009134:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009136:	e014      	b.n	8009162 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009138:	f7fe ff64 	bl	8008004 <HAL_RCC_GetPCLK2Freq>
 800913c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800913e:	e010      	b.n	8009162 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009140:	4b4e      	ldr	r3, [pc, #312]	@ (800927c <UART_SetConfig+0x5c0>)
 8009142:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009144:	e00d      	b.n	8009162 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009146:	f7fe fed9 	bl	8007efc <HAL_RCC_GetSysClockFreq>
 800914a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800914c:	e009      	b.n	8009162 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800914e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009152:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009154:	e005      	b.n	8009162 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009156:	2300      	movs	r3, #0
 8009158:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800915a:	2301      	movs	r3, #1
 800915c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009160:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009164:	2b00      	cmp	r3, #0
 8009166:	f000 8090 	beq.w	800928a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800916a:	697b      	ldr	r3, [r7, #20]
 800916c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800916e:	4a44      	ldr	r2, [pc, #272]	@ (8009280 <UART_SetConfig+0x5c4>)
 8009170:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009174:	461a      	mov	r2, r3
 8009176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009178:	fbb3 f3f2 	udiv	r3, r3, r2
 800917c:	005a      	lsls	r2, r3, #1
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	085b      	lsrs	r3, r3, #1
 8009184:	441a      	add	r2, r3
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	fbb2 f3f3 	udiv	r3, r2, r3
 800918e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009190:	6a3b      	ldr	r3, [r7, #32]
 8009192:	2b0f      	cmp	r3, #15
 8009194:	d916      	bls.n	80091c4 <UART_SetConfig+0x508>
 8009196:	6a3b      	ldr	r3, [r7, #32]
 8009198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800919c:	d212      	bcs.n	80091c4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800919e:	6a3b      	ldr	r3, [r7, #32]
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	f023 030f 	bic.w	r3, r3, #15
 80091a6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80091a8:	6a3b      	ldr	r3, [r7, #32]
 80091aa:	085b      	lsrs	r3, r3, #1
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	f003 0307 	and.w	r3, r3, #7
 80091b2:	b29a      	uxth	r2, r3
 80091b4:	8bfb      	ldrh	r3, [r7, #30]
 80091b6:	4313      	orrs	r3, r2
 80091b8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	8bfa      	ldrh	r2, [r7, #30]
 80091c0:	60da      	str	r2, [r3, #12]
 80091c2:	e062      	b.n	800928a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80091c4:	2301      	movs	r3, #1
 80091c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80091ca:	e05e      	b.n	800928a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80091cc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80091d0:	2b08      	cmp	r3, #8
 80091d2:	d828      	bhi.n	8009226 <UART_SetConfig+0x56a>
 80091d4:	a201      	add	r2, pc, #4	@ (adr r2, 80091dc <UART_SetConfig+0x520>)
 80091d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091da:	bf00      	nop
 80091dc:	08009201 	.word	0x08009201
 80091e0:	08009209 	.word	0x08009209
 80091e4:	08009211 	.word	0x08009211
 80091e8:	08009227 	.word	0x08009227
 80091ec:	08009217 	.word	0x08009217
 80091f0:	08009227 	.word	0x08009227
 80091f4:	08009227 	.word	0x08009227
 80091f8:	08009227 	.word	0x08009227
 80091fc:	0800921f 	.word	0x0800921f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009200:	f7fe feea 	bl	8007fd8 <HAL_RCC_GetPCLK1Freq>
 8009204:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009206:	e014      	b.n	8009232 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009208:	f7fe fefc 	bl	8008004 <HAL_RCC_GetPCLK2Freq>
 800920c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800920e:	e010      	b.n	8009232 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009210:	4b1a      	ldr	r3, [pc, #104]	@ (800927c <UART_SetConfig+0x5c0>)
 8009212:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009214:	e00d      	b.n	8009232 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009216:	f7fe fe71 	bl	8007efc <HAL_RCC_GetSysClockFreq>
 800921a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800921c:	e009      	b.n	8009232 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800921e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009222:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009224:	e005      	b.n	8009232 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009226:	2300      	movs	r3, #0
 8009228:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800922a:	2301      	movs	r3, #1
 800922c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009230:	bf00      	nop
    }

    if (pclk != 0U)
 8009232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009234:	2b00      	cmp	r3, #0
 8009236:	d028      	beq.n	800928a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800923c:	4a10      	ldr	r2, [pc, #64]	@ (8009280 <UART_SetConfig+0x5c4>)
 800923e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009242:	461a      	mov	r2, r3
 8009244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009246:	fbb3 f2f2 	udiv	r2, r3, r2
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	685b      	ldr	r3, [r3, #4]
 800924e:	085b      	lsrs	r3, r3, #1
 8009250:	441a      	add	r2, r3
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	fbb2 f3f3 	udiv	r3, r2, r3
 800925a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800925c:	6a3b      	ldr	r3, [r7, #32]
 800925e:	2b0f      	cmp	r3, #15
 8009260:	d910      	bls.n	8009284 <UART_SetConfig+0x5c8>
 8009262:	6a3b      	ldr	r3, [r7, #32]
 8009264:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009268:	d20c      	bcs.n	8009284 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800926a:	6a3b      	ldr	r3, [r7, #32]
 800926c:	b29a      	uxth	r2, r3
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	60da      	str	r2, [r3, #12]
 8009274:	e009      	b.n	800928a <UART_SetConfig+0x5ce>
 8009276:	bf00      	nop
 8009278:	40008000 	.word	0x40008000
 800927c:	00f42400 	.word	0x00f42400
 8009280:	0800aae0 	.word	0x0800aae0
      }
      else
      {
        ret = HAL_ERROR;
 8009284:	2301      	movs	r3, #1
 8009286:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	2201      	movs	r2, #1
 800928e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	2201      	movs	r2, #1
 8009296:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	2200      	movs	r2, #0
 800929e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	2200      	movs	r2, #0
 80092a4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80092a6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3730      	adds	r7, #48	@ 0x30
 80092ae:	46bd      	mov	sp, r7
 80092b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080092b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b083      	sub	sp, #12
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092c0:	f003 0308 	and.w	r3, r3, #8
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d00a      	beq.n	80092de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	430a      	orrs	r2, r1
 80092dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092e2:	f003 0301 	and.w	r3, r3, #1
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d00a      	beq.n	8009300 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	430a      	orrs	r2, r1
 80092fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009304:	f003 0302 	and.w	r3, r3, #2
 8009308:	2b00      	cmp	r3, #0
 800930a:	d00a      	beq.n	8009322 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	685b      	ldr	r3, [r3, #4]
 8009312:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	430a      	orrs	r2, r1
 8009320:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009326:	f003 0304 	and.w	r3, r3, #4
 800932a:	2b00      	cmp	r3, #0
 800932c:	d00a      	beq.n	8009344 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	685b      	ldr	r3, [r3, #4]
 8009334:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	430a      	orrs	r2, r1
 8009342:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009348:	f003 0310 	and.w	r3, r3, #16
 800934c:	2b00      	cmp	r3, #0
 800934e:	d00a      	beq.n	8009366 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	689b      	ldr	r3, [r3, #8]
 8009356:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	430a      	orrs	r2, r1
 8009364:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800936a:	f003 0320 	and.w	r3, r3, #32
 800936e:	2b00      	cmp	r3, #0
 8009370:	d00a      	beq.n	8009388 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	689b      	ldr	r3, [r3, #8]
 8009378:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	430a      	orrs	r2, r1
 8009386:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800938c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009390:	2b00      	cmp	r3, #0
 8009392:	d01a      	beq.n	80093ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	685b      	ldr	r3, [r3, #4]
 800939a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	430a      	orrs	r2, r1
 80093a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093b2:	d10a      	bne.n	80093ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	430a      	orrs	r2, r1
 80093c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d00a      	beq.n	80093ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	430a      	orrs	r2, r1
 80093ea:	605a      	str	r2, [r3, #4]
  }
}
 80093ec:	bf00      	nop
 80093ee:	370c      	adds	r7, #12
 80093f0:	46bd      	mov	sp, r7
 80093f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f6:	4770      	bx	lr

080093f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b098      	sub	sp, #96	@ 0x60
 80093fc:	af02      	add	r7, sp, #8
 80093fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2200      	movs	r2, #0
 8009404:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009408:	f7f8 fbc0 	bl	8001b8c <HAL_GetTick>
 800940c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f003 0308 	and.w	r3, r3, #8
 8009418:	2b08      	cmp	r3, #8
 800941a:	d12f      	bne.n	800947c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800941c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009420:	9300      	str	r3, [sp, #0]
 8009422:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009424:	2200      	movs	r2, #0
 8009426:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800942a:	6878      	ldr	r0, [r7, #4]
 800942c:	f000 f88e 	bl	800954c <UART_WaitOnFlagUntilTimeout>
 8009430:	4603      	mov	r3, r0
 8009432:	2b00      	cmp	r3, #0
 8009434:	d022      	beq.n	800947c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800943c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800943e:	e853 3f00 	ldrex	r3, [r3]
 8009442:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009446:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800944a:	653b      	str	r3, [r7, #80]	@ 0x50
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	461a      	mov	r2, r3
 8009452:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009454:	647b      	str	r3, [r7, #68]	@ 0x44
 8009456:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009458:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800945a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800945c:	e841 2300 	strex	r3, r2, [r1]
 8009460:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009464:	2b00      	cmp	r3, #0
 8009466:	d1e6      	bne.n	8009436 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2220      	movs	r2, #32
 800946c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2200      	movs	r2, #0
 8009474:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009478:	2303      	movs	r3, #3
 800947a:	e063      	b.n	8009544 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f003 0304 	and.w	r3, r3, #4
 8009486:	2b04      	cmp	r3, #4
 8009488:	d149      	bne.n	800951e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800948a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800948e:	9300      	str	r3, [sp, #0]
 8009490:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009492:	2200      	movs	r2, #0
 8009494:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f000 f857 	bl	800954c <UART_WaitOnFlagUntilTimeout>
 800949e:	4603      	mov	r3, r0
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d03c      	beq.n	800951e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ac:	e853 3f00 	ldrex	r3, [r3]
 80094b0:	623b      	str	r3, [r7, #32]
   return(result);
 80094b2:	6a3b      	ldr	r3, [r7, #32]
 80094b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	461a      	mov	r2, r3
 80094c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80094c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80094c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094ca:	e841 2300 	strex	r3, r2, [r1]
 80094ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80094d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d1e6      	bne.n	80094a4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	3308      	adds	r3, #8
 80094dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	e853 3f00 	ldrex	r3, [r3]
 80094e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	f023 0301 	bic.w	r3, r3, #1
 80094ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	3308      	adds	r3, #8
 80094f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80094f6:	61fa      	str	r2, [r7, #28]
 80094f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094fa:	69b9      	ldr	r1, [r7, #24]
 80094fc:	69fa      	ldr	r2, [r7, #28]
 80094fe:	e841 2300 	strex	r3, r2, [r1]
 8009502:	617b      	str	r3, [r7, #20]
   return(result);
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d1e5      	bne.n	80094d6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2220      	movs	r2, #32
 800950e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2200      	movs	r2, #0
 8009516:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800951a:	2303      	movs	r3, #3
 800951c:	e012      	b.n	8009544 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2220      	movs	r2, #32
 8009522:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2220      	movs	r2, #32
 800952a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	2200      	movs	r2, #0
 8009532:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2200      	movs	r2, #0
 8009538:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2200      	movs	r2, #0
 800953e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009542:	2300      	movs	r3, #0
}
 8009544:	4618      	mov	r0, r3
 8009546:	3758      	adds	r7, #88	@ 0x58
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b084      	sub	sp, #16
 8009550:	af00      	add	r7, sp, #0
 8009552:	60f8      	str	r0, [r7, #12]
 8009554:	60b9      	str	r1, [r7, #8]
 8009556:	603b      	str	r3, [r7, #0]
 8009558:	4613      	mov	r3, r2
 800955a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800955c:	e04f      	b.n	80095fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800955e:	69bb      	ldr	r3, [r7, #24]
 8009560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009564:	d04b      	beq.n	80095fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009566:	f7f8 fb11 	bl	8001b8c <HAL_GetTick>
 800956a:	4602      	mov	r2, r0
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	1ad3      	subs	r3, r2, r3
 8009570:	69ba      	ldr	r2, [r7, #24]
 8009572:	429a      	cmp	r2, r3
 8009574:	d302      	bcc.n	800957c <UART_WaitOnFlagUntilTimeout+0x30>
 8009576:	69bb      	ldr	r3, [r7, #24]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d101      	bne.n	8009580 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800957c:	2303      	movs	r3, #3
 800957e:	e04e      	b.n	800961e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f003 0304 	and.w	r3, r3, #4
 800958a:	2b00      	cmp	r3, #0
 800958c:	d037      	beq.n	80095fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	2b80      	cmp	r3, #128	@ 0x80
 8009592:	d034      	beq.n	80095fe <UART_WaitOnFlagUntilTimeout+0xb2>
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	2b40      	cmp	r3, #64	@ 0x40
 8009598:	d031      	beq.n	80095fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	69db      	ldr	r3, [r3, #28]
 80095a0:	f003 0308 	and.w	r3, r3, #8
 80095a4:	2b08      	cmp	r3, #8
 80095a6:	d110      	bne.n	80095ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	2208      	movs	r2, #8
 80095ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80095b0:	68f8      	ldr	r0, [r7, #12]
 80095b2:	f000 f838 	bl	8009626 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2208      	movs	r2, #8
 80095ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2200      	movs	r2, #0
 80095c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80095c6:	2301      	movs	r3, #1
 80095c8:	e029      	b.n	800961e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	69db      	ldr	r3, [r3, #28]
 80095d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095d8:	d111      	bne.n	80095fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80095e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80095e4:	68f8      	ldr	r0, [r7, #12]
 80095e6:	f000 f81e 	bl	8009626 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	2220      	movs	r2, #32
 80095ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	2200      	movs	r2, #0
 80095f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80095fa:	2303      	movs	r3, #3
 80095fc:	e00f      	b.n	800961e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	69da      	ldr	r2, [r3, #28]
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	4013      	ands	r3, r2
 8009608:	68ba      	ldr	r2, [r7, #8]
 800960a:	429a      	cmp	r2, r3
 800960c:	bf0c      	ite	eq
 800960e:	2301      	moveq	r3, #1
 8009610:	2300      	movne	r3, #0
 8009612:	b2db      	uxtb	r3, r3
 8009614:	461a      	mov	r2, r3
 8009616:	79fb      	ldrb	r3, [r7, #7]
 8009618:	429a      	cmp	r2, r3
 800961a:	d0a0      	beq.n	800955e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800961c:	2300      	movs	r3, #0
}
 800961e:	4618      	mov	r0, r3
 8009620:	3710      	adds	r7, #16
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}

08009626 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009626:	b480      	push	{r7}
 8009628:	b095      	sub	sp, #84	@ 0x54
 800962a:	af00      	add	r7, sp, #0
 800962c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009634:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009636:	e853 3f00 	ldrex	r3, [r3]
 800963a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800963c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800963e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009642:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	461a      	mov	r2, r3
 800964a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800964c:	643b      	str	r3, [r7, #64]	@ 0x40
 800964e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009650:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009652:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009654:	e841 2300 	strex	r3, r2, [r1]
 8009658:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800965a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800965c:	2b00      	cmp	r3, #0
 800965e:	d1e6      	bne.n	800962e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	3308      	adds	r3, #8
 8009666:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009668:	6a3b      	ldr	r3, [r7, #32]
 800966a:	e853 3f00 	ldrex	r3, [r3]
 800966e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009670:	69fb      	ldr	r3, [r7, #28]
 8009672:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009676:	f023 0301 	bic.w	r3, r3, #1
 800967a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	3308      	adds	r3, #8
 8009682:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009684:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009686:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009688:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800968a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800968c:	e841 2300 	strex	r3, r2, [r1]
 8009690:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009694:	2b00      	cmp	r3, #0
 8009696:	d1e3      	bne.n	8009660 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800969c:	2b01      	cmp	r3, #1
 800969e:	d118      	bne.n	80096d2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	e853 3f00 	ldrex	r3, [r3]
 80096ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	f023 0310 	bic.w	r3, r3, #16
 80096b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	461a      	mov	r2, r3
 80096bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096be:	61bb      	str	r3, [r7, #24]
 80096c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096c2:	6979      	ldr	r1, [r7, #20]
 80096c4:	69ba      	ldr	r2, [r7, #24]
 80096c6:	e841 2300 	strex	r3, r2, [r1]
 80096ca:	613b      	str	r3, [r7, #16]
   return(result);
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d1e6      	bne.n	80096a0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2220      	movs	r2, #32
 80096d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2200      	movs	r2, #0
 80096de:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2200      	movs	r2, #0
 80096e4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80096e6:	bf00      	nop
 80096e8:	3754      	adds	r7, #84	@ 0x54
 80096ea:	46bd      	mov	sp, r7
 80096ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f0:	4770      	bx	lr

080096f2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80096f2:	b580      	push	{r7, lr}
 80096f4:	b084      	sub	sp, #16
 80096f6:	af00      	add	r7, sp, #0
 80096f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	2200      	movs	r2, #0
 8009704:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009708:	68f8      	ldr	r0, [r7, #12]
 800970a:	f7ff fac1 	bl	8008c90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800970e:	bf00      	nop
 8009710:	3710      	adds	r7, #16
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}

08009716 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b088      	sub	sp, #32
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	e853 3f00 	ldrex	r3, [r3]
 800972a:	60bb      	str	r3, [r7, #8]
   return(result);
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009732:	61fb      	str	r3, [r7, #28]
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	461a      	mov	r2, r3
 800973a:	69fb      	ldr	r3, [r7, #28]
 800973c:	61bb      	str	r3, [r7, #24]
 800973e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009740:	6979      	ldr	r1, [r7, #20]
 8009742:	69ba      	ldr	r2, [r7, #24]
 8009744:	e841 2300 	strex	r3, r2, [r1]
 8009748:	613b      	str	r3, [r7, #16]
   return(result);
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d1e6      	bne.n	800971e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2220      	movs	r2, #32
 8009754:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2200      	movs	r2, #0
 800975c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f7ff fa8c 	bl	8008c7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009764:	bf00      	nop
 8009766:	3720      	adds	r7, #32
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009774:	bf00      	nop
 8009776:	370c      	adds	r7, #12
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr

08009780 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009780:	b480      	push	{r7}
 8009782:	b083      	sub	sp, #12
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009788:	bf00      	nop
 800978a:	370c      	adds	r7, #12
 800978c:	46bd      	mov	sp, r7
 800978e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009792:	4770      	bx	lr

08009794 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009794:	b480      	push	{r7}
 8009796:	b083      	sub	sp, #12
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800979c:	bf00      	nop
 800979e:	370c      	adds	r7, #12
 80097a0:	46bd      	mov	sp, r7
 80097a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a6:	4770      	bx	lr

080097a8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b085      	sub	sp, #20
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80097b6:	2b01      	cmp	r3, #1
 80097b8:	d101      	bne.n	80097be <HAL_UARTEx_DisableFifoMode+0x16>
 80097ba:	2302      	movs	r3, #2
 80097bc:	e027      	b.n	800980e <HAL_UARTEx_DisableFifoMode+0x66>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2201      	movs	r2, #1
 80097c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2224      	movs	r2, #36	@ 0x24
 80097ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f022 0201 	bic.w	r2, r2, #1
 80097e4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80097ec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2200      	movs	r2, #0
 80097f2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	68fa      	ldr	r2, [r7, #12]
 80097fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2220      	movs	r2, #32
 8009800:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2200      	movs	r2, #0
 8009808:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800980c:	2300      	movs	r3, #0
}
 800980e:	4618      	mov	r0, r3
 8009810:	3714      	adds	r7, #20
 8009812:	46bd      	mov	sp, r7
 8009814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009818:	4770      	bx	lr

0800981a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800981a:	b580      	push	{r7, lr}
 800981c:	b084      	sub	sp, #16
 800981e:	af00      	add	r7, sp, #0
 8009820:	6078      	str	r0, [r7, #4]
 8009822:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800982a:	2b01      	cmp	r3, #1
 800982c:	d101      	bne.n	8009832 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800982e:	2302      	movs	r3, #2
 8009830:	e02d      	b.n	800988e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2201      	movs	r2, #1
 8009836:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2224      	movs	r2, #36	@ 0x24
 800983e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f022 0201 	bic.w	r2, r2, #1
 8009858:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	689b      	ldr	r3, [r3, #8]
 8009860:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	683a      	ldr	r2, [r7, #0]
 800986a:	430a      	orrs	r2, r1
 800986c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f000 f850 	bl	8009914 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	68fa      	ldr	r2, [r7, #12]
 800987a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2220      	movs	r2, #32
 8009880:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2200      	movs	r2, #0
 8009888:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800988c:	2300      	movs	r3, #0
}
 800988e:	4618      	mov	r0, r3
 8009890:	3710      	adds	r7, #16
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}

08009896 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009896:	b580      	push	{r7, lr}
 8009898:	b084      	sub	sp, #16
 800989a:	af00      	add	r7, sp, #0
 800989c:	6078      	str	r0, [r7, #4]
 800989e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80098a6:	2b01      	cmp	r3, #1
 80098a8:	d101      	bne.n	80098ae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80098aa:	2302      	movs	r3, #2
 80098ac:	e02d      	b.n	800990a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2201      	movs	r2, #1
 80098b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2224      	movs	r2, #36	@ 0x24
 80098ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	681a      	ldr	r2, [r3, #0]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f022 0201 	bic.w	r2, r2, #1
 80098d4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	689b      	ldr	r3, [r3, #8]
 80098dc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	683a      	ldr	r2, [r7, #0]
 80098e6:	430a      	orrs	r2, r1
 80098e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f000 f812 	bl	8009914 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	68fa      	ldr	r2, [r7, #12]
 80098f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2220      	movs	r2, #32
 80098fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2200      	movs	r2, #0
 8009904:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009908:	2300      	movs	r3, #0
}
 800990a:	4618      	mov	r0, r3
 800990c:	3710      	adds	r7, #16
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}
	...

08009914 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009914:	b480      	push	{r7}
 8009916:	b085      	sub	sp, #20
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009920:	2b00      	cmp	r3, #0
 8009922:	d108      	bne.n	8009936 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2201      	movs	r2, #1
 8009928:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2201      	movs	r2, #1
 8009930:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009934:	e031      	b.n	800999a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009936:	2308      	movs	r3, #8
 8009938:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800993a:	2308      	movs	r3, #8
 800993c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	689b      	ldr	r3, [r3, #8]
 8009944:	0e5b      	lsrs	r3, r3, #25
 8009946:	b2db      	uxtb	r3, r3
 8009948:	f003 0307 	and.w	r3, r3, #7
 800994c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	689b      	ldr	r3, [r3, #8]
 8009954:	0f5b      	lsrs	r3, r3, #29
 8009956:	b2db      	uxtb	r3, r3
 8009958:	f003 0307 	and.w	r3, r3, #7
 800995c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800995e:	7bbb      	ldrb	r3, [r7, #14]
 8009960:	7b3a      	ldrb	r2, [r7, #12]
 8009962:	4911      	ldr	r1, [pc, #68]	@ (80099a8 <UARTEx_SetNbDataToProcess+0x94>)
 8009964:	5c8a      	ldrb	r2, [r1, r2]
 8009966:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800996a:	7b3a      	ldrb	r2, [r7, #12]
 800996c:	490f      	ldr	r1, [pc, #60]	@ (80099ac <UARTEx_SetNbDataToProcess+0x98>)
 800996e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009970:	fb93 f3f2 	sdiv	r3, r3, r2
 8009974:	b29a      	uxth	r2, r3
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800997c:	7bfb      	ldrb	r3, [r7, #15]
 800997e:	7b7a      	ldrb	r2, [r7, #13]
 8009980:	4909      	ldr	r1, [pc, #36]	@ (80099a8 <UARTEx_SetNbDataToProcess+0x94>)
 8009982:	5c8a      	ldrb	r2, [r1, r2]
 8009984:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009988:	7b7a      	ldrb	r2, [r7, #13]
 800998a:	4908      	ldr	r1, [pc, #32]	@ (80099ac <UARTEx_SetNbDataToProcess+0x98>)
 800998c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800998e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009992:	b29a      	uxth	r2, r3
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800999a:	bf00      	nop
 800999c:	3714      	adds	r7, #20
 800999e:	46bd      	mov	sp, r7
 80099a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a4:	4770      	bx	lr
 80099a6:	bf00      	nop
 80099a8:	0800aaf8 	.word	0x0800aaf8
 80099ac:	0800ab00 	.word	0x0800ab00

080099b0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b08b      	sub	sp, #44	@ 0x2c
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	60f8      	str	r0, [r7, #12]
 80099b8:	60b9      	str	r1, [r7, #8]
 80099ba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681a      	ldr	r2, [r3, #0]
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	fa93 f3a3 	rbit	r3, r3
 80099ca:	613b      	str	r3, [r7, #16]
  return result;
 80099cc:	693b      	ldr	r3, [r7, #16]
 80099ce:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80099d0:	69bb      	ldr	r3, [r7, #24]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d101      	bne.n	80099da <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80099d6:	2320      	movs	r3, #32
 80099d8:	e003      	b.n	80099e2 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80099da:	69bb      	ldr	r3, [r7, #24]
 80099dc:	fab3 f383 	clz	r3, r3
 80099e0:	b2db      	uxtb	r3, r3
 80099e2:	005b      	lsls	r3, r3, #1
 80099e4:	2103      	movs	r1, #3
 80099e6:	fa01 f303 	lsl.w	r3, r1, r3
 80099ea:	43db      	mvns	r3, r3
 80099ec:	401a      	ands	r2, r3
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80099f2:	6a3b      	ldr	r3, [r7, #32]
 80099f4:	fa93 f3a3 	rbit	r3, r3
 80099f8:	61fb      	str	r3, [r7, #28]
  return result;
 80099fa:	69fb      	ldr	r3, [r7, #28]
 80099fc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80099fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d101      	bne.n	8009a08 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8009a04:	2320      	movs	r3, #32
 8009a06:	e003      	b.n	8009a10 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8009a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a0a:	fab3 f383 	clz	r3, r3
 8009a0e:	b2db      	uxtb	r3, r3
 8009a10:	005b      	lsls	r3, r3, #1
 8009a12:	6879      	ldr	r1, [r7, #4]
 8009a14:	fa01 f303 	lsl.w	r3, r1, r3
 8009a18:	431a      	orrs	r2, r3
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	601a      	str	r2, [r3, #0]
}
 8009a1e:	bf00      	nop
 8009a20:	372c      	adds	r7, #44	@ 0x2c
 8009a22:	46bd      	mov	sp, r7
 8009a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a28:	4770      	bx	lr

08009a2a <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8009a2a:	b480      	push	{r7}
 8009a2c:	b085      	sub	sp, #20
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	60f8      	str	r0, [r7, #12]
 8009a32:	60b9      	str	r1, [r7, #8]
 8009a34:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	685a      	ldr	r2, [r3, #4]
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	43db      	mvns	r3, r3
 8009a3e:	401a      	ands	r2, r3
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	6879      	ldr	r1, [r7, #4]
 8009a44:	fb01 f303 	mul.w	r3, r1, r3
 8009a48:	431a      	orrs	r2, r3
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	605a      	str	r2, [r3, #4]
}
 8009a4e:	bf00      	nop
 8009a50:	3714      	adds	r7, #20
 8009a52:	46bd      	mov	sp, r7
 8009a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a58:	4770      	bx	lr

08009a5a <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8009a5a:	b480      	push	{r7}
 8009a5c:	b08b      	sub	sp, #44	@ 0x2c
 8009a5e:	af00      	add	r7, sp, #0
 8009a60:	60f8      	str	r0, [r7, #12]
 8009a62:	60b9      	str	r1, [r7, #8]
 8009a64:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	689a      	ldr	r2, [r3, #8]
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	fa93 f3a3 	rbit	r3, r3
 8009a74:	613b      	str	r3, [r7, #16]
  return result;
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009a7a:	69bb      	ldr	r3, [r7, #24]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d101      	bne.n	8009a84 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8009a80:	2320      	movs	r3, #32
 8009a82:	e003      	b.n	8009a8c <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8009a84:	69bb      	ldr	r3, [r7, #24]
 8009a86:	fab3 f383 	clz	r3, r3
 8009a8a:	b2db      	uxtb	r3, r3
 8009a8c:	005b      	lsls	r3, r3, #1
 8009a8e:	2103      	movs	r1, #3
 8009a90:	fa01 f303 	lsl.w	r3, r1, r3
 8009a94:	43db      	mvns	r3, r3
 8009a96:	401a      	ands	r2, r3
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a9c:	6a3b      	ldr	r3, [r7, #32]
 8009a9e:	fa93 f3a3 	rbit	r3, r3
 8009aa2:	61fb      	str	r3, [r7, #28]
  return result;
 8009aa4:	69fb      	ldr	r3, [r7, #28]
 8009aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d101      	bne.n	8009ab2 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8009aae:	2320      	movs	r3, #32
 8009ab0:	e003      	b.n	8009aba <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8009ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab4:	fab3 f383 	clz	r3, r3
 8009ab8:	b2db      	uxtb	r3, r3
 8009aba:	005b      	lsls	r3, r3, #1
 8009abc:	6879      	ldr	r1, [r7, #4]
 8009abe:	fa01 f303 	lsl.w	r3, r1, r3
 8009ac2:	431a      	orrs	r2, r3
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8009ac8:	bf00      	nop
 8009aca:	372c      	adds	r7, #44	@ 0x2c
 8009acc:	46bd      	mov	sp, r7
 8009ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad2:	4770      	bx	lr

08009ad4 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	b08b      	sub	sp, #44	@ 0x2c
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	60b9      	str	r1, [r7, #8]
 8009ade:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	68da      	ldr	r2, [r3, #12]
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ae8:	697b      	ldr	r3, [r7, #20]
 8009aea:	fa93 f3a3 	rbit	r3, r3
 8009aee:	613b      	str	r3, [r7, #16]
  return result;
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009af4:	69bb      	ldr	r3, [r7, #24]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d101      	bne.n	8009afe <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8009afa:	2320      	movs	r3, #32
 8009afc:	e003      	b.n	8009b06 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8009afe:	69bb      	ldr	r3, [r7, #24]
 8009b00:	fab3 f383 	clz	r3, r3
 8009b04:	b2db      	uxtb	r3, r3
 8009b06:	005b      	lsls	r3, r3, #1
 8009b08:	2103      	movs	r1, #3
 8009b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8009b0e:	43db      	mvns	r3, r3
 8009b10:	401a      	ands	r2, r3
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b16:	6a3b      	ldr	r3, [r7, #32]
 8009b18:	fa93 f3a3 	rbit	r3, r3
 8009b1c:	61fb      	str	r3, [r7, #28]
  return result;
 8009b1e:	69fb      	ldr	r3, [r7, #28]
 8009b20:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d101      	bne.n	8009b2c <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8009b28:	2320      	movs	r3, #32
 8009b2a:	e003      	b.n	8009b34 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8009b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b2e:	fab3 f383 	clz	r3, r3
 8009b32:	b2db      	uxtb	r3, r3
 8009b34:	005b      	lsls	r3, r3, #1
 8009b36:	6879      	ldr	r1, [r7, #4]
 8009b38:	fa01 f303 	lsl.w	r3, r1, r3
 8009b3c:	431a      	orrs	r2, r3
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	60da      	str	r2, [r3, #12]
}
 8009b42:	bf00      	nop
 8009b44:	372c      	adds	r7, #44	@ 0x2c
 8009b46:	46bd      	mov	sp, r7
 8009b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4c:	4770      	bx	lr

08009b4e <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8009b4e:	b480      	push	{r7}
 8009b50:	b08b      	sub	sp, #44	@ 0x2c
 8009b52:	af00      	add	r7, sp, #0
 8009b54:	60f8      	str	r0, [r7, #12]
 8009b56:	60b9      	str	r1, [r7, #8]
 8009b58:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	6a1a      	ldr	r2, [r3, #32]
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	fa93 f3a3 	rbit	r3, r3
 8009b68:	613b      	str	r3, [r7, #16]
  return result;
 8009b6a:	693b      	ldr	r3, [r7, #16]
 8009b6c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009b6e:	69bb      	ldr	r3, [r7, #24]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d101      	bne.n	8009b78 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8009b74:	2320      	movs	r3, #32
 8009b76:	e003      	b.n	8009b80 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8009b78:	69bb      	ldr	r3, [r7, #24]
 8009b7a:	fab3 f383 	clz	r3, r3
 8009b7e:	b2db      	uxtb	r3, r3
 8009b80:	009b      	lsls	r3, r3, #2
 8009b82:	210f      	movs	r1, #15
 8009b84:	fa01 f303 	lsl.w	r3, r1, r3
 8009b88:	43db      	mvns	r3, r3
 8009b8a:	401a      	ands	r2, r3
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b90:	6a3b      	ldr	r3, [r7, #32]
 8009b92:	fa93 f3a3 	rbit	r3, r3
 8009b96:	61fb      	str	r3, [r7, #28]
  return result;
 8009b98:	69fb      	ldr	r3, [r7, #28]
 8009b9a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d101      	bne.n	8009ba6 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8009ba2:	2320      	movs	r3, #32
 8009ba4:	e003      	b.n	8009bae <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8009ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ba8:	fab3 f383 	clz	r3, r3
 8009bac:	b2db      	uxtb	r3, r3
 8009bae:	009b      	lsls	r3, r3, #2
 8009bb0:	6879      	ldr	r1, [r7, #4]
 8009bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8009bb6:	431a      	orrs	r2, r3
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8009bbc:	bf00      	nop
 8009bbe:	372c      	adds	r7, #44	@ 0x2c
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc6:	4770      	bx	lr

08009bc8 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8009bc8:	b480      	push	{r7}
 8009bca:	b08b      	sub	sp, #44	@ 0x2c
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	60f8      	str	r0, [r7, #12]
 8009bd0:	60b9      	str	r1, [r7, #8]
 8009bd2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	0a1b      	lsrs	r3, r3, #8
 8009bdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009bde:	697b      	ldr	r3, [r7, #20]
 8009be0:	fa93 f3a3 	rbit	r3, r3
 8009be4:	613b      	str	r3, [r7, #16]
  return result;
 8009be6:	693b      	ldr	r3, [r7, #16]
 8009be8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009bea:	69bb      	ldr	r3, [r7, #24]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d101      	bne.n	8009bf4 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8009bf0:	2320      	movs	r3, #32
 8009bf2:	e003      	b.n	8009bfc <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8009bf4:	69bb      	ldr	r3, [r7, #24]
 8009bf6:	fab3 f383 	clz	r3, r3
 8009bfa:	b2db      	uxtb	r3, r3
 8009bfc:	009b      	lsls	r3, r3, #2
 8009bfe:	210f      	movs	r1, #15
 8009c00:	fa01 f303 	lsl.w	r3, r1, r3
 8009c04:	43db      	mvns	r3, r3
 8009c06:	401a      	ands	r2, r3
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	0a1b      	lsrs	r3, r3, #8
 8009c0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c0e:	6a3b      	ldr	r3, [r7, #32]
 8009c10:	fa93 f3a3 	rbit	r3, r3
 8009c14:	61fb      	str	r3, [r7, #28]
  return result;
 8009c16:	69fb      	ldr	r3, [r7, #28]
 8009c18:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d101      	bne.n	8009c24 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8009c20:	2320      	movs	r3, #32
 8009c22:	e003      	b.n	8009c2c <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8009c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c26:	fab3 f383 	clz	r3, r3
 8009c2a:	b2db      	uxtb	r3, r3
 8009c2c:	009b      	lsls	r3, r3, #2
 8009c2e:	6879      	ldr	r1, [r7, #4]
 8009c30:	fa01 f303 	lsl.w	r3, r1, r3
 8009c34:	431a      	orrs	r2, r3
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8009c3a:	bf00      	nop
 8009c3c:	372c      	adds	r7, #44	@ 0x2c
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c44:	4770      	bx	lr

08009c46 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8009c46:	b580      	push	{r7, lr}
 8009c48:	b088      	sub	sp, #32
 8009c4a:	af00      	add	r7, sp, #0
 8009c4c:	6078      	str	r0, [r7, #4]
 8009c4e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	fa93 f3a3 	rbit	r3, r3
 8009c5c:	60fb      	str	r3, [r7, #12]
  return result;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d101      	bne.n	8009c6c <LL_GPIO_Init+0x26>
    return 32U;
 8009c68:	2320      	movs	r3, #32
 8009c6a:	e003      	b.n	8009c74 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8009c6c:	697b      	ldr	r3, [r7, #20]
 8009c6e:	fab3 f383 	clz	r3, r3
 8009c72:	b2db      	uxtb	r3, r3
 8009c74:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8009c76:	e048      	b.n	8009d0a <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	681a      	ldr	r2, [r3, #0]
 8009c7c:	2101      	movs	r1, #1
 8009c7e:	69fb      	ldr	r3, [r7, #28]
 8009c80:	fa01 f303 	lsl.w	r3, r1, r3
 8009c84:	4013      	ands	r3, r2
 8009c86:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8009c88:	69bb      	ldr	r3, [r7, #24]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d03a      	beq.n	8009d04 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	685b      	ldr	r3, [r3, #4]
 8009c92:	2b01      	cmp	r3, #1
 8009c94:	d003      	beq.n	8009c9e <LL_GPIO_Init+0x58>
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	685b      	ldr	r3, [r3, #4]
 8009c9a:	2b02      	cmp	r3, #2
 8009c9c:	d10e      	bne.n	8009cbc <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	689b      	ldr	r3, [r3, #8]
 8009ca2:	461a      	mov	r2, r3
 8009ca4:	69b9      	ldr	r1, [r7, #24]
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f7ff fed7 	bl	8009a5a <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	6819      	ldr	r1, [r3, #0]
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	68db      	ldr	r3, [r3, #12]
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	6878      	ldr	r0, [r7, #4]
 8009cb8:	f7ff feb7 	bl	8009a2a <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8009cbc:	683b      	ldr	r3, [r7, #0]
 8009cbe:	691b      	ldr	r3, [r3, #16]
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	69b9      	ldr	r1, [r7, #24]
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f7ff ff05 	bl	8009ad4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	685b      	ldr	r3, [r3, #4]
 8009cce:	2b02      	cmp	r3, #2
 8009cd0:	d111      	bne.n	8009cf6 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8009cd2:	69bb      	ldr	r3, [r7, #24]
 8009cd4:	2bff      	cmp	r3, #255	@ 0xff
 8009cd6:	d807      	bhi.n	8009ce8 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	695b      	ldr	r3, [r3, #20]
 8009cdc:	461a      	mov	r2, r3
 8009cde:	69b9      	ldr	r1, [r7, #24]
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f7ff ff34 	bl	8009b4e <LL_GPIO_SetAFPin_0_7>
 8009ce6:	e006      	b.n	8009cf6 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	695b      	ldr	r3, [r3, #20]
 8009cec:	461a      	mov	r2, r3
 8009cee:	69b9      	ldr	r1, [r7, #24]
 8009cf0:	6878      	ldr	r0, [r7, #4]
 8009cf2:	f7ff ff69 	bl	8009bc8 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	685b      	ldr	r3, [r3, #4]
 8009cfa:	461a      	mov	r2, r3
 8009cfc:	69b9      	ldr	r1, [r7, #24]
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f7ff fe56 	bl	80099b0 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8009d04:	69fb      	ldr	r3, [r7, #28]
 8009d06:	3301      	adds	r3, #1
 8009d08:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	681a      	ldr	r2, [r3, #0]
 8009d0e:	69fb      	ldr	r3, [r7, #28]
 8009d10:	fa22 f303 	lsr.w	r3, r2, r3
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d1af      	bne.n	8009c78 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8009d18:	2300      	movs	r3, #0
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3720      	adds	r7, #32
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}

08009d22 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8009d22:	b480      	push	{r7}
 8009d24:	b085      	sub	sp, #20
 8009d26:	af00      	add	r7, sp, #0
 8009d28:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009d2a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009d2e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009d36:	b29a      	uxth	r2, r3
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	43db      	mvns	r3, r3
 8009d3e:	b29b      	uxth	r3, r3
 8009d40:	4013      	ands	r3, r2
 8009d42:	b29a      	uxth	r2, r3
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009d4a:	2300      	movs	r3, #0
}
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	3714      	adds	r7, #20
 8009d50:	46bd      	mov	sp, r7
 8009d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d56:	4770      	bx	lr

08009d58 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	b085      	sub	sp, #20
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	60f8      	str	r0, [r7, #12]
 8009d60:	1d3b      	adds	r3, r7, #4
 8009d62:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2201      	movs	r2, #1
 8009d6a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2200      	movs	r2, #0
 8009d72:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2200      	movs	r2, #0
 8009d82:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8009d86:	2300      	movs	r3, #0
}
 8009d88:	4618      	mov	r0, r3
 8009d8a:	3714      	adds	r7, #20
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d92:	4770      	bx	lr

08009d94 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b0ac      	sub	sp, #176	@ 0xb0
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	785b      	ldrb	r3, [r3, #1]
 8009da2:	2b01      	cmp	r3, #1
 8009da4:	f040 84ca 	bne.w	800a73c <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	699a      	ldr	r2, [r3, #24]
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	691b      	ldr	r3, [r3, #16]
 8009db0:	429a      	cmp	r2, r3
 8009db2:	d904      	bls.n	8009dbe <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	691b      	ldr	r3, [r3, #16]
 8009db8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009dbc:	e003      	b.n	8009dc6 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	699b      	ldr	r3, [r3, #24]
 8009dc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	7b1b      	ldrb	r3, [r3, #12]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d122      	bne.n	8009e14 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	6959      	ldr	r1, [r3, #20]
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	88da      	ldrh	r2, [r3, #6]
 8009dd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009dda:	b29b      	uxth	r3, r3
 8009ddc:	6878      	ldr	r0, [r7, #4]
 8009dde:	f000 fdac 	bl	800a93a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	613b      	str	r3, [r7, #16]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009dec:	b29b      	uxth	r3, r3
 8009dee:	461a      	mov	r2, r3
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	4413      	add	r3, r2
 8009df4:	613b      	str	r3, [r7, #16]
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	781b      	ldrb	r3, [r3, #0]
 8009dfa:	00da      	lsls	r2, r3, #3
 8009dfc:	693b      	ldr	r3, [r7, #16]
 8009dfe:	4413      	add	r3, r2
 8009e00:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009e04:	60fb      	str	r3, [r7, #12]
 8009e06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e0a:	b29a      	uxth	r2, r3
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	801a      	strh	r2, [r3, #0]
 8009e10:	f000 bc6f 	b.w	800a6f2 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	78db      	ldrb	r3, [r3, #3]
 8009e18:	2b02      	cmp	r3, #2
 8009e1a:	f040 831e 	bne.w	800a45a <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	6a1a      	ldr	r2, [r3, #32]
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	691b      	ldr	r3, [r3, #16]
 8009e26:	429a      	cmp	r2, r3
 8009e28:	f240 82cf 	bls.w	800a3ca <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009e2c:	687a      	ldr	r2, [r7, #4]
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	781b      	ldrb	r3, [r3, #0]
 8009e32:	009b      	lsls	r3, r3, #2
 8009e34:	4413      	add	r3, r2
 8009e36:	881b      	ldrh	r3, [r3, #0]
 8009e38:	b29b      	uxth	r3, r3
 8009e3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e42:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009e46:	687a      	ldr	r2, [r7, #4]
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	781b      	ldrb	r3, [r3, #0]
 8009e4c:	009b      	lsls	r3, r3, #2
 8009e4e:	441a      	add	r2, r3
 8009e50:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009e54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e5c:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8009e60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e64:	b29b      	uxth	r3, r3
 8009e66:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	6a1a      	ldr	r2, [r3, #32]
 8009e6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e70:	1ad2      	subs	r2, r2, r3
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009e76:	687a      	ldr	r2, [r7, #4]
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	781b      	ldrb	r3, [r3, #0]
 8009e7c:	009b      	lsls	r3, r3, #2
 8009e7e:	4413      	add	r3, r2
 8009e80:	881b      	ldrh	r3, [r3, #0]
 8009e82:	b29b      	uxth	r3, r3
 8009e84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	f000 814f 	beq.w	800a12c <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	785b      	ldrb	r3, [r3, #1]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d16b      	bne.n	8009f72 <USB_EPStartXfer+0x1de>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ea4:	b29b      	uxth	r3, r3
 8009ea6:	461a      	mov	r2, r3
 8009ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eaa:	4413      	add	r3, r2
 8009eac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	781b      	ldrb	r3, [r3, #0]
 8009eb2:	00da      	lsls	r2, r3, #3
 8009eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eb6:	4413      	add	r3, r2
 8009eb8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009ebc:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec0:	881b      	ldrh	r3, [r3, #0]
 8009ec2:	b29b      	uxth	r3, r3
 8009ec4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009ec8:	b29a      	uxth	r2, r3
 8009eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ecc:	801a      	strh	r2, [r3, #0]
 8009ece:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d10a      	bne.n	8009eec <USB_EPStartXfer+0x158>
 8009ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed8:	881b      	ldrh	r3, [r3, #0]
 8009eda:	b29b      	uxth	r3, r3
 8009edc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ee0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ee4:	b29a      	uxth	r2, r3
 8009ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ee8:	801a      	strh	r2, [r3, #0]
 8009eea:	e05b      	b.n	8009fa4 <USB_EPStartXfer+0x210>
 8009eec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ef0:	2b3e      	cmp	r3, #62	@ 0x3e
 8009ef2:	d81c      	bhi.n	8009f2e <USB_EPStartXfer+0x19a>
 8009ef4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ef8:	085b      	lsrs	r3, r3, #1
 8009efa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009efe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f02:	f003 0301 	and.w	r3, r3, #1
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d004      	beq.n	8009f14 <USB_EPStartXfer+0x180>
 8009f0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009f0e:	3301      	adds	r3, #1
 8009f10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f16:	881b      	ldrh	r3, [r3, #0]
 8009f18:	b29a      	uxth	r2, r3
 8009f1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009f1e:	b29b      	uxth	r3, r3
 8009f20:	029b      	lsls	r3, r3, #10
 8009f22:	b29b      	uxth	r3, r3
 8009f24:	4313      	orrs	r3, r2
 8009f26:	b29a      	uxth	r2, r3
 8009f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f2a:	801a      	strh	r2, [r3, #0]
 8009f2c:	e03a      	b.n	8009fa4 <USB_EPStartXfer+0x210>
 8009f2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f32:	095b      	lsrs	r3, r3, #5
 8009f34:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009f38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f3c:	f003 031f 	and.w	r3, r3, #31
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d104      	bne.n	8009f4e <USB_EPStartXfer+0x1ba>
 8009f44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009f48:	3b01      	subs	r3, #1
 8009f4a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f50:	881b      	ldrh	r3, [r3, #0]
 8009f52:	b29a      	uxth	r2, r3
 8009f54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009f58:	b29b      	uxth	r3, r3
 8009f5a:	029b      	lsls	r3, r3, #10
 8009f5c:	b29b      	uxth	r3, r3
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	b29b      	uxth	r3, r3
 8009f62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f6a:	b29a      	uxth	r2, r3
 8009f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f6e:	801a      	strh	r2, [r3, #0]
 8009f70:	e018      	b.n	8009fa4 <USB_EPStartXfer+0x210>
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	785b      	ldrb	r3, [r3, #1]
 8009f76:	2b01      	cmp	r3, #1
 8009f78:	d114      	bne.n	8009fa4 <USB_EPStartXfer+0x210>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009f80:	b29b      	uxth	r3, r3
 8009f82:	461a      	mov	r2, r3
 8009f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f86:	4413      	add	r3, r2
 8009f88:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	781b      	ldrb	r3, [r3, #0]
 8009f8e:	00da      	lsls	r2, r3, #3
 8009f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f92:	4413      	add	r3, r2
 8009f94:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f9e:	b29a      	uxth	r2, r3
 8009fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fa2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	895b      	ldrh	r3, [r3, #10]
 8009fa8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	6959      	ldr	r1, [r3, #20]
 8009fb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fb4:	b29b      	uxth	r3, r3
 8009fb6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f000 fcbd 	bl	800a93a <USB_WritePMA>
            ep->xfer_buff += len;
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	695a      	ldr	r2, [r3, #20]
 8009fc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fc8:	441a      	add	r2, r3
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	6a1a      	ldr	r2, [r3, #32]
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	691b      	ldr	r3, [r3, #16]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d907      	bls.n	8009fea <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	6a1a      	ldr	r2, [r3, #32]
 8009fde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fe2:	1ad2      	subs	r2, r2, r3
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	621a      	str	r2, [r3, #32]
 8009fe8:	e006      	b.n	8009ff8 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	6a1b      	ldr	r3, [r3, #32]
 8009fee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	785b      	ldrb	r3, [r3, #1]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d16b      	bne.n	800a0d8 <USB_EPStartXfer+0x344>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	61bb      	str	r3, [r7, #24]
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a00a:	b29b      	uxth	r3, r3
 800a00c:	461a      	mov	r2, r3
 800a00e:	69bb      	ldr	r3, [r7, #24]
 800a010:	4413      	add	r3, r2
 800a012:	61bb      	str	r3, [r7, #24]
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	781b      	ldrb	r3, [r3, #0]
 800a018:	00da      	lsls	r2, r3, #3
 800a01a:	69bb      	ldr	r3, [r7, #24]
 800a01c:	4413      	add	r3, r2
 800a01e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a022:	617b      	str	r3, [r7, #20]
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	881b      	ldrh	r3, [r3, #0]
 800a028:	b29b      	uxth	r3, r3
 800a02a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a02e:	b29a      	uxth	r2, r3
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	801a      	strh	r2, [r3, #0]
 800a034:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d10a      	bne.n	800a052 <USB_EPStartXfer+0x2be>
 800a03c:	697b      	ldr	r3, [r7, #20]
 800a03e:	881b      	ldrh	r3, [r3, #0]
 800a040:	b29b      	uxth	r3, r3
 800a042:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a046:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a04a:	b29a      	uxth	r2, r3
 800a04c:	697b      	ldr	r3, [r7, #20]
 800a04e:	801a      	strh	r2, [r3, #0]
 800a050:	e05d      	b.n	800a10e <USB_EPStartXfer+0x37a>
 800a052:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a056:	2b3e      	cmp	r3, #62	@ 0x3e
 800a058:	d81c      	bhi.n	800a094 <USB_EPStartXfer+0x300>
 800a05a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a05e:	085b      	lsrs	r3, r3, #1
 800a060:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a064:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a068:	f003 0301 	and.w	r3, r3, #1
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d004      	beq.n	800a07a <USB_EPStartXfer+0x2e6>
 800a070:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a074:	3301      	adds	r3, #1
 800a076:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	881b      	ldrh	r3, [r3, #0]
 800a07e:	b29a      	uxth	r2, r3
 800a080:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a084:	b29b      	uxth	r3, r3
 800a086:	029b      	lsls	r3, r3, #10
 800a088:	b29b      	uxth	r3, r3
 800a08a:	4313      	orrs	r3, r2
 800a08c:	b29a      	uxth	r2, r3
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	801a      	strh	r2, [r3, #0]
 800a092:	e03c      	b.n	800a10e <USB_EPStartXfer+0x37a>
 800a094:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a098:	095b      	lsrs	r3, r3, #5
 800a09a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a09e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0a2:	f003 031f 	and.w	r3, r3, #31
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d104      	bne.n	800a0b4 <USB_EPStartXfer+0x320>
 800a0aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a0ae:	3b01      	subs	r3, #1
 800a0b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	881b      	ldrh	r3, [r3, #0]
 800a0b8:	b29a      	uxth	r2, r3
 800a0ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	029b      	lsls	r3, r3, #10
 800a0c2:	b29b      	uxth	r3, r3
 800a0c4:	4313      	orrs	r3, r2
 800a0c6:	b29b      	uxth	r3, r3
 800a0c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a0cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a0d0:	b29a      	uxth	r2, r3
 800a0d2:	697b      	ldr	r3, [r7, #20]
 800a0d4:	801a      	strh	r2, [r3, #0]
 800a0d6:	e01a      	b.n	800a10e <USB_EPStartXfer+0x37a>
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	785b      	ldrb	r3, [r3, #1]
 800a0dc:	2b01      	cmp	r3, #1
 800a0de:	d116      	bne.n	800a10e <USB_EPStartXfer+0x37a>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	623b      	str	r3, [r7, #32]
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a0ea:	b29b      	uxth	r3, r3
 800a0ec:	461a      	mov	r2, r3
 800a0ee:	6a3b      	ldr	r3, [r7, #32]
 800a0f0:	4413      	add	r3, r2
 800a0f2:	623b      	str	r3, [r7, #32]
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	781b      	ldrb	r3, [r3, #0]
 800a0f8:	00da      	lsls	r2, r3, #3
 800a0fa:	6a3b      	ldr	r3, [r7, #32]
 800a0fc:	4413      	add	r3, r2
 800a0fe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a102:	61fb      	str	r3, [r7, #28]
 800a104:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a108:	b29a      	uxth	r2, r3
 800a10a:	69fb      	ldr	r3, [r7, #28]
 800a10c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	891b      	ldrh	r3, [r3, #8]
 800a112:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	6959      	ldr	r1, [r3, #20]
 800a11a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a11e:	b29b      	uxth	r3, r3
 800a120:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f000 fc08 	bl	800a93a <USB_WritePMA>
 800a12a:	e2e2      	b.n	800a6f2 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	785b      	ldrb	r3, [r3, #1]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d16b      	bne.n	800a20c <USB_EPStartXfer+0x478>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a13e:	b29b      	uxth	r3, r3
 800a140:	461a      	mov	r2, r3
 800a142:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a144:	4413      	add	r3, r2
 800a146:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	781b      	ldrb	r3, [r3, #0]
 800a14c:	00da      	lsls	r2, r3, #3
 800a14e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a150:	4413      	add	r3, r2
 800a152:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a156:	647b      	str	r3, [r7, #68]	@ 0x44
 800a158:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a15a:	881b      	ldrh	r3, [r3, #0]
 800a15c:	b29b      	uxth	r3, r3
 800a15e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a162:	b29a      	uxth	r2, r3
 800a164:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a166:	801a      	strh	r2, [r3, #0]
 800a168:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d10a      	bne.n	800a186 <USB_EPStartXfer+0x3f2>
 800a170:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a172:	881b      	ldrh	r3, [r3, #0]
 800a174:	b29b      	uxth	r3, r3
 800a176:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a17a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a17e:	b29a      	uxth	r2, r3
 800a180:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a182:	801a      	strh	r2, [r3, #0]
 800a184:	e05d      	b.n	800a242 <USB_EPStartXfer+0x4ae>
 800a186:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a18a:	2b3e      	cmp	r3, #62	@ 0x3e
 800a18c:	d81c      	bhi.n	800a1c8 <USB_EPStartXfer+0x434>
 800a18e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a192:	085b      	lsrs	r3, r3, #1
 800a194:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a198:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a19c:	f003 0301 	and.w	r3, r3, #1
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d004      	beq.n	800a1ae <USB_EPStartXfer+0x41a>
 800a1a4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a1a8:	3301      	adds	r3, #1
 800a1aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a1ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1b0:	881b      	ldrh	r3, [r3, #0]
 800a1b2:	b29a      	uxth	r2, r3
 800a1b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a1b8:	b29b      	uxth	r3, r3
 800a1ba:	029b      	lsls	r3, r3, #10
 800a1bc:	b29b      	uxth	r3, r3
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	b29a      	uxth	r2, r3
 800a1c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1c4:	801a      	strh	r2, [r3, #0]
 800a1c6:	e03c      	b.n	800a242 <USB_EPStartXfer+0x4ae>
 800a1c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1cc:	095b      	lsrs	r3, r3, #5
 800a1ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a1d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1d6:	f003 031f 	and.w	r3, r3, #31
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d104      	bne.n	800a1e8 <USB_EPStartXfer+0x454>
 800a1de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a1e2:	3b01      	subs	r3, #1
 800a1e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a1e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1ea:	881b      	ldrh	r3, [r3, #0]
 800a1ec:	b29a      	uxth	r2, r3
 800a1ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a1f2:	b29b      	uxth	r3, r3
 800a1f4:	029b      	lsls	r3, r3, #10
 800a1f6:	b29b      	uxth	r3, r3
 800a1f8:	4313      	orrs	r3, r2
 800a1fa:	b29b      	uxth	r3, r3
 800a1fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a200:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a204:	b29a      	uxth	r2, r3
 800a206:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a208:	801a      	strh	r2, [r3, #0]
 800a20a:	e01a      	b.n	800a242 <USB_EPStartXfer+0x4ae>
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	785b      	ldrb	r3, [r3, #1]
 800a210:	2b01      	cmp	r3, #1
 800a212:	d116      	bne.n	800a242 <USB_EPStartXfer+0x4ae>
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	653b      	str	r3, [r7, #80]	@ 0x50
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a21e:	b29b      	uxth	r3, r3
 800a220:	461a      	mov	r2, r3
 800a222:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a224:	4413      	add	r3, r2
 800a226:	653b      	str	r3, [r7, #80]	@ 0x50
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	781b      	ldrb	r3, [r3, #0]
 800a22c:	00da      	lsls	r2, r3, #3
 800a22e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a230:	4413      	add	r3, r2
 800a232:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a236:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a238:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a23c:	b29a      	uxth	r2, r3
 800a23e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a240:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	891b      	ldrh	r3, [r3, #8]
 800a246:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	6959      	ldr	r1, [r3, #20]
 800a24e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a252:	b29b      	uxth	r3, r3
 800a254:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f000 fb6e 	bl	800a93a <USB_WritePMA>
            ep->xfer_buff += len;
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	695a      	ldr	r2, [r3, #20]
 800a262:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a266:	441a      	add	r2, r3
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	6a1a      	ldr	r2, [r3, #32]
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	691b      	ldr	r3, [r3, #16]
 800a274:	429a      	cmp	r2, r3
 800a276:	d907      	bls.n	800a288 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	6a1a      	ldr	r2, [r3, #32]
 800a27c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a280:	1ad2      	subs	r2, r2, r3
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	621a      	str	r2, [r3, #32]
 800a286:	e006      	b.n	800a296 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	6a1b      	ldr	r3, [r3, #32]
 800a28c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	2200      	movs	r2, #0
 800a294:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	643b      	str	r3, [r7, #64]	@ 0x40
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	785b      	ldrb	r3, [r3, #1]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d16b      	bne.n	800a37a <USB_EPStartXfer+0x5e6>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a2ac:	b29b      	uxth	r3, r3
 800a2ae:	461a      	mov	r2, r3
 800a2b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2b2:	4413      	add	r3, r2
 800a2b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	781b      	ldrb	r3, [r3, #0]
 800a2ba:	00da      	lsls	r2, r3, #3
 800a2bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2be:	4413      	add	r3, r2
 800a2c0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a2c4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2c8:	881b      	ldrh	r3, [r3, #0]
 800a2ca:	b29b      	uxth	r3, r3
 800a2cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a2d0:	b29a      	uxth	r2, r3
 800a2d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2d4:	801a      	strh	r2, [r3, #0]
 800a2d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d10a      	bne.n	800a2f4 <USB_EPStartXfer+0x560>
 800a2de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2e0:	881b      	ldrh	r3, [r3, #0]
 800a2e2:	b29b      	uxth	r3, r3
 800a2e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a2e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a2ec:	b29a      	uxth	r2, r3
 800a2ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2f0:	801a      	strh	r2, [r3, #0]
 800a2f2:	e05b      	b.n	800a3ac <USB_EPStartXfer+0x618>
 800a2f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2f8:	2b3e      	cmp	r3, #62	@ 0x3e
 800a2fa:	d81c      	bhi.n	800a336 <USB_EPStartXfer+0x5a2>
 800a2fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a300:	085b      	lsrs	r3, r3, #1
 800a302:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a306:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a30a:	f003 0301 	and.w	r3, r3, #1
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d004      	beq.n	800a31c <USB_EPStartXfer+0x588>
 800a312:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a316:	3301      	adds	r3, #1
 800a318:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a31c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a31e:	881b      	ldrh	r3, [r3, #0]
 800a320:	b29a      	uxth	r2, r3
 800a322:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a326:	b29b      	uxth	r3, r3
 800a328:	029b      	lsls	r3, r3, #10
 800a32a:	b29b      	uxth	r3, r3
 800a32c:	4313      	orrs	r3, r2
 800a32e:	b29a      	uxth	r2, r3
 800a330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a332:	801a      	strh	r2, [r3, #0]
 800a334:	e03a      	b.n	800a3ac <USB_EPStartXfer+0x618>
 800a336:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a33a:	095b      	lsrs	r3, r3, #5
 800a33c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a340:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a344:	f003 031f 	and.w	r3, r3, #31
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d104      	bne.n	800a356 <USB_EPStartXfer+0x5c2>
 800a34c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a350:	3b01      	subs	r3, #1
 800a352:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a358:	881b      	ldrh	r3, [r3, #0]
 800a35a:	b29a      	uxth	r2, r3
 800a35c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a360:	b29b      	uxth	r3, r3
 800a362:	029b      	lsls	r3, r3, #10
 800a364:	b29b      	uxth	r3, r3
 800a366:	4313      	orrs	r3, r2
 800a368:	b29b      	uxth	r3, r3
 800a36a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a36e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a372:	b29a      	uxth	r2, r3
 800a374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a376:	801a      	strh	r2, [r3, #0]
 800a378:	e018      	b.n	800a3ac <USB_EPStartXfer+0x618>
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	785b      	ldrb	r3, [r3, #1]
 800a37e:	2b01      	cmp	r3, #1
 800a380:	d114      	bne.n	800a3ac <USB_EPStartXfer+0x618>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a388:	b29b      	uxth	r3, r3
 800a38a:	461a      	mov	r2, r3
 800a38c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a38e:	4413      	add	r3, r2
 800a390:	643b      	str	r3, [r7, #64]	@ 0x40
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	00da      	lsls	r2, r3, #3
 800a398:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a39a:	4413      	add	r3, r2
 800a39c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a3a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3a6:	b29a      	uxth	r2, r3
 800a3a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3aa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	895b      	ldrh	r3, [r3, #10]
 800a3b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	6959      	ldr	r1, [r3, #20]
 800a3b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3bc:	b29b      	uxth	r3, r3
 800a3be:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f000 fab9 	bl	800a93a <USB_WritePMA>
 800a3c8:	e193      	b.n	800a6f2 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	6a1b      	ldr	r3, [r3, #32]
 800a3ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800a3d2:	687a      	ldr	r2, [r7, #4]
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	781b      	ldrb	r3, [r3, #0]
 800a3d8:	009b      	lsls	r3, r3, #2
 800a3da:	4413      	add	r3, r2
 800a3dc:	881b      	ldrh	r3, [r3, #0]
 800a3de:	b29b      	uxth	r3, r3
 800a3e0:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a3e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3e8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800a3ec:	687a      	ldr	r2, [r7, #4]
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	781b      	ldrb	r3, [r3, #0]
 800a3f2:	009b      	lsls	r3, r3, #2
 800a3f4:	441a      	add	r2, r3
 800a3f6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800a3fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a3fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a402:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a40a:	b29b      	uxth	r3, r3
 800a40c:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a418:	b29b      	uxth	r3, r3
 800a41a:	461a      	mov	r2, r3
 800a41c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a41e:	4413      	add	r3, r2
 800a420:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	781b      	ldrb	r3, [r3, #0]
 800a426:	00da      	lsls	r2, r3, #3
 800a428:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a42a:	4413      	add	r3, r2
 800a42c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a430:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a432:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a436:	b29a      	uxth	r2, r3
 800a438:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a43a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	891b      	ldrh	r3, [r3, #8]
 800a440:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	6959      	ldr	r1, [r3, #20]
 800a448:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a44c:	b29b      	uxth	r3, r3
 800a44e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 fa71 	bl	800a93a <USB_WritePMA>
 800a458:	e14b      	b.n	800a6f2 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	6a1a      	ldr	r2, [r3, #32]
 800a45e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a462:	1ad2      	subs	r2, r2, r3
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a468:	687a      	ldr	r2, [r7, #4]
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	781b      	ldrb	r3, [r3, #0]
 800a46e:	009b      	lsls	r3, r3, #2
 800a470:	4413      	add	r3, r2
 800a472:	881b      	ldrh	r3, [r3, #0]
 800a474:	b29b      	uxth	r3, r3
 800a476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	f000 809a 	beq.w	800a5b4 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	673b      	str	r3, [r7, #112]	@ 0x70
 800a484:	683b      	ldr	r3, [r7, #0]
 800a486:	785b      	ldrb	r3, [r3, #1]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d16b      	bne.n	800a564 <USB_EPStartXfer+0x7d0>
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a496:	b29b      	uxth	r3, r3
 800a498:	461a      	mov	r2, r3
 800a49a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a49c:	4413      	add	r3, r2
 800a49e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	781b      	ldrb	r3, [r3, #0]
 800a4a4:	00da      	lsls	r2, r3, #3
 800a4a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a4a8:	4413      	add	r3, r2
 800a4aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a4ae:	667b      	str	r3, [r7, #100]	@ 0x64
 800a4b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4b2:	881b      	ldrh	r3, [r3, #0]
 800a4b4:	b29b      	uxth	r3, r3
 800a4b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a4ba:	b29a      	uxth	r2, r3
 800a4bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4be:	801a      	strh	r2, [r3, #0]
 800a4c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d10a      	bne.n	800a4de <USB_EPStartXfer+0x74a>
 800a4c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4ca:	881b      	ldrh	r3, [r3, #0]
 800a4cc:	b29b      	uxth	r3, r3
 800a4ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a4d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a4d6:	b29a      	uxth	r2, r3
 800a4d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4da:	801a      	strh	r2, [r3, #0]
 800a4dc:	e05b      	b.n	800a596 <USB_EPStartXfer+0x802>
 800a4de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4e2:	2b3e      	cmp	r3, #62	@ 0x3e
 800a4e4:	d81c      	bhi.n	800a520 <USB_EPStartXfer+0x78c>
 800a4e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4ea:	085b      	lsrs	r3, r3, #1
 800a4ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a4f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4f4:	f003 0301 	and.w	r3, r3, #1
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d004      	beq.n	800a506 <USB_EPStartXfer+0x772>
 800a4fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a500:	3301      	adds	r3, #1
 800a502:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a506:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a508:	881b      	ldrh	r3, [r3, #0]
 800a50a:	b29a      	uxth	r2, r3
 800a50c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a510:	b29b      	uxth	r3, r3
 800a512:	029b      	lsls	r3, r3, #10
 800a514:	b29b      	uxth	r3, r3
 800a516:	4313      	orrs	r3, r2
 800a518:	b29a      	uxth	r2, r3
 800a51a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a51c:	801a      	strh	r2, [r3, #0]
 800a51e:	e03a      	b.n	800a596 <USB_EPStartXfer+0x802>
 800a520:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a524:	095b      	lsrs	r3, r3, #5
 800a526:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a52a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a52e:	f003 031f 	and.w	r3, r3, #31
 800a532:	2b00      	cmp	r3, #0
 800a534:	d104      	bne.n	800a540 <USB_EPStartXfer+0x7ac>
 800a536:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a53a:	3b01      	subs	r3, #1
 800a53c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a540:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a542:	881b      	ldrh	r3, [r3, #0]
 800a544:	b29a      	uxth	r2, r3
 800a546:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a54a:	b29b      	uxth	r3, r3
 800a54c:	029b      	lsls	r3, r3, #10
 800a54e:	b29b      	uxth	r3, r3
 800a550:	4313      	orrs	r3, r2
 800a552:	b29b      	uxth	r3, r3
 800a554:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a558:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a55c:	b29a      	uxth	r2, r3
 800a55e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a560:	801a      	strh	r2, [r3, #0]
 800a562:	e018      	b.n	800a596 <USB_EPStartXfer+0x802>
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	785b      	ldrb	r3, [r3, #1]
 800a568:	2b01      	cmp	r3, #1
 800a56a:	d114      	bne.n	800a596 <USB_EPStartXfer+0x802>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a572:	b29b      	uxth	r3, r3
 800a574:	461a      	mov	r2, r3
 800a576:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a578:	4413      	add	r3, r2
 800a57a:	673b      	str	r3, [r7, #112]	@ 0x70
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	781b      	ldrb	r3, [r3, #0]
 800a580:	00da      	lsls	r2, r3, #3
 800a582:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a584:	4413      	add	r3, r2
 800a586:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a58a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a58c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a590:	b29a      	uxth	r2, r3
 800a592:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a594:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	895b      	ldrh	r3, [r3, #10]
 800a59a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	6959      	ldr	r1, [r3, #20]
 800a5a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5a6:	b29b      	uxth	r3, r3
 800a5a8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f000 f9c4 	bl	800a93a <USB_WritePMA>
 800a5b2:	e09e      	b.n	800a6f2 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	785b      	ldrb	r3, [r3, #1]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d16b      	bne.n	800a694 <USB_EPStartXfer+0x900>
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a5c6:	b29b      	uxth	r3, r3
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a5cc:	4413      	add	r3, r2
 800a5ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	781b      	ldrb	r3, [r3, #0]
 800a5d4:	00da      	lsls	r2, r3, #3
 800a5d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a5d8:	4413      	add	r3, r2
 800a5da:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a5de:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a5e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a5e2:	881b      	ldrh	r3, [r3, #0]
 800a5e4:	b29b      	uxth	r3, r3
 800a5e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a5ea:	b29a      	uxth	r2, r3
 800a5ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a5ee:	801a      	strh	r2, [r3, #0]
 800a5f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d10a      	bne.n	800a60e <USB_EPStartXfer+0x87a>
 800a5f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a5fa:	881b      	ldrh	r3, [r3, #0]
 800a5fc:	b29b      	uxth	r3, r3
 800a5fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a602:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a606:	b29a      	uxth	r2, r3
 800a608:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a60a:	801a      	strh	r2, [r3, #0]
 800a60c:	e063      	b.n	800a6d6 <USB_EPStartXfer+0x942>
 800a60e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a612:	2b3e      	cmp	r3, #62	@ 0x3e
 800a614:	d81c      	bhi.n	800a650 <USB_EPStartXfer+0x8bc>
 800a616:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a61a:	085b      	lsrs	r3, r3, #1
 800a61c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a620:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a624:	f003 0301 	and.w	r3, r3, #1
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d004      	beq.n	800a636 <USB_EPStartXfer+0x8a2>
 800a62c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a630:	3301      	adds	r3, #1
 800a632:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a636:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a638:	881b      	ldrh	r3, [r3, #0]
 800a63a:	b29a      	uxth	r2, r3
 800a63c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a640:	b29b      	uxth	r3, r3
 800a642:	029b      	lsls	r3, r3, #10
 800a644:	b29b      	uxth	r3, r3
 800a646:	4313      	orrs	r3, r2
 800a648:	b29a      	uxth	r2, r3
 800a64a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a64c:	801a      	strh	r2, [r3, #0]
 800a64e:	e042      	b.n	800a6d6 <USB_EPStartXfer+0x942>
 800a650:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a654:	095b      	lsrs	r3, r3, #5
 800a656:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a65a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a65e:	f003 031f 	and.w	r3, r3, #31
 800a662:	2b00      	cmp	r3, #0
 800a664:	d104      	bne.n	800a670 <USB_EPStartXfer+0x8dc>
 800a666:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a66a:	3b01      	subs	r3, #1
 800a66c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a670:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a672:	881b      	ldrh	r3, [r3, #0]
 800a674:	b29a      	uxth	r2, r3
 800a676:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a67a:	b29b      	uxth	r3, r3
 800a67c:	029b      	lsls	r3, r3, #10
 800a67e:	b29b      	uxth	r3, r3
 800a680:	4313      	orrs	r3, r2
 800a682:	b29b      	uxth	r3, r3
 800a684:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a688:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a68c:	b29a      	uxth	r2, r3
 800a68e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a690:	801a      	strh	r2, [r3, #0]
 800a692:	e020      	b.n	800a6d6 <USB_EPStartXfer+0x942>
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	785b      	ldrb	r3, [r3, #1]
 800a698:	2b01      	cmp	r3, #1
 800a69a:	d11c      	bne.n	800a6d6 <USB_EPStartXfer+0x942>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a6a8:	b29b      	uxth	r3, r3
 800a6aa:	461a      	mov	r2, r3
 800a6ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a6b0:	4413      	add	r3, r2
 800a6b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	781b      	ldrb	r3, [r3, #0]
 800a6ba:	00da      	lsls	r2, r3, #3
 800a6bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a6c0:	4413      	add	r3, r2
 800a6c2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a6c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a6ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a6ce:	b29a      	uxth	r2, r3
 800a6d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a6d4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	891b      	ldrh	r3, [r3, #8]
 800a6da:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	6959      	ldr	r1, [r3, #20]
 800a6e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a6e6:	b29b      	uxth	r3, r3
 800a6e8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f000 f924 	bl	800a93a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a6f2:	687a      	ldr	r2, [r7, #4]
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	781b      	ldrb	r3, [r3, #0]
 800a6f8:	009b      	lsls	r3, r3, #2
 800a6fa:	4413      	add	r3, r2
 800a6fc:	881b      	ldrh	r3, [r3, #0]
 800a6fe:	b29b      	uxth	r3, r3
 800a700:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a704:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a708:	817b      	strh	r3, [r7, #10]
 800a70a:	897b      	ldrh	r3, [r7, #10]
 800a70c:	f083 0310 	eor.w	r3, r3, #16
 800a710:	817b      	strh	r3, [r7, #10]
 800a712:	897b      	ldrh	r3, [r7, #10]
 800a714:	f083 0320 	eor.w	r3, r3, #32
 800a718:	817b      	strh	r3, [r7, #10]
 800a71a:	687a      	ldr	r2, [r7, #4]
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	781b      	ldrb	r3, [r3, #0]
 800a720:	009b      	lsls	r3, r3, #2
 800a722:	441a      	add	r2, r3
 800a724:	897b      	ldrh	r3, [r7, #10]
 800a726:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a72a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a72e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a732:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a736:	b29b      	uxth	r3, r3
 800a738:	8013      	strh	r3, [r2, #0]
 800a73a:	e0d5      	b.n	800a8e8 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	7b1b      	ldrb	r3, [r3, #12]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d156      	bne.n	800a7f2 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	699b      	ldr	r3, [r3, #24]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d122      	bne.n	800a792 <USB_EPStartXfer+0x9fe>
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	78db      	ldrb	r3, [r3, #3]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d11e      	bne.n	800a792 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800a754:	687a      	ldr	r2, [r7, #4]
 800a756:	683b      	ldr	r3, [r7, #0]
 800a758:	781b      	ldrb	r3, [r3, #0]
 800a75a:	009b      	lsls	r3, r3, #2
 800a75c:	4413      	add	r3, r2
 800a75e:	881b      	ldrh	r3, [r3, #0]
 800a760:	b29b      	uxth	r3, r3
 800a762:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a766:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a76a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800a76e:	687a      	ldr	r2, [r7, #4]
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	781b      	ldrb	r3, [r3, #0]
 800a774:	009b      	lsls	r3, r3, #2
 800a776:	441a      	add	r2, r3
 800a778:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a77c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a780:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a784:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a78c:	b29b      	uxth	r3, r3
 800a78e:	8013      	strh	r3, [r2, #0]
 800a790:	e01d      	b.n	800a7ce <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	781b      	ldrb	r3, [r3, #0]
 800a798:	009b      	lsls	r3, r3, #2
 800a79a:	4413      	add	r3, r2
 800a79c:	881b      	ldrh	r3, [r3, #0]
 800a79e:	b29b      	uxth	r3, r3
 800a7a0:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a7a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7a8:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800a7ac:	687a      	ldr	r2, [r7, #4]
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	781b      	ldrb	r3, [r3, #0]
 800a7b2:	009b      	lsls	r3, r3, #2
 800a7b4:	441a      	add	r2, r3
 800a7b6:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800a7ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7ca:	b29b      	uxth	r3, r3
 800a7cc:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	699a      	ldr	r2, [r3, #24]
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	691b      	ldr	r3, [r3, #16]
 800a7d6:	429a      	cmp	r2, r3
 800a7d8:	d907      	bls.n	800a7ea <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	699a      	ldr	r2, [r3, #24]
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	691b      	ldr	r3, [r3, #16]
 800a7e2:	1ad2      	subs	r2, r2, r3
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	619a      	str	r2, [r3, #24]
 800a7e8:	e054      	b.n	800a894 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	619a      	str	r2, [r3, #24]
 800a7f0:	e050      	b.n	800a894 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	78db      	ldrb	r3, [r3, #3]
 800a7f6:	2b02      	cmp	r3, #2
 800a7f8:	d142      	bne.n	800a880 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	69db      	ldr	r3, [r3, #28]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d048      	beq.n	800a894 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a802:	687a      	ldr	r2, [r7, #4]
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	781b      	ldrb	r3, [r3, #0]
 800a808:	009b      	lsls	r3, r3, #2
 800a80a:	4413      	add	r3, r2
 800a80c:	881b      	ldrh	r3, [r3, #0]
 800a80e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a812:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a816:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d005      	beq.n	800a82a <USB_EPStartXfer+0xa96>
 800a81e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a826:	2b00      	cmp	r3, #0
 800a828:	d10b      	bne.n	800a842 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a82a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a82e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a832:	2b00      	cmp	r3, #0
 800a834:	d12e      	bne.n	800a894 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a836:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a83a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d128      	bne.n	800a894 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800a842:	687a      	ldr	r2, [r7, #4]
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	781b      	ldrb	r3, [r3, #0]
 800a848:	009b      	lsls	r3, r3, #2
 800a84a:	4413      	add	r3, r2
 800a84c:	881b      	ldrh	r3, [r3, #0]
 800a84e:	b29b      	uxth	r3, r3
 800a850:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a854:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a858:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800a85c:	687a      	ldr	r2, [r7, #4]
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	781b      	ldrb	r3, [r3, #0]
 800a862:	009b      	lsls	r3, r3, #2
 800a864:	441a      	add	r2, r3
 800a866:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800a86a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a86e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a872:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a876:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a87a:	b29b      	uxth	r3, r3
 800a87c:	8013      	strh	r3, [r2, #0]
 800a87e:	e009      	b.n	800a894 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	78db      	ldrb	r3, [r3, #3]
 800a884:	2b01      	cmp	r3, #1
 800a886:	d103      	bne.n	800a890 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	2200      	movs	r2, #0
 800a88c:	619a      	str	r2, [r3, #24]
 800a88e:	e001      	b.n	800a894 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800a890:	2301      	movs	r3, #1
 800a892:	e02a      	b.n	800a8ea <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a894:	687a      	ldr	r2, [r7, #4]
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	781b      	ldrb	r3, [r3, #0]
 800a89a:	009b      	lsls	r3, r3, #2
 800a89c:	4413      	add	r3, r2
 800a89e:	881b      	ldrh	r3, [r3, #0]
 800a8a0:	b29b      	uxth	r3, r3
 800a8a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a8a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8aa:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a8ae:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a8b2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a8b6:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a8ba:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a8be:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a8c2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a8c6:	687a      	ldr	r2, [r7, #4]
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	009b      	lsls	r3, r3, #2
 800a8ce:	441a      	add	r2, r3
 800a8d0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a8d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8e4:	b29b      	uxth	r3, r3
 800a8e6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a8e8:	2300      	movs	r3, #0
}
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	37b0      	adds	r7, #176	@ 0xb0
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}

0800a8f2 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a8f2:	b480      	push	{r7}
 800a8f4:	b083      	sub	sp, #12
 800a8f6:	af00      	add	r7, sp, #0
 800a8f8:	6078      	str	r0, [r7, #4]
 800a8fa:	460b      	mov	r3, r1
 800a8fc:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800a8fe:	78fb      	ldrb	r3, [r7, #3]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d103      	bne.n	800a90c <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2280      	movs	r2, #128	@ 0x80
 800a908:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800a90c:	2300      	movs	r3, #0
}
 800a90e:	4618      	mov	r0, r3
 800a910:	370c      	adds	r7, #12
 800a912:	46bd      	mov	sp, r7
 800a914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a918:	4770      	bx	lr

0800a91a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800a91a:	b480      	push	{r7}
 800a91c:	b085      	sub	sp, #20
 800a91e:	af00      	add	r7, sp, #0
 800a920:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a928:	b29b      	uxth	r3, r3
 800a92a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a92c:	68fb      	ldr	r3, [r7, #12]
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3714      	adds	r7, #20
 800a932:	46bd      	mov	sp, r7
 800a934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a938:	4770      	bx	lr

0800a93a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a93a:	b480      	push	{r7}
 800a93c:	b08b      	sub	sp, #44	@ 0x2c
 800a93e:	af00      	add	r7, sp, #0
 800a940:	60f8      	str	r0, [r7, #12]
 800a942:	60b9      	str	r1, [r7, #8]
 800a944:	4611      	mov	r1, r2
 800a946:	461a      	mov	r2, r3
 800a948:	460b      	mov	r3, r1
 800a94a:	80fb      	strh	r3, [r7, #6]
 800a94c:	4613      	mov	r3, r2
 800a94e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a950:	88bb      	ldrh	r3, [r7, #4]
 800a952:	3301      	adds	r3, #1
 800a954:	085b      	lsrs	r3, r3, #1
 800a956:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a960:	88fa      	ldrh	r2, [r7, #6]
 800a962:	697b      	ldr	r3, [r7, #20]
 800a964:	4413      	add	r3, r2
 800a966:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a96a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a96c:	69bb      	ldr	r3, [r7, #24]
 800a96e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a970:	e01b      	b.n	800a9aa <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800a972:	69fb      	ldr	r3, [r7, #28]
 800a974:	781b      	ldrb	r3, [r3, #0]
 800a976:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800a978:	69fb      	ldr	r3, [r7, #28]
 800a97a:	3301      	adds	r3, #1
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	021b      	lsls	r3, r3, #8
 800a980:	b21a      	sxth	r2, r3
 800a982:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a986:	4313      	orrs	r3, r2
 800a988:	b21b      	sxth	r3, r3
 800a98a:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800a98c:	6a3b      	ldr	r3, [r7, #32]
 800a98e:	8a7a      	ldrh	r2, [r7, #18]
 800a990:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a992:	6a3b      	ldr	r3, [r7, #32]
 800a994:	3302      	adds	r3, #2
 800a996:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800a998:	69fb      	ldr	r3, [r7, #28]
 800a99a:	3301      	adds	r3, #1
 800a99c:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800a99e:	69fb      	ldr	r3, [r7, #28]
 800a9a0:	3301      	adds	r3, #1
 800a9a2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a9a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9a6:	3b01      	subs	r3, #1
 800a9a8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d1e0      	bne.n	800a972 <USB_WritePMA+0x38>
  }
}
 800a9b0:	bf00      	nop
 800a9b2:	bf00      	nop
 800a9b4:	372c      	adds	r7, #44	@ 0x2c
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr

0800a9be <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a9be:	b480      	push	{r7}
 800a9c0:	b08b      	sub	sp, #44	@ 0x2c
 800a9c2:	af00      	add	r7, sp, #0
 800a9c4:	60f8      	str	r0, [r7, #12]
 800a9c6:	60b9      	str	r1, [r7, #8]
 800a9c8:	4611      	mov	r1, r2
 800a9ca:	461a      	mov	r2, r3
 800a9cc:	460b      	mov	r3, r1
 800a9ce:	80fb      	strh	r3, [r7, #6]
 800a9d0:	4613      	mov	r3, r2
 800a9d2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a9d4:	88bb      	ldrh	r3, [r7, #4]
 800a9d6:	085b      	lsrs	r3, r3, #1
 800a9d8:	b29b      	uxth	r3, r3
 800a9da:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a9e4:	88fa      	ldrh	r2, [r7, #6]
 800a9e6:	697b      	ldr	r3, [r7, #20]
 800a9e8:	4413      	add	r3, r2
 800a9ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a9ee:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a9f0:	69bb      	ldr	r3, [r7, #24]
 800a9f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9f4:	e018      	b.n	800aa28 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800a9f6:	6a3b      	ldr	r3, [r7, #32]
 800a9f8:	881b      	ldrh	r3, [r3, #0]
 800a9fa:	b29b      	uxth	r3, r3
 800a9fc:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a9fe:	6a3b      	ldr	r3, [r7, #32]
 800aa00:	3302      	adds	r3, #2
 800aa02:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800aa04:	693b      	ldr	r3, [r7, #16]
 800aa06:	b2da      	uxtb	r2, r3
 800aa08:	69fb      	ldr	r3, [r7, #28]
 800aa0a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	3301      	adds	r3, #1
 800aa10:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800aa12:	693b      	ldr	r3, [r7, #16]
 800aa14:	0a1b      	lsrs	r3, r3, #8
 800aa16:	b2da      	uxtb	r2, r3
 800aa18:	69fb      	ldr	r3, [r7, #28]
 800aa1a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800aa1c:	69fb      	ldr	r3, [r7, #28]
 800aa1e:	3301      	adds	r3, #1
 800aa20:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800aa22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa24:	3b01      	subs	r3, #1
 800aa26:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d1e3      	bne.n	800a9f6 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800aa2e:	88bb      	ldrh	r3, [r7, #4]
 800aa30:	f003 0301 	and.w	r3, r3, #1
 800aa34:	b29b      	uxth	r3, r3
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d007      	beq.n	800aa4a <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800aa3a:	6a3b      	ldr	r3, [r7, #32]
 800aa3c:	881b      	ldrh	r3, [r3, #0]
 800aa3e:	b29b      	uxth	r3, r3
 800aa40:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800aa42:	693b      	ldr	r3, [r7, #16]
 800aa44:	b2da      	uxtb	r2, r3
 800aa46:	69fb      	ldr	r3, [r7, #28]
 800aa48:	701a      	strb	r2, [r3, #0]
  }
}
 800aa4a:	bf00      	nop
 800aa4c:	372c      	adds	r7, #44	@ 0x2c
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa54:	4770      	bx	lr

0800aa56 <memset>:
 800aa56:	4402      	add	r2, r0
 800aa58:	4603      	mov	r3, r0
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d100      	bne.n	800aa60 <memset+0xa>
 800aa5e:	4770      	bx	lr
 800aa60:	f803 1b01 	strb.w	r1, [r3], #1
 800aa64:	e7f9      	b.n	800aa5a <memset+0x4>
	...

0800aa68 <__libc_init_array>:
 800aa68:	b570      	push	{r4, r5, r6, lr}
 800aa6a:	4d0d      	ldr	r5, [pc, #52]	@ (800aaa0 <__libc_init_array+0x38>)
 800aa6c:	4c0d      	ldr	r4, [pc, #52]	@ (800aaa4 <__libc_init_array+0x3c>)
 800aa6e:	1b64      	subs	r4, r4, r5
 800aa70:	10a4      	asrs	r4, r4, #2
 800aa72:	2600      	movs	r6, #0
 800aa74:	42a6      	cmp	r6, r4
 800aa76:	d109      	bne.n	800aa8c <__libc_init_array+0x24>
 800aa78:	4d0b      	ldr	r5, [pc, #44]	@ (800aaa8 <__libc_init_array+0x40>)
 800aa7a:	4c0c      	ldr	r4, [pc, #48]	@ (800aaac <__libc_init_array+0x44>)
 800aa7c:	f000 f818 	bl	800aab0 <_init>
 800aa80:	1b64      	subs	r4, r4, r5
 800aa82:	10a4      	asrs	r4, r4, #2
 800aa84:	2600      	movs	r6, #0
 800aa86:	42a6      	cmp	r6, r4
 800aa88:	d105      	bne.n	800aa96 <__libc_init_array+0x2e>
 800aa8a:	bd70      	pop	{r4, r5, r6, pc}
 800aa8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa90:	4798      	blx	r3
 800aa92:	3601      	adds	r6, #1
 800aa94:	e7ee      	b.n	800aa74 <__libc_init_array+0xc>
 800aa96:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa9a:	4798      	blx	r3
 800aa9c:	3601      	adds	r6, #1
 800aa9e:	e7f2      	b.n	800aa86 <__libc_init_array+0x1e>
 800aaa0:	0800ab10 	.word	0x0800ab10
 800aaa4:	0800ab10 	.word	0x0800ab10
 800aaa8:	0800ab10 	.word	0x0800ab10
 800aaac:	0800ab14 	.word	0x0800ab14

0800aab0 <_init>:
 800aab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aab2:	bf00      	nop
 800aab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aab6:	bc08      	pop	{r3}
 800aab8:	469e      	mov	lr, r3
 800aaba:	4770      	bx	lr

0800aabc <_fini>:
 800aabc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aabe:	bf00      	nop
 800aac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aac2:	bc08      	pop	{r3}
 800aac4:	469e      	mov	lr, r3
 800aac6:	4770      	bx	lr
