// Seed: 3996362933
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    output wor id_9,
    input supply0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output wand id_13,
    output uwire id_14,
    input supply1 id_15,
    output tri id_16,
    input supply1 id_17,
    output wire id_18,
    output wire id_19,
    input tri0 id_20,
    input tri1 id_21,
    output uwire id_22,
    input tri0 id_23,
    input tri1 id_24,
    input tri id_25,
    output tri0 id_26,
    output supply1 id_27,
    input tri0 id_28,
    input supply0 id_29,
    output supply1 id_30,
    output wor id_31
);
  assign id_13 = 1;
  wire id_33;
  wire id_34;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri1 id_5,
    input supply0 id_6
);
  wire id_8 = id_3;
  module_0(
      id_8,
      id_0,
      id_5,
      id_5,
      id_6,
      id_4,
      id_1,
      id_6,
      id_3,
      id_5,
      id_0,
      id_8,
      id_6,
      id_8,
      id_2,
      id_8,
      id_5,
      id_8,
      id_8,
      id_8,
      id_4,
      id_3,
      id_8,
      id_4,
      id_8,
      id_8,
      id_5,
      id_5,
      id_0,
      id_4,
      id_5,
      id_8
  );
endmodule
