--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise Z:/Lab07/Lab07.ise -intstyle
ise -v 3 -s 4 -xml ballgame ballgame.ncd -o ballgame.twr ballgame.pcf -ucf
ballgame.ucf

Design file:              ballgame.ncd
Physical constraint file: ballgame.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock iCLK_50
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PS2_CLK     |   -0.076(R)|    1.283(R)|iCLK_50_BUFGP     |   0.000|
PS2_DATA    |    0.387(R)|    0.899(R)|iCLK_50_BUFGP     |   0.000|
ROT_A       |    0.603(R)|    0.734(R)|iCLK_50_BUFGP     |   0.000|
ROT_B       |    0.224(R)|    1.037(R)|iCLK_50_BUFGP     |   0.000|
iSW3        |    3.420(R)|   -0.822(R)|iCLK_50_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock iCLK_50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
oLED<0>     |    8.551(R)|iCLK_50_BUFGP     |   0.000|
oLED<1>     |    8.799(R)|iCLK_50_BUFGP     |   0.000|
oLED<2>     |    8.726(R)|iCLK_50_BUFGP     |   0.000|
oLED<3>     |    8.533(R)|iCLK_50_BUFGP     |   0.000|
oVGA_B      |   26.667(R)|iCLK_50_BUFGP     |   0.000|
oVGA_G      |   26.615(R)|iCLK_50_BUFGP     |   0.000|
oVGA_R      |   26.615(R)|iCLK_50_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock iCLK_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK_50        |    6.619|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 29 18:54:22 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 97 MB



