0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Admin/Vivado_Udemy/Design Flow Part 2/Test5- 8 bit MUX- Nexys DDR4/Test5- 8 bit MUX- Nexys DDR4.sim/sim_1/impl/func/xsim/top_func_impl.v,1743357421,verilog,,C:/Users/Admin/Vivado_Udemy/Design Flow Part 2/Test5- 8 bit MUX- Nexys DDR4/Test5- 8 bit MUX- Nexys DDR4.srcs/sim_1/new/tb.v,,glbl;m81,,,,,,,,
C:/Users/Admin/Vivado_Udemy/Design Flow Part 2/Test5- 8 bit MUX- Nexys DDR4/Test5- 8 bit MUX- Nexys DDR4.srcs/sim_1/new/tb.v,1743356640,verilog,,,,top,,,,,,,,
