V 53
K 133777453000 test_sample_hold
F Case
Y 0
D 0 0 1700 1100
Z 1
i 86
N 9
J 600 670 2
J 600 690 3
J 700 690 2
S 2 3
L 650 690 10 0 3 0 1 0 VIN
S 1 2
N 66
J 350 340 3
J 450 340 2
J 350 320 2
S 1 2
S 3 1
N 64
J 350 190 2
J 350 220 2
S 1 2
N 37
J 1230 650 1
J 1070 650 2
S 2 1
L 1170 650 10 0 3 0 1 0 Z1
N 13
J 600 550 2
J 600 570 2
S 1 2
I 42 Electrical:GROUND 1 960 830 0 1 '
|R 18:15_4-18-03
C 43 2 1 0
N 57
J 1480 870 1
J 1380 870 2
S 2 1
L 1430 870 10 0 3 0 1 0 LINC
N 50
J 1200 870 3
J 1210 870 2
J 1170 890 3
J 1170 990 3
J 1200 890 3
J 1150 990 2
S 1 2
S 1 5
S 3 5
S 6 4
S 3 4
L 1170 950 10 0 3 0 1 0 SQ
I 2 Electrical:GROUND 1 600 550 0 1 '
|R 18:15_4-18-03
C 13 1 1 0
I 63 Electrical:GROUND 1 350 190 0 1 '
|R 18:15_4-18-03
C 64 1 1 0
N 69
J 660 420 3
J 1290 420 1
J 660 340 5
J 610 340 2
J 690 340 2
S 3 1
L 1240 430 10 0 3 0 1 0 X
S 1 2
S 4 3
S 3 5
N 74
J 870 380 3
J 1290 380 1
J 870 340 5
J 850 340 2
J 910 340 2
S 3 1
S 4 3
S 3 5
S 1 2
L 1240 380 10 0 3 0 1 0 INTX
N 76
J 1290 340 1
J 1070 340 2
S 2 1
L 1180 340 10 0 3 0 1 0 INTINTX
I 3 Electrical:V_SINE 1 600 670 0 1 '
|R 14:46_4-22-03
A 575 560 8 0 1 0 VHDL=EDULIB.V_SINE(IDEAL)
A 575 560 10 0 3 0 VHDL_GENERIC_AMPLITUDE=VOLTAGE:=1.0
A 575 560 10 0 3 0 VHDL_GENERIC_FREQ=REAL:=1.0
L 570 670 10 0 3 0 1 0 VSINE
A 600 630 10 0 3 3 REFDES=VSINE
C 13 2 2 0
C 9 1 1 0
I 58 Electrical:V_PULSE 1 960 950 0 1 '
|R 14:46_4-22-03
A 935 840 10 0 3 0 VHDL_GENERIC_PULSE=VOLTAGE:=1.0
A 935 840 10 0 3 0 VHDL_GENERIC_AC_MAG=VOLTAGE:=0.0
A 935 840 10 0 3 0 VHDL_GENERIC_WIDTH=TIME:=100 MS
A 990 890 10 0 3 3 REFDES=VCLK
L 930 950 10 0 3 0 1 0 VCLK
A 935 840 8 0 4 0 VHDL=EDULIB.V_PULSE(IDEAL)
A 935 840 10 0 3 0 VHDL_GENERIC_PERIOD=TIME:=200 MS
C 43 1 2 0
C 48 3 1 0
I 45 SAMPLE_HOLD 1 990 950 0 1 '
|R 14:58_4-5-18
A 990 940 10 0 3 0 VHDL=WORK.SAMPLE_HOLD(DEFAULT)
L 990 940 10 0 3 0 0 0 SH1
A 990 940 10 0 3 0 REFDES=SH1
C 48 2 1 0
C 19 7 2 0
C 50 6 3 0
I 54 LINEARCOMBINATION 1 1210 830 0 1 '
|R 8:08_4-10-18
A 1210 820 10 0 3 0 VHDL_GENERIC_INITIAL=REAL:=0.0
A 1210 820 10 0 3 0 VHDL=WORK.LINEARCOMBINATION(DEFAULT)
L 1210 820 10 0 3 0 0 0 LINC
A 1210 820 10 0 3 0 REFDES=LINC
C 50 2 1 0
C 30 2 2 0
C 57 2 3 0
I 36 ZDELAY 1 910 610 0 1 '
|R 15:43_4-5-18
L 910 600 10 0 3 0 0 0 Z0
A 910 600 10 0 3 0 REFDES=Z0
A 910 600 10 0 3 0 VHDL_GENERIC_COUNT=INTEGER:=1
A 910 600 10 0 3 0 VHDL=WORK.ZDELAY(DEFAULT)
C 30 7 1 0
C 19 11 2 0
C 37 2 3 0
I 23 ZDELAY 1 910 530 0 1 '
|R 15:43_4-5-18
L 910 520 10 0 3 0 0 0 Z1
A 910 520 10 0 3 0 REFDES=Z1
A 910 520 10 0 3 0 VHDL_GENERIC_COUNT=INTEGER:=2
A 910 520 10 0 3 0 VHDL=WORK.ZDELAY(DEFAULT)
C 30 12 1 0
C 19 4 2 0
C 35 2 3 0
I 62 SAMPLE_HOLD 1 450 300 0 1 '
|R 14:58_4-5-18
A 450 290 10 0 3 0 VHDL=WORK.SAMPLE_HOLD(DEFAULT)
L 450 290 10 0 3 0 0 0 SH2
A 450 290 10 0 3 0 REFDES=SH2
C 66 2 1 0
C 19 13 2 0
C 69 4 3 0
I 59 MYINT 1 690 300 0 1 '
|R 8:30_4-10-18
A 690 290 10 0 3 0 VHDL=WORK.MYINT(DEFAULT)
L 690 290 10 0 3 0 0 0 INT0
A 690 290 10 0 3 0 REFDES=INT0
C 69 5 1 0
C 19 16 2 0
C 74 4 3 0
I 60 MYINT 1 910 300 0 1 '
|R 8:30_4-10-18
A 910 290 10 0 3 0 VHDL=WORK.MYINT(DEFAULT)
L 910 290 10 0 3 0 0 0 INT1
A 910 290 10 0 3 0 REFDES=INT1
C 74 5 1 0
C 19 21 2 0
C 76 2 3 0
I 61 Electrical:V_CONSTANT 1 350 320 0 1 '
|R 17:40_10-2-03
A 325 210 10 0 3 0 VHDL_GENERIC_LEVEL=VOLTAGE:=1.0
L 320 320 10 0 3 0 1 0 VDC
A 380 260 10 0 3 3 REFDES=VDC
C 64 2 2 0
C 66 3 1 0
I 1 SAMPLE_HOLD 1 700 650 0 1 '
|R 14:58_4-5-18
A 700 640 10 0 3 0 VHDL=WORK.SAMPLE_HOLD(DEFAULT)
L 700 640 10 0 3 0 0 0 SH0
A 700 640 10 0 3 0 REFDES=SH0
C 9 3 1 0
C 19 6 2 0
C 30 11 3 0
N 48
J 960 990 3
J 990 990 2
J 960 950 2
S 1 2
S 3 1
L 960 970 10 0 3 0 1 0 VCLK
N 30
J 1200 860 3
J 1210 860 2
J 1020 830 3
J 1200 830 3
J 1020 690 5
J 1240 690 1
J 910 650 2
J 880 570 3
J 880 650 5
J 880 690 5
J 860 690 2
J 910 570 2
S 5 6
L 1170 690 10 0 3 0 1 0 Z0
S 8 9
S 8 12
S 11 10
S 9 10
S 9 7
S 10 5
S 5 3
S 4 1
S 1 2
S 3 4
N 43
J 960 850 2
J 960 830 2
S 2 1
N 35
J 1230 570 1
J 1070 570 2
S 2 1
L 1140 570 10 0 3 0 1 0 Z2
I 5 Digital:CLOCK 1 250 360 0 1 '
|R 14:51_9-11-03
A 250 350 8 0 4 0 VHDL=EDULIB.CLOCK(IDEAL)
A 250 350 10 0 3 0 PINORDER=CLK_OUT
A 250 350 10 0 3 0 VHDL_GENERIC_PERIOD=TIME:=20 MS
L 250 400 10 0 3 0 1 0 CLK
A 250 320 10 0 3 3 REFDES=CLK
C 19 22 1 0
N 19
J 390 450 3
J 650 450 3
J 650 560 3
J 910 560 2
J 690 560 5
J 700 680 2
J 990 980 2
J 690 980 3
J 690 680 5
J 690 640 5
J 910 640 2
J 390 380 5
J 450 330 2
J 390 330 5
J 390 280 3
J 690 330 2
J 640 330 3
J 640 280 5
J 890 280 3
J 890 330 3
J 910 330 2
J 340 380 2
S 12 1
S 2 3
S 3 5
S 5 4
S 5 10
S 9 6
S 8 7
S 9 8
S 10 9
S 10 11
S 14 12
S 22 12
S 14 13
S 15 14
S 15 18
S 17 16
S 18 17
S 18 19
S 19 20
S 20 21
S 1 2
L 390 440 10 0 3 0 1 0 CLK
E
