git clone --depth 1 --no-tags https://github.com/Araav7/Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/424854587
git clone --depth 1 --no-tags https://github.com/Parth-Jain-2002/CS203_Project_SmartHome_Automation.git f:/verilog_sva_gh_scraper/data/full_repos/420723695
git clone --depth 1 --no-tags https://github.com/lashicr7/CS203-proj.git f:/verilog_sva_gh_scraper/data/full_repos/420699636
git clone --depth 1 --no-tags https://github.com/CrypticMessenger/Encryption-Decryption-using-MM.git f:/verilog_sva_gh_scraper/data/full_repos/420578571
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2015_final.git f:/verilog_sva_gh_scraper/data/full_repos/421349786
git clone --depth 1 --no-tags https://github.com/sahar-mhd/single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/423236819
git clone --depth 1 --no-tags https://github.com/thuhongxiaomi/SHA-256-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/423131174
git clone --depth 1 --no-tags https://github.com/ateff000/simple_uart.git f:/verilog_sva_gh_scraper/data/full_repos/421872524
git clone --depth 1 --no-tags https://github.com/saberebrn/computer-arch-lab.git f:/verilog_sva_gh_scraper/data/full_repos/423494612
git clone --depth 1 --no-tags https://github.com/DeKezster7/EEEPrac6.git f:/verilog_sva_gh_scraper/data/full_repos/423577761
git clone --depth 1 --no-tags https://github.com/charvibannur/4-bit-register-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/423776725
git clone --depth 1 --no-tags https://github.com/aenache99/ASC_Mihai.git f:/verilog_sva_gh_scraper/data/full_repos/423799324
git clone --depth 1 --no-tags https://github.com/AkhonaMsubo/Practicle-6.git f:/verilog_sva_gh_scraper/data/full_repos/423601578
git clone --depth 1 --no-tags https://github.com/amonbon/Digitales_II.git f:/verilog_sva_gh_scraper/data/full_repos/423675105
git clone --depth 1 --no-tags https://github.com/Ivansquark/risc5.git f:/verilog_sva_gh_scraper/data/full_repos/424683328
git clone --depth 1 --no-tags https://github.com/henanaaz/BTech-Project.git f:/verilog_sva_gh_scraper/data/full_repos/424880295
git clone --depth 1 --no-tags https://github.com/KevinChenWu/Proyect-1-Digital-2.git f:/verilog_sva_gh_scraper/data/full_repos/425529933
git clone --depth 1 --no-tags https://github.com/hclll/ca1101.git f:/verilog_sva_gh_scraper/data/full_repos/425771782
git clone --depth 1 --no-tags https://github.com/trinhgiahuy/verilogLanguageApplication.git f:/verilog_sva_gh_scraper/data/full_repos/424731998
git clone --depth 1 --no-tags https://github.com/mukhatarsheik/bemajorproject.git f:/verilog_sva_gh_scraper/data/full_repos/424825740
git clone --depth 1 --no-tags https://github.com/HashemKhaled/RISC-V_Processor_HB.git f:/verilog_sva_gh_scraper/data/full_repos/422965203
git clone --depth 1 --no-tags https://github.com/chkim1103/ksa-.git f:/verilog_sva_gh_scraper/data/full_repos/425780265
git clone --depth 1 --no-tags https://github.com/stineje/osu-toy-sram.git f:/verilog_sva_gh_scraper/data/full_repos/425063934
git clone --depth 1 --no-tags https://github.com/KyleNguyen711/EE178-LAB_1.git f:/verilog_sva_gh_scraper/data/full_repos/420875875
git clone --depth 1 --no-tags https://github.com/HiSandeep/project1.git f:/verilog_sva_gh_scraper/data/full_repos/421720968
git clone --depth 1 --no-tags https://github.com/manuelaandrade/EletronicaDigital.git f:/verilog_sva_gh_scraper/data/full_repos/420903385
git clone --depth 1 --no-tags https://github.com/JanmeetIITrpr/RSA-Cryptography-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/420753625
git clone --depth 1 --no-tags https://github.com/wcy-0312/verilog_lab.git f:/verilog_sva_gh_scraper/data/full_repos/422052793
git clone --depth 1 --no-tags https://github.com/aaryaapg/Verilog-HDL-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/421368450
git clone --depth 1 --no-tags https://github.com/nuthanre/Verilog-code---gates.git f:/verilog_sva_gh_scraper/data/full_repos/422649594
git clone --depth 1 --no-tags https://github.com/wasdfre/3-8-adder-and-digital-.git f:/verilog_sva_gh_scraper/data/full_repos/423128473
git clone --depth 1 --no-tags https://github.com/1z2s3e4v/CVSD-2021.git f:/verilog_sva_gh_scraper/data/full_repos/424521801
git clone --depth 1 --no-tags https://github.com/Guyutongxue/Design_of_Digital_Logic.git f:/verilog_sva_gh_scraper/data/full_repos/423781672
git clone --depth 1 --no-tags https://github.com/mrcromulent/Reaction_Timer.git f:/verilog_sva_gh_scraper/data/full_repos/423700374
git clone --depth 1 --no-tags https://github.com/omiya2106/SSCS_PICO_chip5.git f:/verilog_sva_gh_scraper/data/full_repos/423924606
git clone --depth 1 --no-tags https://github.com/HALxmont/SonarOnChipOK.git f:/verilog_sva_gh_scraper/data/full_repos/425966734
git clone --depth 1 --no-tags https://github.com/bluelove8939/Image-Processing-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/426287943
git clone --depth 1 --no-tags https://github.com/Dualock/Proyecto2_Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/426128223
git clone --depth 1 --no-tags https://github.com/AndreasBakke/DIC-project.git f:/verilog_sva_gh_scraper/data/full_repos/425275068
git clone --depth 1 --no-tags https://github.com/emlie/dic_h21.git f:/verilog_sva_gh_scraper/data/full_repos/425893367
git clone --depth 1 --no-tags https://github.com/seemown666/Practical_6_NDLSIM016_NPLSHA003.git f:/verilog_sva_gh_scraper/data/full_repos/424360393
git clone --depth 1 --no-tags https://github.com/AVeguilla/ENG2131-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/424313507
git clone --depth 1 --no-tags https://github.com/josdik/verilog_div.git f:/verilog_sva_gh_scraper/data/full_repos/423885486
git clone --depth 1 --no-tags https://github.com/hajrezvan/logic_lab.git f:/verilog_sva_gh_scraper/data/full_repos/425427469
git clone --depth 1 --no-tags https://github.com/Hola39e/MIPS_Multi_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/425175279
git clone --depth 1 --no-tags https://github.com/jschramk/ece554_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/423997286
git clone --depth 1 --no-tags https://github.com/alexandre-roque/NriscMonocycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/424271361
git clone --depth 1 --no-tags https://github.com/BlindQlouder/nextpnr-pcsclkdiv-issue.git f:/verilog_sva_gh_scraper/data/full_repos/426346009
git clone --depth 1 --no-tags https://github.com/Ramsesuct/EEE3096S-PRAC-6.git f:/verilog_sva_gh_scraper/data/full_repos/424736426
git clone --depth 1 --no-tags https://github.com/Daniel-Vindio/Arty-A7-35T.git f:/verilog_sva_gh_scraper/data/full_repos/426183490
git clone --depth 1 --no-tags https://github.com/Vaishnavi1627/LOW2HIGHspeeddatatransfer.git f:/verilog_sva_gh_scraper/data/full_repos/421695712
git clone --depth 1 --no-tags https://github.com/JFrancoCompE/CECS361-Digital-Design-Techniques-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/421279581
git clone --depth 1 --no-tags https://github.com/harry878710/Image_Processing-Display_Controller_CVSDproject.git f:/verilog_sva_gh_scraper/data/full_repos/421945157
git clone --depth 1 --no-tags https://github.com/TangentSplash/DSDL3.git f:/verilog_sva_gh_scraper/data/full_repos/421925281
git clone --depth 1 --no-tags https://github.com/ZolileMdingi/Prac_6.git f:/verilog_sva_gh_scraper/data/full_repos/423501389
git clone --depth 1 --no-tags https://github.com/RezaQavi-Git/CA-LAB1400.git f:/verilog_sva_gh_scraper/data/full_repos/423084779
git clone --depth 1 --no-tags https://github.com/timewh/i2c_master.git f:/verilog_sva_gh_scraper/data/full_repos/422842365
git clone --depth 1 --no-tags https://github.com/cata-upt/faculty.git f:/verilog_sva_gh_scraper/data/full_repos/422213831
git clone --depth 1 --no-tags https://github.com/HugoAhoy/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/426131678
git clone --depth 1 --no-tags https://github.com/khanghuypy2000/floatingpoint.git f:/verilog_sva_gh_scraper/data/full_repos/424089617
git clone --depth 1 --no-tags https://github.com/rejunity/zero-to-asic.git f:/verilog_sva_gh_scraper/data/full_repos/424703935
git clone --depth 1 --no-tags https://github.com/Jams1001/Proyecto_II_Digitales_II.git f:/verilog_sva_gh_scraper/data/full_repos/423499883
git clone --depth 1 --no-tags https://github.com/symmetryyyyy/fpu.git f:/verilog_sva_gh_scraper/data/full_repos/422935715
git clone --depth 1 --no-tags https://github.com/TorchTheo/Digital-Circuits-Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/423062559
git clone --depth 1 --no-tags https://github.com/NasihNazeem/Digital-Multimeter-Distance-Sensor.git f:/verilog_sva_gh_scraper/data/full_repos/422786144
git clone --depth 1 --no-tags https://github.com/Eriosies/Tangnano-ASCII2Morse.git f:/verilog_sva_gh_scraper/data/full_repos/424181172
git clone --depth 1 --no-tags https://github.com/miyo/bram_init_test.git f:/verilog_sva_gh_scraper/data/full_repos/425184613
git clone --depth 1 --no-tags https://github.com/David-Kaufman/Verilog-Simple-MultiCycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/425209353
git clone --depth 1 --no-tags https://github.com/ara1075/Fruit-80-Cipher-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/420752482
git clone --depth 1 --no-tags https://github.com/Adireign/Image_processing.git f:/verilog_sva_gh_scraper/data/full_repos/420702654
git clone --depth 1 --no-tags https://github.com/usk83/4bits_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/420833770
git clone --depth 1 --no-tags https://github.com/jacobkearin/verilog_automated_TestBench.git f:/verilog_sva_gh_scraper/data/full_repos/421955749
git clone --depth 1 --no-tags https://github.com/SouthernPark/ECE_550_full_processor.git f:/verilog_sva_gh_scraper/data/full_repos/422312427
git clone --depth 1 --no-tags https://github.com/fhideous/axi_buf_reg_verification.git f:/verilog_sva_gh_scraper/data/full_repos/422354471
git clone --depth 1 --no-tags https://github.com/220usamaahmed/LittleComputer.git f:/verilog_sva_gh_scraper/data/full_repos/422005379
git clone --depth 1 --no-tags https://github.com/AhmedSaidYuksek/islemci.git f:/verilog_sva_gh_scraper/data/full_repos/422837673
git clone --depth 1 --no-tags https://github.com/mrapi00/Simon_Game_Project.git f:/verilog_sva_gh_scraper/data/full_repos/423346431
git clone --depth 1 --no-tags https://github.com/arul2810/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/425522617
git clone --depth 1 --no-tags https://github.com/buddeiw/ece287fa21_finalproj.git f:/verilog_sva_gh_scraper/data/full_repos/425573648
git clone --depth 1 --no-tags https://github.com/krissch97/IC-project.git f:/verilog_sva_gh_scraper/data/full_repos/425307109
git clone --depth 1 --no-tags https://github.com/ayushiP27/CS203_Lab_5.git f:/verilog_sva_gh_scraper/data/full_repos/421506767
git clone --depth 1 --no-tags https://github.com/ahmednofal/caravel_jacaranda-8.git f:/verilog_sva_gh_scraper/data/full_repos/425928416
git clone --depth 1 --no-tags https://github.com/zhanghongce/ILA_AES.git f:/verilog_sva_gh_scraper/data/full_repos/421022627
git clone --depth 1 --no-tags https://github.com/dariosol/L0Tribe.git f:/verilog_sva_gh_scraper/data/full_repos/422264744
git clone --depth 1 --no-tags https://github.com/Kon-Leventos/OpenRoadTest.git f:/verilog_sva_gh_scraper/data/full_repos/422206613
git clone --depth 1 --no-tags https://github.com/alerntrk/VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/421799694
git clone --depth 1 --no-tags https://github.com/teodorapomenea/ram68x8_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/421812253
git clone --depth 1 --no-tags https://github.com/tharunj30/booths-mulriplication.git f:/verilog_sva_gh_scraper/data/full_repos/422306818
git clone --depth 1 --no-tags https://github.com/nuthanre/Multiplexer2-1.git f:/verilog_sva_gh_scraper/data/full_repos/422653843
git clone --depth 1 --no-tags https://github.com/syedmuzammil037/BE_Project.git f:/verilog_sva_gh_scraper/data/full_repos/422788321
git clone --depth 1 --no-tags https://github.com/Mokoghost/BUAA_CO.git f:/verilog_sva_gh_scraper/data/full_repos/421450529
git clone --depth 1 --no-tags https://github.com/mittal-prashant/Door-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/420606729
git clone --depth 1 --no-tags https://github.com/rohan2094/CS-203-Project.git f:/verilog_sva_gh_scraper/data/full_repos/420601126
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/DLX-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/420639474
git clone --depth 1 --no-tags https://github.com/Nireekshadrai/4-bit-register-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/423766282
git clone --depth 1 --no-tags https://github.com/SouravPall/CSE-458-Lab-Final.git f:/verilog_sva_gh_scraper/data/full_repos/422839517
git clone --depth 1 --no-tags https://github.com/mpbtruong/CME495.git f:/verilog_sva_gh_scraper/data/full_repos/424336297
git clone --depth 1 --no-tags https://github.com/Alterfoxy/DE0Experiments.git f:/verilog_sva_gh_scraper/data/full_repos/425166201
git clone --depth 1 --no-tags https://github.com/josdik/verilog_umult.git f:/verilog_sva_gh_scraper/data/full_repos/424074364
git clone --depth 1 --no-tags https://github.com/zhanghongce/ILA_Ridecore.git f:/verilog_sva_gh_scraper/data/full_repos/424834207
