var group__CMSIS__core__register =
[
    [ "Status and Control Registers", "group__CMSIS__CORE.html", "group__CMSIS__CORE" ],
    [ "Nested Vectored Interrupt Controller (NVIC)", "group__CMSIS__NVIC.html", "group__CMSIS__NVIC" ],
    [ "System Control Block (SCB)", "group__CMSIS__SCB.html", "group__CMSIS__SCB" ],
    [ "System Tick Timer (SysTick)", "group__CMSIS__SysTick.html", "group__CMSIS__SysTick" ],
    [ "Data Watchpoint and Trace (DWT)", "group__CMSIS__DWT.html", "group__CMSIS__DWT" ],
    [ "Trace Port Interface (TPI)", "group__CMSIS__TPI.html", "group__CMSIS__TPI" ],
    [ "Core Debug Registers (CoreDebug)", "group__CMSIS__CoreDebug.html", "group__CMSIS__CoreDebug" ],
    [ "Core register bit field macros", "group__CMSIS__core__bitfield.html", "group__CMSIS__core__bitfield" ],
    [ "Core Definitions", "group__CMSIS__core__base.html", "group__CMSIS__core__base" ],
    [ "System Controls not in SCB (SCnSCB)", "group__CMSIS__SCnSCB.html", "group__CMSIS__SCnSCB" ],
    [ "Instrumentation Trace Macrocell (ITM)", "group__CMSIS__ITM.html", "group__CMSIS__ITM" ],
    [ "Floating Point Unit (FPU)", "group__CMSIS__FPU.html", "group__CMSIS__FPU" ]
];