Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'din' [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sim_1/new/processor.v:231]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dout' [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sim_1/new/processor.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_16bit
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.imem_ram(DEPTH=67)
Compiling module xil_defaultlib.data_ram(DWIDTH=8)
Compiling module xil_defaultlib.MDR_Mux
Compiling module xil_defaultlib.generic_reg
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.ir_module
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.COL
Compiling module xil_defaultlib.ROW
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
