
STM32F407_Timers_Bare_Metal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000092c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000ab4  08000abc  00001abc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000ab4  08000ab4  00001abc  2**0
                  CONTENTS
  4 .ARM          00000000  08000ab4  08000ab4  00001abc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000ab4  08000abc  00001abc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000ab4  08000ab4  00001ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000ab8  08000ab8  00001ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001abc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001abc  2**0
                  CONTENTS
 10 .bss          0000003c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000003c  2000003c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001abc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001108  00000000  00000000  00001ae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000386  00000000  00000000  00002bee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000100  00000000  00000000  00002f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000b2  00000000  00000000  00003078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001ae3  00000000  00000000  0000312a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000016be  00000000  00000000  00004c0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00006428  00000000  00000000  000062cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000c6f3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000308  00000000  00000000  0000c738  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  0000ca40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000a9c 	.word	0x08000a9c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000a9c 	.word	0x08000a9c

080001c8 <GP_TIM_PeriClockControl>:
 * @return            - none
 *
 * @Note              - none
 */
void GP_TIM_PeriClockControl(GP_TIM_RegDef_t* pTIMx, uint8_t EnorDi)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	460b      	mov	r3, r1
 80001d2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80001d4:	78fb      	ldrb	r3, [r7, #3]
 80001d6:	2b01      	cmp	r3, #1
 80001d8:	d12b      	bne.n	8000232 <GP_TIM_PeriClockControl+0x6a>
	{
		// ENABLE
		if (pTIMx == TIM2)
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80001e0:	d106      	bne.n	80001f0 <GP_TIM_PeriClockControl+0x28>
		{
			TIM2_PCLK_EN();
 80001e2:	4b2c      	ldr	r3, [pc, #176]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 80001e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80001e6:	4a2b      	ldr	r2, [pc, #172]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 80001e8:	f043 0301 	orr.w	r3, r3, #1
 80001ec:	6413      	str	r3, [r2, #64]	@ 0x40
		else if (pTIMx == TIM5)
		{
			TIM5_PCLK_DI();
		}
	}
}
 80001ee:	e04b      	b.n	8000288 <GP_TIM_PeriClockControl+0xc0>
		else if (pTIMx == TIM3)
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	4a29      	ldr	r2, [pc, #164]	@ (8000298 <GP_TIM_PeriClockControl+0xd0>)
 80001f4:	4293      	cmp	r3, r2
 80001f6:	d106      	bne.n	8000206 <GP_TIM_PeriClockControl+0x3e>
			TIM3_PCLK_EN();
 80001f8:	4b26      	ldr	r3, [pc, #152]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 80001fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80001fc:	4a25      	ldr	r2, [pc, #148]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 80001fe:	f043 0302 	orr.w	r3, r3, #2
 8000202:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000204:	e040      	b.n	8000288 <GP_TIM_PeriClockControl+0xc0>
		else if (pTIMx == TIM4)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	4a24      	ldr	r2, [pc, #144]	@ (800029c <GP_TIM_PeriClockControl+0xd4>)
 800020a:	4293      	cmp	r3, r2
 800020c:	d106      	bne.n	800021c <GP_TIM_PeriClockControl+0x54>
			TIM4_PCLK_EN();
 800020e:	4b21      	ldr	r3, [pc, #132]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 8000210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000212:	4a20      	ldr	r2, [pc, #128]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 8000214:	f043 0304 	orr.w	r3, r3, #4
 8000218:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800021a:	e035      	b.n	8000288 <GP_TIM_PeriClockControl+0xc0>
		else if (pTIMx == TIM5)
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	4a20      	ldr	r2, [pc, #128]	@ (80002a0 <GP_TIM_PeriClockControl+0xd8>)
 8000220:	4293      	cmp	r3, r2
 8000222:	d131      	bne.n	8000288 <GP_TIM_PeriClockControl+0xc0>
			TIM5_PCLK_EN();
 8000224:	4b1b      	ldr	r3, [pc, #108]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 8000226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000228:	4a1a      	ldr	r2, [pc, #104]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 800022a:	f043 0308 	orr.w	r3, r3, #8
 800022e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000230:	e02a      	b.n	8000288 <GP_TIM_PeriClockControl+0xc0>
		if (pTIMx == TIM2)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000238:	d106      	bne.n	8000248 <GP_TIM_PeriClockControl+0x80>
			TIM2_PCLK_DI();
 800023a:	4b16      	ldr	r3, [pc, #88]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 800023c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800023e:	4a15      	ldr	r2, [pc, #84]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 8000240:	f023 0301 	bic.w	r3, r3, #1
 8000244:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000246:	e01f      	b.n	8000288 <GP_TIM_PeriClockControl+0xc0>
		else if (pTIMx == TIM3)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4a13      	ldr	r2, [pc, #76]	@ (8000298 <GP_TIM_PeriClockControl+0xd0>)
 800024c:	4293      	cmp	r3, r2
 800024e:	d106      	bne.n	800025e <GP_TIM_PeriClockControl+0x96>
			TIM3_PCLK_DI();
 8000250:	4b10      	ldr	r3, [pc, #64]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 8000252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000254:	4a0f      	ldr	r2, [pc, #60]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 8000256:	f023 0302 	bic.w	r3, r3, #2
 800025a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800025c:	e014      	b.n	8000288 <GP_TIM_PeriClockControl+0xc0>
		else if (pTIMx == TIM4)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	4a0e      	ldr	r2, [pc, #56]	@ (800029c <GP_TIM_PeriClockControl+0xd4>)
 8000262:	4293      	cmp	r3, r2
 8000264:	d106      	bne.n	8000274 <GP_TIM_PeriClockControl+0xac>
			TIM4_PCLK_DI();
 8000266:	4b0b      	ldr	r3, [pc, #44]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 8000268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800026a:	4a0a      	ldr	r2, [pc, #40]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 800026c:	f023 0304 	bic.w	r3, r3, #4
 8000270:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000272:	e009      	b.n	8000288 <GP_TIM_PeriClockControl+0xc0>
		else if (pTIMx == TIM5)
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	4a0a      	ldr	r2, [pc, #40]	@ (80002a0 <GP_TIM_PeriClockControl+0xd8>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d105      	bne.n	8000288 <GP_TIM_PeriClockControl+0xc0>
			TIM5_PCLK_DI();
 800027c:	4b05      	ldr	r3, [pc, #20]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 800027e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000280:	4a04      	ldr	r2, [pc, #16]	@ (8000294 <GP_TIM_PeriClockControl+0xcc>)
 8000282:	f023 0308 	bic.w	r3, r3, #8
 8000286:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000288:	bf00      	nop
 800028a:	370c      	adds	r7, #12
 800028c:	46bd      	mov	sp, r7
 800028e:	bc80      	pop	{r7}
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop
 8000294:	40023800 	.word	0x40023800
 8000298:	40000400 	.word	0x40000400
 800029c:	40000800 	.word	0x40000800
 80002a0:	40000c00 	.word	0x40000c00

080002a4 <GP_TIM_Init>:
 * @return            - none
 *
 * @Note              - none
 */
void GP_TIM_Init(GP_TIM_Handle_t* pGP_TIM_Handle)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b082      	sub	sp, #8
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
	// Enable the peripheral clock
	GP_TIM_PeriClockControl(pGP_TIM_Handle->pTIMx, ENABLE);
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	2101      	movs	r1, #1
 80002b2:	4618      	mov	r0, r3
 80002b4:	f7ff ff88 	bl	80001c8 <GP_TIM_PeriClockControl>

	// Select clock source
	if (pGP_TIM_Handle->TIMConfig.ClockSource == GP_TIM_CK_INT)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	791b      	ldrb	r3, [r3, #4]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d107      	bne.n	80002d0 <GP_TIM_Init+0x2c>
	{
		// Internal Clock
		// Set SMS=000 in the TIMx_SMCR register
		pGP_TIM_Handle->pTIMx->SMCR &= ~(0x7 << GP_TIM_SMCR_SMS);
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	689a      	ldr	r2, [r3, #8]
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	f022 0207 	bic.w	r2, r2, #7
 80002ce:	609a      	str	r2, [r3, #8]
	{
		// TODO
	}

	// Set pre-scaler
	pGP_TIM_Handle->pTIMx->PSC = pGP_TIM_Handle->TIMConfig.Prescaler;
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	88da      	ldrh	r2, [r3, #6]
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	629a      	str	r2, [r3, #40]	@ 0x28

	// Set Period (ARR)
	pGP_TIM_Handle->pTIMx->ARR = pGP_TIM_Handle->TIMConfig.Autorealod;
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	687a      	ldr	r2, [r7, #4]
 80002e0:	6892      	ldr	r2, [r2, #8]
 80002e2:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Select timer mode
	if (pGP_TIM_Handle->TIMConfig.TimerMode == GP_TIM_MODE_PWM)
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	7b1b      	ldrb	r3, [r3, #12]
 80002e8:	2b01      	cmp	r3, #1
 80002ea:	f040 80fd 	bne.w	80004e8 <GP_TIM_Init+0x244>
	{
		// PWM mode

		// Select channel
		switch (pGP_TIM_Handle->TIMConfig.Channel)
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	7b9b      	ldrb	r3, [r3, #14]
 80002f2:	2b03      	cmp	r3, #3
 80002f4:	f200 80e8 	bhi.w	80004c8 <GP_TIM_Init+0x224>
 80002f8:	a201      	add	r2, pc, #4	@ (adr r2, 8000300 <GP_TIM_Init+0x5c>)
 80002fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002fe:	bf00      	nop
 8000300:	08000311 	.word	0x08000311
 8000304:	0800037f 	.word	0x0800037f
 8000308:	080003ed 	.word	0x080003ed
 800030c:	0800045b 	.word	0x0800045b
		{
		case GP_TIM_CHAN_1:
			// Write Pulse value into CCR1 register Register
			pGP_TIM_Handle->pTIMx->CCR1 = pGP_TIM_Handle->TIMConfig.Pulse;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	687a      	ldr	r2, [r7, #4]
 8000316:	6912      	ldr	r2, [r2, #16]
 8000318:	635a      	str	r2, [r3, #52]	@ 0x34

			// Select PWM mode by writing OC1M bits in the TIMx_CCMR1 register
			pGP_TIM_Handle->pTIMx->CCMR1 &= ~(0x7 << GP_TIM_CCMR1_OC1M);	// Clear bits
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	699a      	ldr	r2, [r3, #24]
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8000328:	619a      	str	r2, [r3, #24]

			if (pGP_TIM_Handle->TIMConfig.PWMMode == GP_TIM_PWM_MODE_1)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	7bdb      	ldrb	r3, [r3, #15]
 800032e:	2b00      	cmp	r3, #0
 8000330:	d108      	bne.n	8000344 <GP_TIM_Init+0xa0>
			{
				pGP_TIM_Handle->pTIMx->CCMR1 |= (0x6 << GP_TIM_CCMR1_OC1M);	// Write "110"
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	699a      	ldr	r2, [r3, #24]
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8000340:	619a      	str	r2, [r3, #24]
 8000342:	e00b      	b.n	800035c <GP_TIM_Init+0xb8>
			}
			else if (pGP_TIM_Handle->TIMConfig.PWMMode == GP_TIM_PWM_MODE_2)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	7bdb      	ldrb	r3, [r3, #15]
 8000348:	2b01      	cmp	r3, #1
 800034a:	d107      	bne.n	800035c <GP_TIM_Init+0xb8>
			{
				pGP_TIM_Handle->pTIMx->CCMR1 |= (0x7 << GP_TIM_CCMR1_OC1M);	// Write "111"
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	699a      	ldr	r2, [r3, #24]
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800035a:	619a      	str	r2, [r3, #24]
			}

			// Enable the capture/compare preload register by setting the OC1PE bit in the TIMx_CCMR1 register
			pGP_TIM_Handle->pTIMx->CCMR1 |= (1 << GP_TIM_CCMR1_OC1PE);
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	699a      	ldr	r2, [r3, #24]
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	f042 0208 	orr.w	r2, r2, #8
 800036a:	619a      	str	r2, [r3, #24]

			// C1 output is enabled by the CC1E bit in the TIMx_CCER register
			pGP_TIM_Handle->pTIMx->CCER |= (1 << GP_TIM_CCER_CC1E);
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	6a1a      	ldr	r2, [r3, #32]
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	f042 0201 	orr.w	r2, r2, #1
 800037a:	621a      	str	r2, [r3, #32]

			break;
 800037c:	e0a4      	b.n	80004c8 <GP_TIM_Init+0x224>

		case GP_TIM_CHAN_2:
			// Write Pulse value into CCR2 register Register
			pGP_TIM_Handle->pTIMx->CCR2 = pGP_TIM_Handle->TIMConfig.Pulse;
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	687a      	ldr	r2, [r7, #4]
 8000384:	6912      	ldr	r2, [r2, #16]
 8000386:	639a      	str	r2, [r3, #56]	@ 0x38

			// Select PWM mode by writing OC2M bits in the TIMx_CCMR1 register
			pGP_TIM_Handle->pTIMx->CCMR1 &= ~(0x7 << GP_TIM_CCMR1_OC2M);	// Clear bits
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	699a      	ldr	r2, [r3, #24]
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8000396:	619a      	str	r2, [r3, #24]

			if (pGP_TIM_Handle->TIMConfig.PWMMode == GP_TIM_PWM_MODE_1)
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	7bdb      	ldrb	r3, [r3, #15]
 800039c:	2b00      	cmp	r3, #0
 800039e:	d108      	bne.n	80003b2 <GP_TIM_Init+0x10e>
			{
				pGP_TIM_Handle->pTIMx->CCMR1 |= (0x6 << GP_TIM_CCMR1_OC2M);	// Write "110"
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	699a      	ldr	r2, [r3, #24]
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 80003ae:	619a      	str	r2, [r3, #24]
 80003b0:	e00b      	b.n	80003ca <GP_TIM_Init+0x126>
			}
			else if (pGP_TIM_Handle->TIMConfig.PWMMode == GP_TIM_PWM_MODE_2)
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	7bdb      	ldrb	r3, [r3, #15]
 80003b6:	2b01      	cmp	r3, #1
 80003b8:	d107      	bne.n	80003ca <GP_TIM_Init+0x126>
			{
				pGP_TIM_Handle->pTIMx->CCMR1 |= (0x7 << GP_TIM_CCMR1_OC2M);	// Write "111"
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	699a      	ldr	r2, [r3, #24]
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	f442 42e0 	orr.w	r2, r2, #28672	@ 0x7000
 80003c8:	619a      	str	r2, [r3, #24]
			}

			// Enable the capture/compare preload register by setting the OC1PE bit in the TIMx_CCMR1 register
			pGP_TIM_Handle->pTIMx->CCMR1 |= (1 << GP_TIM_CCMR1_OC2PE);
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	699a      	ldr	r2, [r3, #24]
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80003d8:	619a      	str	r2, [r3, #24]

			// C2 output is enabled by the CC2E bit in the TIMx_CCER register
			pGP_TIM_Handle->pTIMx->CCER |= (1 << GP_TIM_CCER_CC2E);
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	6a1a      	ldr	r2, [r3, #32]
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	f042 0210 	orr.w	r2, r2, #16
 80003e8:	621a      	str	r2, [r3, #32]

			break;
 80003ea:	e06d      	b.n	80004c8 <GP_TIM_Init+0x224>

		case GP_TIM_CHAN_3:
			// Write Pulse value into CCR3 register Register
			pGP_TIM_Handle->pTIMx->CCR3 = pGP_TIM_Handle->TIMConfig.Pulse;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	687a      	ldr	r2, [r7, #4]
 80003f2:	6912      	ldr	r2, [r2, #16]
 80003f4:	63da      	str	r2, [r3, #60]	@ 0x3c

			// Select PWM mode by writing OC3M bits in the TIMx_CCMR2 register
			pGP_TIM_Handle->pTIMx->CCMR2 &= ~(0x7 << GP_TIM_CCMR2_OC3M);	// Clear bits
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	69da      	ldr	r2, [r3, #28]
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8000404:	61da      	str	r2, [r3, #28]

			if (pGP_TIM_Handle->TIMConfig.PWMMode == GP_TIM_PWM_MODE_1)
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	7bdb      	ldrb	r3, [r3, #15]
 800040a:	2b00      	cmp	r3, #0
 800040c:	d108      	bne.n	8000420 <GP_TIM_Init+0x17c>
			{
				pGP_TIM_Handle->pTIMx->CCMR2 |= (0x6 << GP_TIM_CCMR2_OC3M);	// Write "110"
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	69da      	ldr	r2, [r3, #28]
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800041c:	61da      	str	r2, [r3, #28]
 800041e:	e00b      	b.n	8000438 <GP_TIM_Init+0x194>
			}
			else if (pGP_TIM_Handle->TIMConfig.PWMMode == GP_TIM_PWM_MODE_2)
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	7bdb      	ldrb	r3, [r3, #15]
 8000424:	2b01      	cmp	r3, #1
 8000426:	d107      	bne.n	8000438 <GP_TIM_Init+0x194>
			{
				pGP_TIM_Handle->pTIMx->CCMR2 |= (0x7 << GP_TIM_CCMR2_OC3M);	// Write "111"
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	69da      	ldr	r2, [r3, #28]
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 8000436:	61da      	str	r2, [r3, #28]
			}

			// Enable the capture/compare preload register by setting the OC3PE bit in the TIMx_CCMR1 register
			pGP_TIM_Handle->pTIMx->CCMR2 |= (1 << GP_TIM_CCMR2_OC3PE);
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	69da      	ldr	r2, [r3, #28]
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	f042 0208 	orr.w	r2, r2, #8
 8000446:	61da      	str	r2, [r3, #28]

			// C3 output is enabled by the CC3E bit in the TIMx_CCER register
			pGP_TIM_Handle->pTIMx->CCER |= (1 << GP_TIM_CCER_CC3E);
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	6a1a      	ldr	r2, [r3, #32]
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000456:	621a      	str	r2, [r3, #32]

			break;
 8000458:	e036      	b.n	80004c8 <GP_TIM_Init+0x224>

		case GP_TIM_CHAN_4:
			// Write Pulse value into CCR4 register Register
			pGP_TIM_Handle->pTIMx->CCR4 = pGP_TIM_Handle->TIMConfig.Pulse;
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	687a      	ldr	r2, [r7, #4]
 8000460:	6912      	ldr	r2, [r2, #16]
 8000462:	641a      	str	r2, [r3, #64]	@ 0x40

			// Select PWM mode by writing OC4M bits in the TIMx_CCMR2 register
			pGP_TIM_Handle->pTIMx->CCMR2 &= ~(0x7 << GP_TIM_CCMR2_OC4M);	// Clear bits
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	69da      	ldr	r2, [r3, #28]
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8000472:	61da      	str	r2, [r3, #28]

			if (pGP_TIM_Handle->TIMConfig.PWMMode == GP_TIM_PWM_MODE_1)
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	7bdb      	ldrb	r3, [r3, #15]
 8000478:	2b00      	cmp	r3, #0
 800047a:	d108      	bne.n	800048e <GP_TIM_Init+0x1ea>
			{
				pGP_TIM_Handle->pTIMx->CCMR2 |= (0x6 << GP_TIM_CCMR2_OC4M);	// Write "110"
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	69da      	ldr	r2, [r3, #28]
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 800048a:	61da      	str	r2, [r3, #28]
 800048c:	e00b      	b.n	80004a6 <GP_TIM_Init+0x202>
			}
			else if (pGP_TIM_Handle->TIMConfig.PWMMode == GP_TIM_PWM_MODE_2)
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	7bdb      	ldrb	r3, [r3, #15]
 8000492:	2b01      	cmp	r3, #1
 8000494:	d107      	bne.n	80004a6 <GP_TIM_Init+0x202>
			{
				pGP_TIM_Handle->pTIMx->CCMR2 |= (0x7 << GP_TIM_CCMR2_OC4M);	// Write "111"
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	69da      	ldr	r2, [r3, #28]
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	f442 42e0 	orr.w	r2, r2, #28672	@ 0x7000
 80004a4:	61da      	str	r2, [r3, #28]
			}

			// Enable the capture/compare preload register by setting the OC3PE bit in the TIMx_CCMR1 register
			pGP_TIM_Handle->pTIMx->CCMR2 |= (1 << GP_TIM_CCMR2_OC4PE);
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	69da      	ldr	r2, [r3, #28]
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80004b4:	61da      	str	r2, [r3, #28]

			// C4 output is enabled by the CC4E bit in the TIMx_CCER register
			pGP_TIM_Handle->pTIMx->CCER |= (1 << GP_TIM_CCER_CC4E);
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	6a1a      	ldr	r2, [r3, #32]
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80004c4:	621a      	str	r2, [r3, #32]
			break;
 80004c6:	bf00      	nop
		}

		// Set the ARPE bit in the TIMx_CR1 register
		pGP_TIM_Handle->pTIMx->CR1 |= (1 << GP_TIM_CR1_ARPE);
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	681a      	ldr	r2, [r3, #0]
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80004d6:	601a      	str	r2, [r3, #0]

		// Initialize all the registers by setting the UG bit in the TIMx_EGR register
		pGP_TIM_Handle->pTIMx->EGR |= (1 << GP_TIM_EGR_UG);
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	695a      	ldr	r2, [r3, #20]
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	f042 0201 	orr.w	r2, r2, #1
 80004e6:	615a      	str	r2, [r3, #20]
	}
}
 80004e8:	bf00      	nop
 80004ea:	3708      	adds	r7, #8
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}

080004f0 <GP_TIM_Start>:
 * @return            - none
 *
 * @Note              - none
 */
void GP_TIM_Start(GP_TIM_Handle_t* pGP_TIM_Handle)
{
 80004f0:	b480      	push	{r7}
 80004f2:	b083      	sub	sp, #12
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
	// Set TIMx_CR1 CEN bit
	pGP_TIM_Handle->pTIMx->CR1 |= (1 << GP_TIM_CR1_CEN);
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	681a      	ldr	r2, [r3, #0]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	f042 0201 	orr.w	r2, r2, #1
 8000506:	601a      	str	r2, [r3, #0]
}
 8000508:	bf00      	nop
 800050a:	370c      	adds	r7, #12
 800050c:	46bd      	mov	sp, r7
 800050e:	bc80      	pop	{r7}
 8000510:	4770      	bx	lr
	...

08000514 <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000514:	b480      	push	{r7}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	460b      	mov	r3, r1
 800051e:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000520:	78fb      	ldrb	r3, [r7, #3]
 8000522:	2b01      	cmp	r3, #1
 8000524:	d161      	bne.n	80005ea <GPIO_PeriClockControl+0xd6>
	{
		if(pGPIOx == GPIOA)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4a32      	ldr	r2, [pc, #200]	@ (80005f4 <GPIO_PeriClockControl+0xe0>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d106      	bne.n	800053c <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 800052e:	4b32      	ldr	r3, [pc, #200]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000532:	4a31      	ldr	r2, [pc, #196]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 8000534:	f043 0301 	orr.w	r3, r3, #1
 8000538:	6313      	str	r3, [r2, #48]	@ 0x30
	else
	{
		//TODO
	}

}
 800053a:	e056      	b.n	80005ea <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOB)
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	4a2f      	ldr	r2, [pc, #188]	@ (80005fc <GPIO_PeriClockControl+0xe8>)
 8000540:	4293      	cmp	r3, r2
 8000542:	d106      	bne.n	8000552 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000544:	4b2c      	ldr	r3, [pc, #176]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 8000546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000548:	4a2b      	ldr	r2, [pc, #172]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 800054a:	f043 0302 	orr.w	r3, r3, #2
 800054e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000550:	e04b      	b.n	80005ea <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOC)
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	4a2a      	ldr	r2, [pc, #168]	@ (8000600 <GPIO_PeriClockControl+0xec>)
 8000556:	4293      	cmp	r3, r2
 8000558:	d106      	bne.n	8000568 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800055a:	4b27      	ldr	r3, [pc, #156]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 800055c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800055e:	4a26      	ldr	r2, [pc, #152]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 8000560:	f043 0304 	orr.w	r3, r3, #4
 8000564:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000566:	e040      	b.n	80005ea <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOD)
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	4a26      	ldr	r2, [pc, #152]	@ (8000604 <GPIO_PeriClockControl+0xf0>)
 800056c:	4293      	cmp	r3, r2
 800056e:	d106      	bne.n	800057e <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000570:	4b21      	ldr	r3, [pc, #132]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 8000572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000574:	4a20      	ldr	r2, [pc, #128]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 8000576:	f043 0308 	orr.w	r3, r3, #8
 800057a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800057c:	e035      	b.n	80005ea <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOE)
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	4a21      	ldr	r2, [pc, #132]	@ (8000608 <GPIO_PeriClockControl+0xf4>)
 8000582:	4293      	cmp	r3, r2
 8000584:	d106      	bne.n	8000594 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000586:	4b1c      	ldr	r3, [pc, #112]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058a:	4a1b      	ldr	r2, [pc, #108]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 800058c:	f043 0310 	orr.w	r3, r3, #16
 8000590:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000592:	e02a      	b.n	80005ea <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOF)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	4a1d      	ldr	r2, [pc, #116]	@ (800060c <GPIO_PeriClockControl+0xf8>)
 8000598:	4293      	cmp	r3, r2
 800059a:	d106      	bne.n	80005aa <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 800059c:	4b16      	ldr	r3, [pc, #88]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 800059e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a0:	4a15      	ldr	r2, [pc, #84]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 80005a2:	f043 0320 	orr.w	r3, r3, #32
 80005a6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005a8:	e01f      	b.n	80005ea <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOG)
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	4a18      	ldr	r2, [pc, #96]	@ (8000610 <GPIO_PeriClockControl+0xfc>)
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d106      	bne.n	80005c0 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80005b2:	4b11      	ldr	r3, [pc, #68]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	4a10      	ldr	r2, [pc, #64]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 80005b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80005bc:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005be:	e014      	b.n	80005ea <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOH)
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	4a14      	ldr	r2, [pc, #80]	@ (8000614 <GPIO_PeriClockControl+0x100>)
 80005c4:	4293      	cmp	r3, r2
 80005c6:	d106      	bne.n	80005d6 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80005c8:	4b0b      	ldr	r3, [pc, #44]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 80005ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005cc:	4a0a      	ldr	r2, [pc, #40]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 80005ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005d2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005d4:	e009      	b.n	80005ea <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOI)
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	4a0f      	ldr	r2, [pc, #60]	@ (8000618 <GPIO_PeriClockControl+0x104>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d105      	bne.n	80005ea <GPIO_PeriClockControl+0xd6>
			GPIOI_PCLK_EN();
 80005de:	4b06      	ldr	r3, [pc, #24]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e2:	4a05      	ldr	r2, [pc, #20]	@ (80005f8 <GPIO_PeriClockControl+0xe4>)
 80005e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005e8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005ea:	bf00      	nop
 80005ec:	370c      	adds	r7, #12
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bc80      	pop	{r7}
 80005f2:	4770      	bx	lr
 80005f4:	40020000 	.word	0x40020000
 80005f8:	40023800 	.word	0x40023800
 80005fc:	40020400 	.word	0x40020400
 8000600:	40020800 	.word	0x40020800
 8000604:	40020c00 	.word	0x40020c00
 8000608:	40021000 	.word	0x40021000
 800060c:	40021400 	.word	0x40021400
 8000610:	40021800 	.word	0x40021800
 8000614:	40021c00 	.word	0x40021c00
 8000618:	40022000 	.word	0x40022000

0800061c <GPIO_Init>:
 *
 * @Note              -

 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b086      	sub	sp, #24
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
	 uint32_t temp=0; //temp. register
 8000624:	2300      	movs	r3, #0
 8000626:	617b      	str	r3, [r7, #20]

	 //enable the peripheral clock

	 GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2101      	movs	r1, #1
 800062e:	4618      	mov	r0, r3
 8000630:	f7ff ff70 	bl	8000514 <GPIO_PeriClockControl>

	//1 . configure the mode of gpio pin

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	795b      	ldrb	r3, [r3, #5]
 8000638:	2b03      	cmp	r3, #3
 800063a:	d820      	bhi.n	800067e <GPIO_Init+0x62>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ) );
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	795b      	ldrb	r3, [r3, #5]
 8000640:	461a      	mov	r2, r3
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	791b      	ldrb	r3, [r3, #4]
 8000646:	005b      	lsls	r3, r3, #1
 8000648:	fa02 f303 	lsl.w	r3, r2, r3
 800064c:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	681a      	ldr	r2, [r3, #0]
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	791b      	ldrb	r3, [r3, #4]
 8000658:	005b      	lsls	r3, r3, #1
 800065a:	2103      	movs	r1, #3
 800065c:	fa01 f303 	lsl.w	r3, r1, r3
 8000660:	43db      	mvns	r3, r3
 8000662:	4619      	mov	r1, r3
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	400a      	ands	r2, r1
 800066a:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	6819      	ldr	r1, [r3, #0]
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	697a      	ldr	r2, [r7, #20]
 8000678:	430a      	orrs	r2, r1
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	e0cb      	b.n	8000816 <GPIO_Init+0x1fa>

	}else
	{
		//this part will code later . ( interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_FT )
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	795b      	ldrb	r3, [r3, #5]
 8000682:	2b04      	cmp	r3, #4
 8000684:	d117      	bne.n	80006b6 <GPIO_Init+0x9a>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000686:	4b4b      	ldr	r3, [pc, #300]	@ (80007b4 <GPIO_Init+0x198>)
 8000688:	68db      	ldr	r3, [r3, #12]
 800068a:	687a      	ldr	r2, [r7, #4]
 800068c:	7912      	ldrb	r2, [r2, #4]
 800068e:	4611      	mov	r1, r2
 8000690:	2201      	movs	r2, #1
 8000692:	408a      	lsls	r2, r1
 8000694:	4611      	mov	r1, r2
 8000696:	4a47      	ldr	r2, [pc, #284]	@ (80007b4 <GPIO_Init+0x198>)
 8000698:	430b      	orrs	r3, r1
 800069a:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800069c:	4b45      	ldr	r3, [pc, #276]	@ (80007b4 <GPIO_Init+0x198>)
 800069e:	689b      	ldr	r3, [r3, #8]
 80006a0:	687a      	ldr	r2, [r7, #4]
 80006a2:	7912      	ldrb	r2, [r2, #4]
 80006a4:	4611      	mov	r1, r2
 80006a6:	2201      	movs	r2, #1
 80006a8:	408a      	lsls	r2, r1
 80006aa:	43d2      	mvns	r2, r2
 80006ac:	4611      	mov	r1, r2
 80006ae:	4a41      	ldr	r2, [pc, #260]	@ (80007b4 <GPIO_Init+0x198>)
 80006b0:	400b      	ands	r3, r1
 80006b2:	6093      	str	r3, [r2, #8]
 80006b4:	e035      	b.n	8000722 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT )
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	795b      	ldrb	r3, [r3, #5]
 80006ba:	2b05      	cmp	r3, #5
 80006bc:	d117      	bne.n	80006ee <GPIO_Init+0xd2>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006be:	4b3d      	ldr	r3, [pc, #244]	@ (80007b4 <GPIO_Init+0x198>)
 80006c0:	689b      	ldr	r3, [r3, #8]
 80006c2:	687a      	ldr	r2, [r7, #4]
 80006c4:	7912      	ldrb	r2, [r2, #4]
 80006c6:	4611      	mov	r1, r2
 80006c8:	2201      	movs	r2, #1
 80006ca:	408a      	lsls	r2, r1
 80006cc:	4611      	mov	r1, r2
 80006ce:	4a39      	ldr	r2, [pc, #228]	@ (80007b4 <GPIO_Init+0x198>)
 80006d0:	430b      	orrs	r3, r1
 80006d2:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006d4:	4b37      	ldr	r3, [pc, #220]	@ (80007b4 <GPIO_Init+0x198>)
 80006d6:	68db      	ldr	r3, [r3, #12]
 80006d8:	687a      	ldr	r2, [r7, #4]
 80006da:	7912      	ldrb	r2, [r2, #4]
 80006dc:	4611      	mov	r1, r2
 80006de:	2201      	movs	r2, #1
 80006e0:	408a      	lsls	r2, r1
 80006e2:	43d2      	mvns	r2, r2
 80006e4:	4611      	mov	r1, r2
 80006e6:	4a33      	ldr	r2, [pc, #204]	@ (80007b4 <GPIO_Init+0x198>)
 80006e8:	400b      	ands	r3, r1
 80006ea:	60d3      	str	r3, [r2, #12]
 80006ec:	e019      	b.n	8000722 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT )
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	795b      	ldrb	r3, [r3, #5]
 80006f2:	2b06      	cmp	r3, #6
 80006f4:	d115      	bne.n	8000722 <GPIO_Init+0x106>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006f6:	4b2f      	ldr	r3, [pc, #188]	@ (80007b4 <GPIO_Init+0x198>)
 80006f8:	689b      	ldr	r3, [r3, #8]
 80006fa:	687a      	ldr	r2, [r7, #4]
 80006fc:	7912      	ldrb	r2, [r2, #4]
 80006fe:	4611      	mov	r1, r2
 8000700:	2201      	movs	r2, #1
 8000702:	408a      	lsls	r2, r1
 8000704:	4611      	mov	r1, r2
 8000706:	4a2b      	ldr	r2, [pc, #172]	@ (80007b4 <GPIO_Init+0x198>)
 8000708:	430b      	orrs	r3, r1
 800070a:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800070c:	4b29      	ldr	r3, [pc, #164]	@ (80007b4 <GPIO_Init+0x198>)
 800070e:	68db      	ldr	r3, [r3, #12]
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	7912      	ldrb	r2, [r2, #4]
 8000714:	4611      	mov	r1, r2
 8000716:	2201      	movs	r2, #1
 8000718:	408a      	lsls	r2, r1
 800071a:	4611      	mov	r1, r2
 800071c:	4a25      	ldr	r2, [pc, #148]	@ (80007b4 <GPIO_Init+0x198>)
 800071e:	430b      	orrs	r3, r1
 8000720:	60d3      	str	r3, [r2, #12]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	791b      	ldrb	r3, [r3, #4]
 8000726:	089b      	lsrs	r3, r3, #2
 8000728:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	791b      	ldrb	r3, [r3, #4]
 800072e:	f003 0303 	and.w	r3, r3, #3
 8000732:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a1f      	ldr	r2, [pc, #124]	@ (80007b8 <GPIO_Init+0x19c>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d04e      	beq.n	80007dc <GPIO_Init+0x1c0>
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	4a1e      	ldr	r2, [pc, #120]	@ (80007bc <GPIO_Init+0x1a0>)
 8000744:	4293      	cmp	r3, r2
 8000746:	d032      	beq.n	80007ae <GPIO_Init+0x192>
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a1c      	ldr	r2, [pc, #112]	@ (80007c0 <GPIO_Init+0x1a4>)
 800074e:	4293      	cmp	r3, r2
 8000750:	d02b      	beq.n	80007aa <GPIO_Init+0x18e>
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4a1b      	ldr	r2, [pc, #108]	@ (80007c4 <GPIO_Init+0x1a8>)
 8000758:	4293      	cmp	r3, r2
 800075a:	d024      	beq.n	80007a6 <GPIO_Init+0x18a>
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a19      	ldr	r2, [pc, #100]	@ (80007c8 <GPIO_Init+0x1ac>)
 8000762:	4293      	cmp	r3, r2
 8000764:	d01d      	beq.n	80007a2 <GPIO_Init+0x186>
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	4a18      	ldr	r2, [pc, #96]	@ (80007cc <GPIO_Init+0x1b0>)
 800076c:	4293      	cmp	r3, r2
 800076e:	d016      	beq.n	800079e <GPIO_Init+0x182>
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a16      	ldr	r2, [pc, #88]	@ (80007d0 <GPIO_Init+0x1b4>)
 8000776:	4293      	cmp	r3, r2
 8000778:	d00f      	beq.n	800079a <GPIO_Init+0x17e>
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4a15      	ldr	r2, [pc, #84]	@ (80007d4 <GPIO_Init+0x1b8>)
 8000780:	4293      	cmp	r3, r2
 8000782:	d008      	beq.n	8000796 <GPIO_Init+0x17a>
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a13      	ldr	r2, [pc, #76]	@ (80007d8 <GPIO_Init+0x1bc>)
 800078a:	4293      	cmp	r3, r2
 800078c:	d101      	bne.n	8000792 <GPIO_Init+0x176>
 800078e:	2308      	movs	r3, #8
 8000790:	e025      	b.n	80007de <GPIO_Init+0x1c2>
 8000792:	2300      	movs	r3, #0
 8000794:	e023      	b.n	80007de <GPIO_Init+0x1c2>
 8000796:	2307      	movs	r3, #7
 8000798:	e021      	b.n	80007de <GPIO_Init+0x1c2>
 800079a:	2306      	movs	r3, #6
 800079c:	e01f      	b.n	80007de <GPIO_Init+0x1c2>
 800079e:	2305      	movs	r3, #5
 80007a0:	e01d      	b.n	80007de <GPIO_Init+0x1c2>
 80007a2:	2304      	movs	r3, #4
 80007a4:	e01b      	b.n	80007de <GPIO_Init+0x1c2>
 80007a6:	2303      	movs	r3, #3
 80007a8:	e019      	b.n	80007de <GPIO_Init+0x1c2>
 80007aa:	2302      	movs	r3, #2
 80007ac:	e017      	b.n	80007de <GPIO_Init+0x1c2>
 80007ae:	2301      	movs	r3, #1
 80007b0:	e015      	b.n	80007de <GPIO_Init+0x1c2>
 80007b2:	bf00      	nop
 80007b4:	40013c00 	.word	0x40013c00
 80007b8:	40020000 	.word	0x40020000
 80007bc:	40020400 	.word	0x40020400
 80007c0:	40020800 	.word	0x40020800
 80007c4:	40020c00 	.word	0x40020c00
 80007c8:	40021000 	.word	0x40021000
 80007cc:	40021400 	.word	0x40021400
 80007d0:	40021800 	.word	0x40021800
 80007d4:	40021c00 	.word	0x40021c00
 80007d8:	40022000 	.word	0x40022000
 80007dc:	2300      	movs	r3, #0
 80007de:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80007e0:	4b59      	ldr	r3, [pc, #356]	@ (8000948 <GPIO_Init+0x32c>)
 80007e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007e4:	4a58      	ldr	r2, [pc, #352]	@ (8000948 <GPIO_Init+0x32c>)
 80007e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007ea:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 80007ec:	7c7a      	ldrb	r2, [r7, #17]
 80007ee:	7cbb      	ldrb	r3, [r7, #18]
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	fa02 f103 	lsl.w	r1, r2, r3
 80007f6:	4a55      	ldr	r2, [pc, #340]	@ (800094c <GPIO_Init+0x330>)
 80007f8:	7cfb      	ldrb	r3, [r7, #19]
 80007fa:	3302      	adds	r3, #2
 80007fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3 . enable the exti interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000800:	4b53      	ldr	r3, [pc, #332]	@ (8000950 <GPIO_Init+0x334>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	687a      	ldr	r2, [r7, #4]
 8000806:	7912      	ldrb	r2, [r2, #4]
 8000808:	4611      	mov	r1, r2
 800080a:	2201      	movs	r2, #1
 800080c:	408a      	lsls	r2, r1
 800080e:	4611      	mov	r1, r2
 8000810:	4a4f      	ldr	r2, [pc, #316]	@ (8000950 <GPIO_Init+0x334>)
 8000812:	430b      	orrs	r3, r1
 8000814:	6013      	str	r3, [r2, #0]
	}

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	799b      	ldrb	r3, [r3, #6]
 800081a:	461a      	mov	r2, r3
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	791b      	ldrb	r3, [r3, #4]
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	fa02 f303 	lsl.w	r3, r2, r3
 8000826:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	689a      	ldr	r2, [r3, #8]
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	791b      	ldrb	r3, [r3, #4]
 8000832:	005b      	lsls	r3, r3, #1
 8000834:	2103      	movs	r1, #3
 8000836:	fa01 f303 	lsl.w	r3, r1, r3
 800083a:	43db      	mvns	r3, r3
 800083c:	4619      	mov	r1, r3
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	400a      	ands	r2, r1
 8000844:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	6899      	ldr	r1, [r3, #8]
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	697a      	ldr	r2, [r7, #20]
 8000852:	430a      	orrs	r2, r1
 8000854:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	79db      	ldrb	r3, [r3, #7]
 800085a:	461a      	mov	r2, r3
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	791b      	ldrb	r3, [r3, #4]
 8000860:	005b      	lsls	r3, r3, #1
 8000862:	fa02 f303 	lsl.w	r3, r2, r3
 8000866:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	68da      	ldr	r2, [r3, #12]
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	791b      	ldrb	r3, [r3, #4]
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	2103      	movs	r1, #3
 8000876:	fa01 f303 	lsl.w	r3, r1, r3
 800087a:	43db      	mvns	r3, r3
 800087c:	4619      	mov	r1, r3
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	400a      	ands	r2, r1
 8000884:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	68d9      	ldr	r1, [r3, #12]
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	697a      	ldr	r2, [r7, #20]
 8000892:	430a      	orrs	r2, r1
 8000894:	60da      	str	r2, [r3, #12]


	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	7a1b      	ldrb	r3, [r3, #8]
 800089a:	461a      	mov	r2, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	791b      	ldrb	r3, [r3, #4]
 80008a0:	fa02 f303 	lsl.w	r3, r2, r3
 80008a4:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	685a      	ldr	r2, [r3, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	791b      	ldrb	r3, [r3, #4]
 80008b0:	4619      	mov	r1, r3
 80008b2:	2301      	movs	r3, #1
 80008b4:	408b      	lsls	r3, r1
 80008b6:	43db      	mvns	r3, r3
 80008b8:	4619      	mov	r1, r3
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	400a      	ands	r2, r1
 80008c0:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	6859      	ldr	r1, [r3, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	697a      	ldr	r2, [r7, #20]
 80008ce:	430a      	orrs	r2, r1
 80008d0:	605a      	str	r2, [r3, #4]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	795b      	ldrb	r3, [r3, #5]
 80008d6:	2b02      	cmp	r3, #2
 80008d8:	d131      	bne.n	800093e <GPIO_Init+0x322>
	{
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	791b      	ldrb	r3, [r3, #4]
 80008de:	08db      	lsrs	r3, r3, #3
 80008e0:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber  % 8;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	791b      	ldrb	r3, [r3, #4]
 80008e6:	f003 0307 	and.w	r3, r3, #7
 80008ea:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 * temp2 ) ); //clearing
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	7c3a      	ldrb	r2, [r7, #16]
 80008f2:	3208      	adds	r2, #8
 80008f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	220f      	movs	r2, #15
 80008fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000902:	43db      	mvns	r3, r3
 8000904:	4618      	mov	r0, r3
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	7c3a      	ldrb	r2, [r7, #16]
 800090c:	4001      	ands	r1, r0
 800090e:	3208      	adds	r2, #8
 8000910:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	7c3a      	ldrb	r2, [r7, #16]
 800091a:	3208      	adds	r2, #8
 800091c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	7a5b      	ldrb	r3, [r3, #9]
 8000924:	461a      	mov	r2, r3
 8000926:	7bfb      	ldrb	r3, [r7, #15]
 8000928:	009b      	lsls	r3, r3, #2
 800092a:	fa02 f303 	lsl.w	r3, r2, r3
 800092e:	4618      	mov	r0, r3
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	7c3a      	ldrb	r2, [r7, #16]
 8000936:	4301      	orrs	r1, r0
 8000938:	3208      	adds	r2, #8
 800093a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 800093e:	bf00      	nop
 8000940:	3718      	adds	r7, #24
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	40023800 	.word	0x40023800
 800094c:	40013800 	.word	0x40013800
 8000950:	40013c00 	.word	0x40013c00

08000954 <App_Timer_Init>:
GP_TIM_Handle_t TimHandle;
GPIO_Handle_t GPIOHandle;

// Initialize application Timer
void App_Timer_Init()
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
	TimHandle.pTIMx = TIM4;
 8000958:	4b10      	ldr	r3, [pc, #64]	@ (800099c <App_Timer_Init+0x48>)
 800095a:	4a11      	ldr	r2, [pc, #68]	@ (80009a0 <App_Timer_Init+0x4c>)
 800095c:	601a      	str	r2, [r3, #0]
	TimHandle.TIMConfig.TimerMode = GP_TIM_MODE_PWM;
 800095e:	4b0f      	ldr	r3, [pc, #60]	@ (800099c <App_Timer_Init+0x48>)
 8000960:	2201      	movs	r2, #1
 8000962:	731a      	strb	r2, [r3, #12]
	TimHandle.TIMConfig.ClockSource = GP_TIM_CK_INT;		// Internal clock 16 Mhz
 8000964:	4b0d      	ldr	r3, [pc, #52]	@ (800099c <App_Timer_Init+0x48>)
 8000966:	2200      	movs	r2, #0
 8000968:	711a      	strb	r2, [r3, #4]
	TimHandle.TIMConfig.CounterMode = GP_TIM_CNT_MODE_UP;
 800096a:	4b0c      	ldr	r3, [pc, #48]	@ (800099c <App_Timer_Init+0x48>)
 800096c:	2200      	movs	r2, #0
 800096e:	735a      	strb	r2, [r3, #13]
	TimHandle.TIMConfig.Prescaler = TIM4_PSC - 1;
 8000970:	4b0a      	ldr	r3, [pc, #40]	@ (800099c <App_Timer_Init+0x48>)
 8000972:	f240 623f 	movw	r2, #1599	@ 0x63f
 8000976:	80da      	strh	r2, [r3, #6]
	TimHandle.TIMConfig.Autorealod = TIM4_ARR - 1;
 8000978:	4b08      	ldr	r3, [pc, #32]	@ (800099c <App_Timer_Init+0x48>)
 800097a:	2263      	movs	r2, #99	@ 0x63
 800097c:	609a      	str	r2, [r3, #8]
	TimHandle.TIMConfig.Channel = GP_TIM_CHAN_1;
 800097e:	4b07      	ldr	r3, [pc, #28]	@ (800099c <App_Timer_Init+0x48>)
 8000980:	2200      	movs	r2, #0
 8000982:	739a      	strb	r2, [r3, #14]
	TimHandle.TIMConfig.PWMMode = GP_TIM_PWM_MODE_1;
 8000984:	4b05      	ldr	r3, [pc, #20]	@ (800099c <App_Timer_Init+0x48>)
 8000986:	2200      	movs	r2, #0
 8000988:	73da      	strb	r2, [r3, #15]
	TimHandle.TIMConfig.Pulse = TIM4_ARR / 10;
 800098a:	4b04      	ldr	r3, [pc, #16]	@ (800099c <App_Timer_Init+0x48>)
 800098c:	220a      	movs	r2, #10
 800098e:	611a      	str	r2, [r3, #16]

	GP_TIM_Init(&TimHandle);
 8000990:	4802      	ldr	r0, [pc, #8]	@ (800099c <App_Timer_Init+0x48>)
 8000992:	f7ff fc87 	bl	80002a4 <GP_TIM_Init>
}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	2000001c 	.word	0x2000001c
 80009a0:	40000800 	.word	0x40000800

080009a4 <App_GPIO_Init>:

// Initialize application GPIO
void App_GPIO_Init()
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
	GPIOHandle.pGPIOx = GPIOD;
 80009a8:	4b0c      	ldr	r3, [pc, #48]	@ (80009dc <App_GPIO_Init+0x38>)
 80009aa:	4a0d      	ldr	r2, [pc, #52]	@ (80009e0 <App_GPIO_Init+0x3c>)
 80009ac:	601a      	str	r2, [r3, #0]
	GPIOHandle.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80009ae:	4b0b      	ldr	r3, [pc, #44]	@ (80009dc <App_GPIO_Init+0x38>)
 80009b0:	2202      	movs	r2, #2
 80009b2:	715a      	strb	r2, [r3, #5]
	GPIOHandle.GPIO_PinConfig.GPIO_PinAltFunMode = 2;
 80009b4:	4b09      	ldr	r3, [pc, #36]	@ (80009dc <App_GPIO_Init+0x38>)
 80009b6:	2202      	movs	r2, #2
 80009b8:	725a      	strb	r2, [r3, #9]
	GPIOHandle.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80009ba:	4b08      	ldr	r3, [pc, #32]	@ (80009dc <App_GPIO_Init+0x38>)
 80009bc:	2200      	movs	r2, #0
 80009be:	721a      	strb	r2, [r3, #8]
	GPIOHandle.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80009c0:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <App_GPIO_Init+0x38>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	71da      	strb	r2, [r3, #7]
	GPIOHandle.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_MEDIUM;
 80009c6:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <App_GPIO_Init+0x38>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	719a      	strb	r2, [r3, #6]
	GPIOHandle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 80009cc:	4b03      	ldr	r3, [pc, #12]	@ (80009dc <App_GPIO_Init+0x38>)
 80009ce:	220c      	movs	r2, #12
 80009d0:	711a      	strb	r2, [r3, #4]

	GPIO_Init(&GPIOHandle);
 80009d2:	4802      	ldr	r0, [pc, #8]	@ (80009dc <App_GPIO_Init+0x38>)
 80009d4:	f7ff fe22 	bl	800061c <GPIO_Init>
}
 80009d8:	bf00      	nop
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	20000030 	.word	0x20000030
 80009e0:	40020c00 	.word	0x40020c00

080009e4 <main>:

int main(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
	App_GPIO_Init();
 80009e8:	f7ff ffdc 	bl	80009a4 <App_GPIO_Init>
	App_Timer_Init();
 80009ec:	f7ff ffb2 	bl	8000954 <App_Timer_Init>

	GP_TIM_Start(&TimHandle);
 80009f0:	4802      	ldr	r0, [pc, #8]	@ (80009fc <main+0x18>)
 80009f2:	f7ff fd7d 	bl	80004f0 <GP_TIM_Start>

    /* Loop forever */
	for(;;);
 80009f6:	bf00      	nop
 80009f8:	e7fd      	b.n	80009f6 <main+0x12>
 80009fa:	bf00      	nop
 80009fc:	2000001c 	.word	0x2000001c

08000a00 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a00:	480d      	ldr	r0, [pc, #52]	@ (8000a38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a02:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a04:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a08:	480c      	ldr	r0, [pc, #48]	@ (8000a3c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a0a:	490d      	ldr	r1, [pc, #52]	@ (8000a40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a44 <LoopForever+0xe>)
  movs r3, #0
 8000a0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a10:	e002      	b.n	8000a18 <LoopCopyDataInit>

08000a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a16:	3304      	adds	r3, #4

08000a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a1c:	d3f9      	bcc.n	8000a12 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a20:	4c0a      	ldr	r4, [pc, #40]	@ (8000a4c <LoopForever+0x16>)
  movs r3, #0
 8000a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a24:	e001      	b.n	8000a2a <LoopFillZerobss>

08000a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a28:	3204      	adds	r2, #4

08000a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a2c:	d3fb      	bcc.n	8000a26 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a2e:	f000 f811 	bl	8000a54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a32:	f7ff ffd7 	bl	80009e4 <main>

08000a36 <LoopForever>:

LoopForever:
  b LoopForever
 8000a36:	e7fe      	b.n	8000a36 <LoopForever>
  ldr   r0, =_estack
 8000a38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a40:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000a44:	08000abc 	.word	0x08000abc
  ldr r2, =_sbss
 8000a48:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000a4c:	2000003c 	.word	0x2000003c

08000a50 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a50:	e7fe      	b.n	8000a50 <ADC_IRQHandler>
	...

08000a54 <__libc_init_array>:
 8000a54:	b570      	push	{r4, r5, r6, lr}
 8000a56:	4d0d      	ldr	r5, [pc, #52]	@ (8000a8c <__libc_init_array+0x38>)
 8000a58:	4c0d      	ldr	r4, [pc, #52]	@ (8000a90 <__libc_init_array+0x3c>)
 8000a5a:	1b64      	subs	r4, r4, r5
 8000a5c:	10a4      	asrs	r4, r4, #2
 8000a5e:	2600      	movs	r6, #0
 8000a60:	42a6      	cmp	r6, r4
 8000a62:	d109      	bne.n	8000a78 <__libc_init_array+0x24>
 8000a64:	4d0b      	ldr	r5, [pc, #44]	@ (8000a94 <__libc_init_array+0x40>)
 8000a66:	4c0c      	ldr	r4, [pc, #48]	@ (8000a98 <__libc_init_array+0x44>)
 8000a68:	f000 f818 	bl	8000a9c <_init>
 8000a6c:	1b64      	subs	r4, r4, r5
 8000a6e:	10a4      	asrs	r4, r4, #2
 8000a70:	2600      	movs	r6, #0
 8000a72:	42a6      	cmp	r6, r4
 8000a74:	d105      	bne.n	8000a82 <__libc_init_array+0x2e>
 8000a76:	bd70      	pop	{r4, r5, r6, pc}
 8000a78:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a7c:	4798      	blx	r3
 8000a7e:	3601      	adds	r6, #1
 8000a80:	e7ee      	b.n	8000a60 <__libc_init_array+0xc>
 8000a82:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a86:	4798      	blx	r3
 8000a88:	3601      	adds	r6, #1
 8000a8a:	e7f2      	b.n	8000a72 <__libc_init_array+0x1e>
 8000a8c:	08000ab4 	.word	0x08000ab4
 8000a90:	08000ab4 	.word	0x08000ab4
 8000a94:	08000ab4 	.word	0x08000ab4
 8000a98:	08000ab8 	.word	0x08000ab8

08000a9c <_init>:
 8000a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a9e:	bf00      	nop
 8000aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000aa2:	bc08      	pop	{r3}
 8000aa4:	469e      	mov	lr, r3
 8000aa6:	4770      	bx	lr

08000aa8 <_fini>:
 8000aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aaa:	bf00      	nop
 8000aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000aae:	bc08      	pop	{r3}
 8000ab0:	469e      	mov	lr, r3
 8000ab2:	4770      	bx	lr
