<root><simulation><result_generated_time />2023-05-17 18:54:19<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 512, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />52428800<total_data_size_element />{'W': 524288, 'I': 51200, 'O': 102400}<total_data_reuse />{'W': 100, 'I': 1024.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'K_8']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 10), ('OY', 5), ('K', 4)], [('K', 128), ('OY', 2)], []]<I />[[('OX', 10), ('OY', 5), ('K', 4), ('K', 128)], [('OY', 2)], []]<O />[[('OX', 10)], [('OY', 5), ('K', 4), ('K', 128), ('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 50, 2, 1], 'I': [2.0, 512.0, 1.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 4194304, 4194304], 'I': [400, 409600, 409600], 'O': [80, 819200, 819200], 'O_partial': [0, 0, 0], 'O_final': [80, 819200, 819200]}<actual_mem_utilization_individual />{'W': [0.06, 0.12, 0.0], 'I': [0.78, 0.01, 0.0], 'O': [0.16, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.16, 0.0], 'I': [0.78, 0.16, 0.0], 'O': [0.16, 0.16, 0.0]}<effective_mem_size_bit />{'W': [8, 4194304, 4194304], 'I': [400, 409600, 409600], 'O': [8, 163840, 819200], 'O_partial': [0, 0, 0], 'O_final': [8, 163840, 819200]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1048576, 1048576], [1048576, 524288], [524288, 0]]<I />[[26214400, 51200], [51200, 51200], [51200, 0]]<O />[[(0, 102400), (102400, 0)], [(0, 102400), (102400, 0)], [(0, 102400), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 102400), (102400, 0)], [(0, 102400), (102400, 0)], [(0, 102400), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[131072, 131072], [16384, 8192], [2048, 0]]<I />[[3276800, 6400], [800, 800], [200, 0]]<O />[[(0, 12800), (12800, 0)], [(0, 1600), (1600, 0)], [(0, 400), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 12800], [12800, 0]), ([0, 1600], [1600, 0]), ([0, 400], [0, 0])]</mem_access_count_word><mac_count><active />52428800<idle />0</mac_count></basic_info><energy><total_energy />114617049.4<mem_energy_breakdown><W />[91.8, 2486.0, 2727.6]<I />[1103.4, 158.5, 266.4]<O />[9.0, 317.1, 532.7]</mem_energy_breakdown><MAC_energy><active_MAC />114609356.8<idle_MAC />0.0<total />114609356.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8448<utilization_without_data_loading />0.9932<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8448<mac_utilize_temporal_without_data_loading />0.9932</mac_array_utilization><latency><latency_cycle_with_data_loading />60606<latency_cycle_without_data_loading />51550<ideal_computing_cycle />51200<data_loading><load_cycle_total />9056<load_cycle_individual />{'W': [64, 8192, 0], 'I': [400, 800, 0]}<load_cycle_combined />{'W': 8192, 'I': 800}</data_loading><mem_stalling><mem_stall_cycle_total />350<mem_stall_cycle_individual />{'W': [[-51199], [-51000, -34680], [-51200, -51200]], 'I': [[-51199], [-44, 350], [-51200, -51200]], 'O': [[-51200], [-46080, -51200], [-49600, -50800]]}<mem_stall_cycle_shared />{'W': [[-51199], [-51000, 350], [0, 0]], 'I': [[-51199], [-44, 350], [0, 0]], 'O': [[-51200], [-46080, -51200], [-49600, -50800]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 4194304, 4194304], 'I': [400, 409600, 409600], 'O': [80, 819200, 819200], 'O_partial': [0, 0, 0], 'O_final': [80, 819200, 819200]}<data_size_each_level_total />{'W': [32768, 4194304, 4194304], 'I': [204800, 409600, 409600], 'O': [160, 819200, 819200]}<loop_cycles_each_level />{'W': [200, 51200, 51200], 'I': [25600, 51200, 51200], 'O': [10, 51200, 51200]}<top_ir_loop_size />{'W': [1, 2, 1], 'I': [512, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [163.8, 81.9], [81.9, 81.9]], 'I': [[8.0, 0.0], [8.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [163.8, 163.8], [163.8, 81.9]], 'I': [[8.0, 8.0], [4096.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [163.8, 81.9], [81.9, 0]], 'I': [[8.0, 8.0], [4096.0, 8.0], [8.0, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [4275.8, 105.9], [89.9, 16.0]], 'I': [[8.0, 8.0], [4275.8, 105.9], [89.9, 16.0]], 'O': [[8.0, 8.0], [4275.8, 105.9], [89.9, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 51200], [200, 200, 256], [51200, 51200, 1]], 'I': [[1, 1, 51200], [50, 25600, 2], [51200, 51200, 1]], 'O': [[1, 1, 51200], [10, 10, 5120], [51200, 51200, 1]]}<trans_time_real />{'W': [[0, 1, 51200], [[0, 200, 256], [64, 200, 256]], [[8192, 51200, 1], [2048, 51200, 1]]], 'I': [[0, 1, 51200], [[6, 25600, 2], [400, 25600, 2]], [[800, 51200, 1], [200, 51200, 1]]], 'O': [[0, 1, 51200], [[1, 10, 5120], [0, 10, 5120]], [[1600, 51200, 1], [400, 51200, 1]]]}<single_stall_cycle />{'W': [[-1], [-200, -136], [-43008, -49152]], 'I': [[-1], [-44, 350], [-50400, -51000]], 'O': [[-1], [-9, -10], [-49600, -50800]]}<single_stall_count />{'W': [51199, 255, 0], 'I': [51199, 1, 0], 'O': [51200, 5120, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1600, 0]}, 1: {'W': [16320, 0], 'I': [50, 0], 'O': [5120, 1600]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-51200, -51200], [-49600, -51200]], 1: [[-34830, -51200], [-46080, -49600]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>