Analysis & Synthesis report for AHMES
Sun Jul 31 19:05:22 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |CPU|ahmes:inst|CPU_STATE
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1
 15. Source assignments for mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
 16. Source assignments for sld_hub:auto_hub
 17. Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg
 18. Parameter Settings for User Entity Instance: mem_256:inst7|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2
 20. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 21. altsyncram Parameter Settings by Entity Instance
 22. In-System Memory Content Editor Settings
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 31 19:05:22 2016        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; AHMES                                        ;
; Top-level Entity Name              ; CPU                                          ;
; Family                             ; Cyclone IV E                                 ;
; Total logic elements               ; 459                                          ;
;     Total combinational functions  ; 400                                          ;
;     Dedicated logic registers      ; 205                                          ;
; Total registers                    ; 205                                          ;
; Total pins                         ; 27                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 2,048                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; CPU                ; AHMES              ;
; Family name                                                                ; Cyclone IV E       ; Stratix            ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+
; AHMES.vhd                        ; yes             ; User VHDL File                     ; E:/vhdl/ahmes_io2/AHMES.vhd                                         ;
; CPU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; E:/vhdl/ahmes_io2/CPU.bdf                                           ;
; loop2.mif                        ; yes             ; User Memory Initialization File    ; E:/vhdl/ahmes_io2/loop2.mif                                         ;
; mem_256.vhd                      ; yes             ; User Wizard-Generated File         ; E:/vhdl/ahmes_io2/mem_256.vhd                                       ;
; ula.vhd                          ; yes             ; Auto-Found VHDL File               ; E:/vhdl/ahmes_io2/ula.vhd                                           ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf      ;
; db/altsyncram_b3k1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/vhdl/ahmes_io2/db/altsyncram_b3k1.tdf                            ;
; db/altsyncram_p8a2.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/vhdl/ahmes_io2/db/altsyncram_p8a2.tdf                            ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction             ; c:/altera/91sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; c:/altera/91sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd      ;
; pio.vhd                          ; yes             ; Auto-Found VHDL File               ; E:/vhdl/ahmes_io2/pio.vhd                                           ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 459                      ;
;                                             ;                          ;
; Total combinational functions               ; 400                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 194                      ;
;     -- 3 input functions                    ; 132                      ;
;     -- <=2 input functions                  ; 74                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 357                      ;
;     -- arithmetic mode                      ; 43                       ;
;                                             ;                          ;
; Total registers                             ; 205                      ;
;     -- Dedicated logic registers            ; 205                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 27                       ;
; Total memory bits                           ; 2048                     ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 128                      ;
; Total fan-out                               ; 2255                     ;
; Average fan-out                             ; 3.34                     ;
+---------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU                                                                   ; 400 (0)           ; 205 (0)      ; 2048        ; 0            ; 0       ; 0         ; 27   ; 0            ; |CPU                                                                                                                                                              ; work         ;
;    |ahmes:inst|                                                        ; 175 (175)         ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ahmes:inst                                                                                                                                                   ; work         ;
;    |mem_256:inst7|                                                     ; 50 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|mem_256:inst7                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                                ; 50 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|mem_256:inst7|altsyncram:altsyncram_component                                                                                                                ; work         ;
;          |altsyncram_b3k1:auto_generated|                              ; 50 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated                                                                                 ; work         ;
;             |altsyncram_p8a2:altsyncram1|                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1                                                     ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                ; 50 (34)           ; 34 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr| ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ; work         ;
;    |pio:inst6|                                                         ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|pio:inst6                                                                                                                                                    ; work         ;
;    |sld_hub:auto_hub|                                                  ; 88 (52)           ; 64 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub                                                                                                                                             ; work         ;
;       |sld_rom_sr:hub_info_reg|                                        ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                     ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                      ; 16 (16)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                   ; work         ;
;    |ula:inst1|                                                         ; 84 (84)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ula:inst1                                                                                                                                                    ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------+
; Name                                                                                                                ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF       ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------+
; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; loop2.mif ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU|ahmes:inst|CPU_STATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+---------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-----------------+------------------+-----------------+
; Name                  ; CPU_STATE.DECOD_STORE ; CPU_STATE.DECOD_IROL1 ; CPU_STATE.DECOD_IROR1 ; CPU_STATE.DECOD_SHL1 ; CPU_STATE.DECOD_SHR1 ; CPU_STATE.DECOD_JMP ; CPU_STATE.DECOD_IAND3 ; CPU_STATE.DECOD_IAND2 ; CPU_STATE.DECOD_IAND1 ; CPU_STATE.DECOD_IOR3 ; CPU_STATE.DECOD_IOR2 ; CPU_STATE.DECOD_IOR1 ; CPU_STATE.DECOD_SUB3 ; CPU_STATE.DECOD_SUB2 ; CPU_STATE.DECOD_SUB1 ; CPU_STATE.DECOD_ADD3 ; CPU_STATE.DECOD_ADD2 ; CPU_STATE.DECOD_ADD1 ; CPU_STATE.DECOD_LDA3 ; CPU_STATE.DECOD_LDA2 ; CPU_STATE.DECOD_LDA1 ; CPU_STATE.DECOD_STA4 ; CPU_STATE.DECOD_STA3 ; CPU_STATE.DECOD_STA2 ; CPU_STATE.DECOD_STA1 ; CPU_STATE.DECOD ; CPU_STATE.BUSCA1 ; CPU_STATE.BUSCA ;
+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+---------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-----------------+------------------+-----------------+
; CPU_STATE.BUSCA       ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 0               ;
; CPU_STATE.BUSCA1      ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 1                ; 1               ;
; CPU_STATE.DECOD       ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ; 0                ; 1               ;
; CPU_STATE.DECOD_STA1  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_STA2  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_STA3  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_STA4  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_LDA1  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_LDA2  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_LDA3  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_ADD1  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_ADD2  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_ADD3  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_SUB1  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_SUB2  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_SUB3  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_IOR1  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_IOR2  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_IOR3  ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_IAND1 ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 1                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_IAND2 ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 1                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_IAND3 ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_JMP   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 1                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_SHR1  ; 0                     ; 0                     ; 0                     ; 0                    ; 1                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_SHL1  ; 0                     ; 0                     ; 0                     ; 1                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_IROR1 ; 0                     ; 0                     ; 1                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_IROL1 ; 0                     ; 1                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
; CPU_STATE.DECOD_STORE ; 1                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                ; 1               ;
+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+---------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-----------------+------------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; ula:inst1|C                                        ; ula:inst1|Mux0      ; yes                    ;
; ula:inst1|V                                        ; ula:inst1|Mux2      ; yes                    ;
; ula:inst1|B                                        ; ula:inst1|Mux12     ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 205   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 108   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 130   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; sld_hub:auto_hub|tdo                   ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|ahmes:inst|AC[1]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|ahmes:inst|OPER_B[2]                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CPU|mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |CPU|ahmes:inst|OPER_A[0]                                                                                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                        ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |CPU|mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                          ;
; 141:1              ; 8 bits    ; 752 LEs       ; 16 LEs               ; 736 LEs                ; Yes        ; |CPU|ahmes:inst|address_bus[5]                                                                                                                                                    ;
; 144:1              ; 7 bits    ; 672 LEs       ; 14 LEs               ; 658 LEs                ; Yes        ; |CPU|ahmes:inst|PC[4]                                                                                                                                                             ;
; 11:1               ; 6 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |CPU|ula:inst1|Mux5                                                                                                                                                               ;
; 257:1              ; 10 bits   ; 1710 LEs      ; 200 LEs              ; 1510 LEs               ; No         ; |CPU|ahmes:inst|CPU_STATE                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                            ;
+----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:auto_hub               ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+-----------------------------------------------------------------+
; Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                         ;
+----------------------+-------+------+---------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_256:inst7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; loop2.mif            ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_b3k1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+-----------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value     ; Type                                                                                                          ;
+-------------------------+-----------+---------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752 ; Signed Integer                                                                                                ;
; SLD_AUTO_INSTANCE_INDEX ; yes       ; String                                                                                                        ;
; SLD_IP_VERSION          ; 1         ; Signed Integer                                                                                                ;
; SLD_IP_MINOR_VERSION    ; 3         ; Signed Integer                                                                                                ;
; SLD_COMMON_IP_VERSION   ; 0         ; Signed Integer                                                                                                ;
; width_word              ; 8         ; Untyped                                                                                                       ;
; numwords                ; 256       ; Untyped                                                                                                       ;
; widthad                 ; 8         ; Untyped                                                                                                       ;
; shift_count_bits        ; 4         ; Untyped                                                                                                       ;
; cvalue                  ; 00000000  ; Untyped                                                                                                       ;
; is_data_in_ram          ; 1         ; Untyped                                                                                                       ;
; is_readable             ; 1         ; Untyped                                                                                                       ;
; node_name               ; 0         ; Untyped                                                                                                       ;
+-------------------------+-----------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone IV E                     ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 5                                ; Untyped         ;
; node_info                ; 00001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 0                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; mem_256:inst7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                   ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 256                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                 ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+
; 0              ; NONE        ; 8     ; 256   ; Read/Write ; mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jul 31 19:05:16 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AHMES -c AHMES
Info: Found 2 design units, including 1 entities, in source file ahmes.vhd
    Info: Found design unit 1: ahmes-cpu
    Info: Found entity 1: ahmes
Info: Found 1 design units, including 1 entities, in source file cpu.bdf
    Info: Found entity 1: CPU
Info: Found 2 design units, including 1 entities, in source file mem_256.vhd
    Info: Found design unit 1: mem_256-SYN
    Info: Found entity 1: mem_256
Info: Elaborating entity "CPU" for the top level hierarchy
Info: Elaborating entity "ahmes" for hierarchy "ahmes:inst"
Warning (10036): Verilog HDL or VHDL warning at AHMES.vhd(136): object "divider" assigned a value but never read
Warning: Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ula-ula1
    Info: Found entity 1: ula
Info: Elaborating entity "ula" for hierarchy "ula:inst1"
Warning (10631): VHDL Process Statement warning at ula.vhd(29): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ula.vhd(29): inferring latch(es) for signal or variable "V", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ula.vhd(29): inferring latch(es) for signal or variable "B", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "B" at ula.vhd(29)
Info (10041): Inferred latch for "V" at ula.vhd(29)
Info (10041): Inferred latch for "C" at ula.vhd(29)
Info: Elaborating entity "mem_256" for hierarchy "mem_256:inst7"
Info: Elaborating entity "altsyncram" for hierarchy "mem_256:inst7|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "mem_256:inst7|altsyncram:altsyncram_component"
Info: Instantiated megafunction "mem_256:inst7|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "loop2.mif"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b3k1.tdf
    Info: Found entity 1: altsyncram_b3k1
Info: Elaborating entity "altsyncram_b3k1" for hierarchy "mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p8a2.tdf
    Info: Found entity 1: altsyncram_p8a2
Info: Elaborating entity "altsyncram_p8a2" for hierarchy "mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|altsyncram_p8a2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "0"
    Info: Parameter "NUMWORDS" = "256"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "8"
    Info: Parameter "WIDTHAD" = "8"
Info: Elaborating entity "sld_rom_sr" for hierarchy "mem_256:inst7|altsyncram:altsyncram_component|altsyncram_b3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr"
Warning: Using design file pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: pio-porta_io
    Info: Found entity 1: pio
Info: Elaborating entity "pio" for hierarchy "pio:inst6"
Warning: Latch ula:inst1|C has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ahmes:inst|OPERACAO[3]
Warning: Latch ula:inst1|V has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ahmes:inst|OPERACAO[3]
Warning: Latch ula:inst1|B has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ahmes:inst|OPERACAO[3]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Implemented 505 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 26 output pins
    Info: Implemented 465 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Sun Jul 31 19:05:22 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


