//===-- FISCISelLowering.cpp - FISC DAG Lowering Implementation ---------===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file implements the FISCTargetLowering class.
//
//===----------------------------------------------------------------------===//

#include "FISCISelLowering.h"
#include "FISC.h"
#include "FISCMachineFunctionInfo.h"
#include "FISCSubtarget.h"
#include "FISCTargetMachine.h"
#include "MCTargetDesc/FISCBaseInfo.h"
#include "llvm/CodeGen/CallingConvLower.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineJumpTableInfo.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/SelectionDAGISel.h"
#include "llvm/CodeGen/TargetLoweringObjectFileImpl.h"
#include "llvm/CodeGen/ValueTypes.h"
#include "llvm/IR/CallingConv.h"
#include "llvm/IR/Constants.h"
#include "llvm/IR/DerivedTypes.h"
#include "llvm/IR/Function.h"
#include "llvm/IR/GlobalAlias.h"
#include "llvm/IR/GlobalVariable.h"
#include "llvm/IR/Intrinsics.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/raw_ostream.h"

using namespace llvm;

#define DEBUG_TYPE "fisc - isellowering"

const char *FISCTargetLowering::getTargetNodeName(unsigned Opcode) const {
    switch (Opcode) {
    default:
        return NULL;
    case FISCISD::RET_FLAG:  return "RetFlag";
    case FISCISD::LOAD_SYM:  return "LOAD_SYM";
    case FISCISD::MOVEi64:   return "MOVEi64";
    case FISCISD::CALL:      return "CALL";
    case FISCISD::SELECT_CC: return "SELECT_CC";
    case FISCISD::CMP:       return "CMP";
    }
}

FISCTargetLowering::FISCTargetLowering(FISCTargetMachine &FISCTM)
    : TargetLowering(FISCTM), Subtarget(*FISCTM.getSubtargetImpl())
{
    /// Set up the register classes.
    addRegisterClass(MVT::i64, &FISC::GRRegsRegClass);

    /// Compute derived properties from the register classes
    computeRegisterProperties(Subtarget.getRegisterInfo());

    setStackPointerRegisterToSaveRestore(FISC::SP);

    setSchedulingPreference(Sched::Source);

    /// Nodes that require custom lowering
    setOperationAction(ISD::GlobalAddress, MVT::i64, Custom);
    setOperationAction(ISD::SELECT,        MVT::i64, Expand);
    setOperationAction(ISD::SELECT_CC,     MVT::i64, Custom);

    // Support va_arg(): variable numbers (not fixed numbers) of arguments 
    //  (parameters) for function all
    setOperationAction(ISD::VASTART, MVT::Other, Custom);
    setOperationAction(ISD::VAARG,   MVT::Other, Expand);
    setOperationAction(ISD::VACOPY,  MVT::Other, Expand);
    setOperationAction(ISD::VAEND,   MVT::Other, Expand);

    setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i1,  Expand);
    setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i8,  Expand);
    setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i16, Expand);
    setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i32, Expand);
    setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i64, Expand);

    setOperationAction(ISD::SRA_PARTS, MVT::i8,  Expand);
    setOperationAction(ISD::SRA_PARTS, MVT::i16, Expand);
    setOperationAction(ISD::SRA_PARTS, MVT::i32, Expand);
    setOperationAction(ISD::SRA_PARTS, MVT::i64, Expand);

    setOperationAction(ISD::SETCC, MVT::i8,  Expand);
    setOperationAction(ISD::SETCC, MVT::i16, Expand);
    setOperationAction(ISD::SETCC, MVT::i32, Expand);
    setOperationAction(ISD::SETCC, MVT::i64, Expand);
}

SDValue FISCTargetLowering::LowerOperation(SDValue Op, SelectionDAG &DAG) const {
    switch (Op.getOpcode()) {
    default:
        llvm_unreachable("Unimplemented operand");
    case ISD::GlobalAddress:
        return LowerGlobalAddress(Op, DAG);
    case ISD::SELECT_CC:
        return LowerSelectCC(Op, DAG);
    case ISD::VASTART:
        return LowerVASTART(Op, DAG);
    }
}

SDValue FISCTargetLowering::LowerGlobalAddress(SDValue Op, SelectionDAG& DAG) const {
    GlobalAddressSDNode *GlobalAddr = cast<GlobalAddressSDNode>(Op.getNode());
    return DAG.getTargetGlobalAddress(GlobalAddr->getGlobal(), Op, MVT::i64, GlobalAddr->getOffset(), FISCII::MO_CALL26);
#if (0) /* FIXME */
    EVT VT = Op.getValueType();
    SDValue TargetAddr = DAG.getTargetGlobalAddress(GlobalAddr->getGlobal(), Op, MVT::i64, 0, FISCII::MO_CALL26);
    return DAG.getNode(FISCISD::LOAD_SYM, Op, VT, TargetAddr);
#endif
}

static SDValue FISC_EmitCMP(SDValue &LHS, SDValue &RHS, SDValue &TargetCC,
                            ISD::CondCode CC,
                            SDLoc dl, SelectionDAG &DAG)
{
    assert(!LHS.getValueType().isFloatingPoint() && "We don't handle FP yet");
    FISC::CondCodes TCC = FISC::COND_INVAL;

    switch (CC) {
    default:
        llvm_unreachable("Invalid integer condition!");
    case ISD::SETEQ:
        TCC = FISC::COND_EQ;
        if (LHS.getOpcode() == ISD::Constant)
            std::swap(LHS, RHS);
        break;
    case ISD::SETNE:
        TCC = FISC::COND_NE;
        if (LHS.getOpcode() == ISD::Constant)
            std::swap(LHS, RHS);
        break;
    case ISD::SETULE:
        std::swap(LHS, RHS); // INTENTIONAL FALLTHROUGH
    case ISD::SETUGE:
        if (const ConstantSDNode * C = dyn_cast<ConstantSDNode>(LHS)) {
            LHS = RHS;
            RHS = DAG.getConstant(C->getSExtValue() + 1, dl, C->getValueType(0));
            TCC = FISC::COND_LT;
            break;
        }
        TCC = FISC::COND_GE;
        break;
    case ISD::SETUGT:
        std::swap(LHS, RHS); // INTENTIONAL FALLTHROUGH
    case ISD::SETULT:
        if (const ConstantSDNode * C = dyn_cast<ConstantSDNode>(LHS)) {
            LHS = RHS;
            RHS = DAG.getConstant(C->getSExtValue() + 1, dl, C->getValueType(0));
            TCC = FISC::COND_GE;
            break;
        }
        TCC = FISC::COND_LT;
        break;
    case ISD::SETLE:
        std::swap(LHS, RHS); // INTENTIONAL FALLTHROUGH
    case ISD::SETGE:
        if (const ConstantSDNode * C = dyn_cast<ConstantSDNode>(LHS)) {
            LHS = RHS;
            RHS = DAG.getConstant(C->getSExtValue() + 1, dl, C->getValueType(0));
            TCC = FISC::COND_LT;
            break;
        }
        TCC = FISC::COND_GE;
        break;
    case ISD::SETGT:
        std::swap(LHS, RHS); // INTENTIONAL FALLTHROUGH
    case ISD::SETLT:
        if (const ConstantSDNode * C = dyn_cast<ConstantSDNode>(LHS)) {
            LHS = RHS;
            RHS = DAG.getConstant(C->getSExtValue() + 1, dl, C->getValueType(0));
            TCC = FISC::COND_GE;
            break;
        }
        TCC = FISC::COND_LT;
        break;
    }

    TargetCC = DAG.getConstant(TCC, dl, MVT::i64);
    return DAG.getNode(FISCISD::CMP, dl, MVT::Glue, LHS, RHS);
}

SDValue FISCTargetLowering::LowerSelectCC(SDValue Op, SelectionDAG &DAG) const {
    SDValue LHS = Op.getOperand(0);
    SDValue RHS = Op.getOperand(1);
    SDValue TrueV = Op.getOperand(2);
    SDValue FalseV = Op.getOperand(3);
    ISD::CondCode CC = cast<CondCodeSDNode>(Op.getOperand(4))->get();
    SDLoc dl(Op);

    SDValue TargetCC;
    SDValue Flag = FISC_EmitCMP(LHS, RHS, TargetCC, CC, dl, DAG);

    SDVTList VTs = DAG.getVTList(Op.getValueType(), MVT::Glue);
    SDValue Ops[] = { TrueV, FalseV, TargetCC, Flag };
    return DAG.getNode(FISCISD::SELECT_CC, dl, VTs, Ops);
}

MachineBasicBlock *FISCTargetLowering::EmitInstrWithCustomInserter(MachineInstr *MI, MachineBasicBlock *BB) const {
    const TargetInstrInfo &TII = *BB->getParent()->getSubtarget().getInstrInfo();
    DebugLoc DL = MI->getDebugLoc();
    assert(MI->getOpcode() == FISC::Select && "Unexpected instr type to insert");

    // To "insert" a SELECT instruction, we actually have to insert the diamond
    // control-flow pattern.  The incoming instruction knows the destination vreg
    // to set, the condition code register to branch on, the true/false values to
    // select between, and a branch opcode to use.
    const BasicBlock *LLVM_BB = BB->getBasicBlock();
    MachineFunction::iterator I = ++BB->getIterator();

    // ThisMBB:
    // ...
    //  TrueVal = ...
    //  cmpTY ccX, r1, r2
    //  bCC Copy1MBB
    //  fallthrough --> Copy0MBB
    MachineBasicBlock *ThisMBB = BB;
    MachineFunction *F = BB->getParent();
    MachineBasicBlock *Copy0MBB = F->CreateMachineBasicBlock(LLVM_BB);
    MachineBasicBlock *Copy1MBB = F->CreateMachineBasicBlock(LLVM_BB);

    F->insert(I, Copy0MBB);
    F->insert(I, Copy1MBB);

    // Update machine-CFG edges by transferring all successors of the current
    // block to the new block which will contain the Phi node for the select.
    Copy1MBB->splice(Copy1MBB->begin(), BB,
        std::next(MachineBasicBlock::iterator(MI)), BB->end());
    Copy1MBB->transferSuccessorsAndUpdatePHIs(BB);

    // Next, add the true and fallthrough blocks as its successors.
    BB->addSuccessor(Copy0MBB);
    BB->addSuccessor(Copy1MBB);

    // Insert Branch CC instruction
    BuildMI(BB, DL, TII.get(FISC::Bcc))
        .addOperand(MI->getOperand(3))
        .addMBB(Copy1MBB, FISCII::MO_CALL19);

    // Copy0MBB:
    //  %FalseValue = ...
    //  # fallthrough to Copy1MBB
    BB = Copy0MBB;

    // Update machine-CFG edges
    BB->addSuccessor(Copy1MBB);

    // Copy1MBB:
    //  %Result = phi [ %FalseValue, Copy0MBB ], [ %TrueValue, ThisMBB ]
    // ...
    BB = Copy1MBB;
    BuildMI(*BB, BB->begin(), DL, TII.get(FISC::PHI),
        MI->getOperand(0).getReg())
        .addReg(MI->getOperand(2).getReg()).addMBB(Copy0MBB)
        .addReg(MI->getOperand(1).getReg()).addMBB(ThisMBB);

    MI->eraseFromParent(); // The pseudo instruction is gone now.
    return BB;
}

SDValue FISCTargetLowering::LowerVASTART(SDValue Op, SelectionDAG& DAG) const {
    MachineFunction &MF = DAG.getMachineFunction();
    FISCMachineFunctionInfo *FuncInfo = MF.getInfo<FISCMachineFunctionInfo>();

    SDValue FI = DAG.getFrameIndex(FuncInfo->getVarArgsFrameIndex(), getPointerTy(MF.getDataLayout()));

    // vastart just stores the address of the VarArgsFrameIndex slot into the
    // memory location argument.
    const Value *SV = cast<SrcValueSDNode>(Op.getOperand(2))->getValue();
    return DAG.getStore(Op.getOperand(0), SDLoc(Op), FI, Op.getOperand(1), MachinePointerInfo(SV), false, false, 0);
}

//===----------------------------------------------------------------------===//
//                      Calling Convention Implementation
//===----------------------------------------------------------------------===//

#include "FISCGenCallingConv.inc"

//===----------------------------------------------------------------------===//
//                  Call Calling Convention Implementation
//===----------------------------------------------------------------------===//

/// For each argument in a function store the number of pieces it is composed of.
template<typename ArgT>
static void ParseFunctionArgs(const SmallVectorImpl<ArgT> &Args, SmallVectorImpl<unsigned> &Out) {
    unsigned CurrentArgIndex = ~0U;
    for (unsigned i = 0, e = Args.size(); i != e; i++) {
        if (CurrentArgIndex == Args[i].OrigArgIndex) {
            Out.back()++;
        }
        else {
            Out.push_back(1);
            CurrentArgIndex++;
        }
    }
}

static void AnalyzeVarArgs(CCState &State, const SmallVectorImpl<ISD::OutputArg> &Outs)
{
    State.AnalyzeCallOperands(Outs, CC_FISC);
}

static void AnalyzeVarArgs(CCState &State, const SmallVectorImpl<ISD::InputArg> &Ins)
{
    State.AnalyzeFormalArguments(Ins, CC_FISC);
}

/// Analyze incoming and outgoing function arguments. We need custom C++ code
/// to handle special constraints in the ABI like reversing the order of the
/// pieces of splitted arguments. In addition, all pieces of a certain argument
/// have to be passed either using registers or the stack but never mixing both.
template<typename ArgT>
static void AnalyzeArguments(CCState &State, SmallVectorImpl<CCValAssign> &ArgLocs, const SmallVectorImpl<ArgT> &Args)
{
    static const MCPhysReg RegList[] = {
        FISC::X10, FISC::X11, FISC::X12, FISC::X13,
        FISC::X14, FISC::X15, FISC::X26, FISC::X27,
        FISC::X18
    };
    
    static const unsigned NbRegs = array_lengthof(RegList);

    if (State.isVarArg()) {
        AnalyzeVarArgs(State, Args);
        return;
    }

    SmallVector<unsigned, 4> ArgsParts;
    ParseFunctionArgs(Args, ArgsParts);

    unsigned RegsLeft = NbRegs;
    bool UseStack = false;
    unsigned ValNo = 0;

    for (unsigned i = 0, e = ArgsParts.size(); i != e; i++) {
        MVT ArgVT = Args[ValNo].VT;
        ISD::ArgFlagsTy ArgFlags = Args[ValNo].Flags;
        MVT LocVT = ArgVT;
        CCValAssign::LocInfo LocInfo = CCValAssign::Full;

        // Handle byval arguments
        if (ArgFlags.isByVal()) {
            State.HandleByVal(ValNo++, ArgVT, LocVT, LocInfo, 8, 8, ArgFlags);
            continue;
        }

        unsigned Parts = ArgsParts[i];

        if (!UseStack && Parts <= RegsLeft) {
            unsigned FirstVal = ValNo;
            for (unsigned j = 0; j < Parts; j++) {
                unsigned Reg = State.AllocateReg(RegList);
                State.addLoc(CCValAssign::getReg(ValNo++, ArgVT, Reg, LocVT, LocInfo));
                RegsLeft--;
            }

            // Reverse the order of the pieces to agree with the "big endian" format
            // required in the calling convention ABI.
            SmallVectorImpl<CCValAssign>::iterator B = ArgLocs.begin() + FirstVal;
            std::reverse(B, B + Parts);
        }
        else {
            UseStack = true;
            for (unsigned j = 0; j < Parts; j++)
                CC_FISC(ValNo++, ArgVT, LocVT, LocInfo, ArgFlags, State);
        }
    }
}

static void AnalyzeRetResult(CCState &State, const SmallVectorImpl<ISD::InputArg> &Ins)
{
    State.AnalyzeCallResult(Ins, RetCC_FISC);
}

static void AnalyzeRetResult(CCState &State, const SmallVectorImpl<ISD::OutputArg> &Outs)
{
    State.AnalyzeReturn(Outs, RetCC_FISC);
}

template<typename ArgT>
static void AnalyzeReturnValues(CCState &State,
    SmallVectorImpl<CCValAssign> &RVLocs,
    const SmallVectorImpl<ArgT> &Args) {
    AnalyzeRetResult(State, Args);

    // Reverse splitted return values to get the "big endian" format required
    // to agree with the calling convention ABI.
    std::reverse(RVLocs.begin(), RVLocs.end());
}

/// FISC call implementation
SDValue FISCTargetLowering::LowerCall(TargetLowering::CallLoweringInfo &CLI, SmallVectorImpl<SDValue> &InVals) const {
    /// Fetch data from the CallLoweringInfo class
    SelectionDAG &DAG = CLI.DAG;
    SDLoc &Loc = CLI.DL;
    SmallVectorImpl<ISD::OutputArg> &Outs = CLI.Outs;
    SmallVectorImpl<SDValue> &OutVals = CLI.OutVals;
    SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins;
    SDValue Chain = CLI.Chain;
    SDValue Callee = CLI.Callee;
    CallingConv::ID CallConv = CLI.CallConv;
    const bool isVarArg = CLI.IsVarArg;

    CLI.IsTailCall = false;
    
    /// Analyze operands of the call, assigning locations to each operand.
    SmallVector<CCValAssign, 16> ArgLocs;
    CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), ArgLocs, *DAG.getContext());
    AnalyzeArguments(CCInfo, ArgLocs, Outs);

    /// Get the size of the outgoing arguments stack space requirement.
    const unsigned NumBytes = CCInfo.getNextStackOffset();

    Chain = DAG.getCALLSEQ_START(Chain, DAG.getIntPtrConstant(NumBytes, Loc, true), Loc);

    SmallVector<std::pair<unsigned, SDValue>, 9> RegsToPass;
    SmallVector<SDValue, 12>                     MemOpChains;

    /// Walk the register/memloc assignments, inserting copies/loads.
    for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) {
        CCValAssign &VA = ArgLocs[i];
        SDValue Arg = OutVals[i];

        // We only handle fully promoted arguments.
        assert(VA.getLocInfo() == CCValAssign::Full && "Unhandled loc info");

        if (VA.isRegLoc()) {
            RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg));
            continue;
        }
      
        assert(VA.isMemLoc() && "Only support passing arguments through registers or via the stack");

        SDValue StackPtr = DAG.getRegister(FISC::SP, MVT::i64);
        SDValue PtrOff = DAG.getIntPtrConstant(VA.getLocMemOffset(), Loc);
        PtrOff = DAG.getNode(ISD::ADD, Loc, MVT::i64, StackPtr, PtrOff);
        MemOpChains.push_back(DAG.getStore(Chain, Loc, Arg, PtrOff, MachinePointerInfo(), false, false, 0));
    }

    /// Emit all stores, make sure they occur before the call.
    if (!MemOpChains.empty())
        Chain = DAG.getNode(ISD::TokenFactor, Loc, MVT::Other, MemOpChains);

    /// Build a sequence of copy-to-reg nodes chained together with token chain
    /// and flag operands which copy the outgoing args into the appropriate regs.
    SDValue InFlag;
    for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) {
        Chain = DAG.getCopyToReg(Chain, Loc, RegsToPass[i].first, RegsToPass[i].second, InFlag);
        InFlag = Chain.getValue(1);
    }

    EVT PtrVT = getPointerTy(DAG.getDataLayout());

    GlobalAddressSDNode *G = dyn_cast<GlobalAddressSDNode>(Callee);
    if (G)
        Callee = DAG.getGlobalAddress(G->getGlobal(), Loc, PtrVT, 0);
    
    std::vector<SDValue> Ops;
    Ops.push_back(Chain);
    Ops.push_back(Callee);

    // Add argument registers to the end of the list so that they are
    // known live into the call.
    for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i)
        Ops.push_back(DAG.getRegister(RegsToPass[i].first,
            RegsToPass[i].second.getValueType()));

    /// Add a register mask operand representing the call-preserved registers.
    const uint32_t *Mask;
    const TargetRegisterInfo *TRI = DAG.getSubtarget().getRegisterInfo();
    Mask = TRI->getCallPreservedMask(DAG.getMachineFunction(), CallConv);

    assert(Mask && "Missing call preserved mask for calling convention");
    Ops.push_back(DAG.getRegisterMask(Mask));

    if (InFlag.getNode())
        Ops.push_back(InFlag);

    SDVTList NodeTys = DAG.getVTList(MVT::Other, MVT::Glue);

    /// Returns a chain and a flag for retval copy to use.
    Chain = DAG.getNode(FISCISD::CALL, Loc, NodeTys, Ops);
    InFlag = Chain.getValue(1);
    Chain = DAG.getCALLSEQ_END(Chain, DAG.getIntPtrConstant(NumBytes, Loc, true),
        DAG.getIntPtrConstant(0, Loc, true), InFlag, Loc);
    if (!Ins.empty())
        InFlag = Chain.getValue(1);

    /// Handle result values, copying them out of physregs into vregs that we return.
    return LowerCallResult(Chain, InFlag, CallConv, isVarArg, Ins, Loc, DAG, InVals);
}

SDValue FISCTargetLowering::LowerCallResult(
    SDValue Chain, SDValue InGlue, CallingConv::ID CallConv, bool isVarArg,
    const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl, SelectionDAG &DAG,
    SmallVectorImpl<SDValue> &InVals) const
{
    /// Assign locations to each value returned by this call.
    SmallVector<CCValAssign, 16> RVLocs;
    CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), RVLocs, *DAG.getContext());

    AnalyzeReturnValues(CCInfo, RVLocs, Ins);

    // Copy all of the result registers out of their specified physreg.
    for (unsigned i = 0; i != RVLocs.size(); ++i) {
        Chain = DAG.getCopyFromReg(Chain, dl, RVLocs[i].getLocReg(),
            RVLocs[i].getValVT(), InGlue).getValue(1);
        InGlue = Chain.getValue(2);
        InVals.push_back(Chain.getValue(0));
    }

    return Chain;
}

//===----------------------------------------------------------------------===//
//             Formal Arguments Calling Convention Implementation
//===----------------------------------------------------------------------===//

/// FISC formal arguments implementation
SDValue FISCTargetLowering::LowerFormalArguments(
    SDValue Chain, CallingConv::ID CallConv, bool isVarArg,
    const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl, SelectionDAG &DAG,
    SmallVectorImpl<SDValue> &InVals) const
{
    MachineFunction &MF = DAG.getMachineFunction();
    MachineFrameInfo *MFI = MF.getFrameInfo();
    MachineRegisterInfo &RegInfo = MF.getRegInfo();
    FISCMachineFunctionInfo *FuncInfo = MF.getInfo<FISCMachineFunctionInfo>();

    // Assign locations to all of the incoming arguments.
    SmallVector<CCValAssign, 16> ArgLocs;
    CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), ArgLocs, *DAG.getContext());
    AnalyzeArguments(CCInfo, ArgLocs, Ins);

    // Create frame index for the start of the first vararg value
    if (isVarArg) {
        unsigned Offset = CCInfo.getNextStackOffset();
        FuncInfo->setVarArgsFrameIndex(MFI->CreateFixedObject(1, Offset, true));
    }

    for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) {
        CCValAssign &VA = ArgLocs[i];
        if (VA.isRegLoc()) {
            // Arguments passed in registers
            EVT RegVT = VA.getLocVT();
            switch (RegVT.getSimpleVT().SimpleTy) {
            default:
            {
#ifndef NDEBUG
                errs() << "LowerFormalArguments Unhandled argument type: "
                    << RegVT.getSimpleVT().SimpleTy << "\n";
#endif
                llvm_unreachable(nullptr);
            }
            case MVT::i64:
                unsigned VReg = RegInfo.createVirtualRegister(&FISC::GRRegsRegClass);
                RegInfo.addLiveIn(VA.getLocReg(), VReg);
                SDValue ArgValue = DAG.getCopyFromReg(Chain, dl, VReg, RegVT);

                // If this is an 8-bit value, it is really passed promoted to 16
                // bits. Insert an assert[sz]ext to capture this, then truncate to the
                // right size.
                if (VA.getLocInfo() == CCValAssign::SExt)
                    ArgValue = DAG.getNode(ISD::AssertSext, dl, RegVT, ArgValue,
                        DAG.getValueType(VA.getValVT()));
                else if (VA.getLocInfo() == CCValAssign::ZExt)
                    ArgValue = DAG.getNode(ISD::AssertZext, dl, RegVT, ArgValue,
                        DAG.getValueType(VA.getValVT()));

                if (VA.getLocInfo() != CCValAssign::Full)
                    ArgValue = DAG.getNode(ISD::TRUNCATE, dl, VA.getValVT(), ArgValue);

                InVals.push_back(ArgValue);
            }
        }
        else {
            // Sanity check
            assert(VA.isMemLoc());

            SDValue InVal;
            ISD::ArgFlagsTy Flags = Ins[i].Flags;

            if (Flags.isByVal()) {
                int FI = MFI->CreateFixedObject(Flags.getByValSize(),
                    VA.getLocMemOffset(), true);
                InVal = DAG.getFrameIndex(FI, getPointerTy(DAG.getDataLayout()));
            }
            else {
                // Load the argument to a virtual register
                unsigned ObjSize = VA.getLocVT().getSizeInBits() / 8;
                if (ObjSize > 8) {
                    errs() << "LowerFormalArguments Unhandled argument type: "
                        << EVT(VA.getLocVT()).getEVTString()
                        << "\n";
                }
                // Create the frame index object for this incoming parameter...
                int FI = MFI->CreateFixedObject(ObjSize, VA.getLocMemOffset(), true);

                // Create the SelectionDAG nodes corresponding to a load
                //from this parameter
                SDValue FIN = DAG.getFrameIndex(FI, MVT::i64);
                InVal = DAG.getLoad(
                    VA.getLocVT(), dl, Chain, FIN,
                    MachinePointerInfo::getFixedStack(DAG.getMachineFunction(), FI),
                    false, false, false, 0);
            }

            InVals.push_back(InVal);
        }
    }

    return Chain;
}

//===----------------------------------------------------------------------===//
//               Return Value Calling Convention Implementation
//===----------------------------------------------------------------------===//

bool FISCTargetLowering::CanLowerReturn(CallingConv::ID CallConv,
    MachineFunction &MF, bool isVarArg,
    const SmallVectorImpl<ISD::OutputArg> &Outs,
    LLVMContext &Context) const
{
    SmallVector<CCValAssign, 16> RVLocs;
    CCState CCInfo(CallConv, isVarArg, MF, RVLocs, Context);
    if (!CCInfo.CheckReturn(Outs, RetCC_FISC))
        return false;
    if (CCInfo.getNextStackOffset() != 0 && isVarArg)
        return false;
    return true;
}

SDValue FISCTargetLowering::LowerReturn(SDValue Chain, CallingConv::ID CallConv,
    bool isVarArg,
    const SmallVectorImpl<ISD::OutputArg> &Outs,
    const SmallVectorImpl<SDValue> &OutVals,
    SDLoc dl, SelectionDAG &DAG) const
{
    /// CCValAssign - represent the assignment of the return value to a location
    SmallVector<CCValAssign, 16> RVLocs;

    /// CCState - Info about the registers and stack slot.
    CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), RVLocs, *DAG.getContext());
    CCInfo.AnalyzeReturn(Outs, RetCC_FISC);

    SDValue Flag;
    SmallVector<SDValue, 8> RetOps(1, Chain);

    /// Copy the result values into the output registers.
    for (unsigned i = 0, e = RVLocs.size(); i < e; ++i) {
        CCValAssign &VA = RVLocs[i];
        assert(VA.isRegLoc() && "Can only return in registers!");

        Chain = DAG.getCopyToReg(Chain, dl, VA.getLocReg(), OutVals[i], Flag);
        Flag = Chain.getValue(1);
        RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT()));
    }

    /// Update chain.
    RetOps[0] = Chain;

    /// Add the flag if we have it.
    if (Flag.getNode())
        RetOps.push_back(Flag);

    return DAG.getNode(FISCISD::RET_FLAG, dl, MVT::Other, RetOps);
}

//===----------------------------------------------------------------------===//
//                           FISC Inline Assembly Support
//===----------------------------------------------------------------------===//

/// getConstraintType - Given a constraint letter, return the type of
/// constraint it is for this target.
FISCTargetLowering::ConstraintType FISCTargetLowering::getConstraintType(StringRef Constraint) const
{
    if (Constraint.size() == 1) {
        switch (Constraint[0]) {
        default: break;
        case 'c':
            return C_RegisterClass;
        case 'R':
            return C_Memory;
        }
    }
    return TargetLowering::getConstraintType(Constraint);
}

/// Examine constraint type and operand type and determine a weight value.
/// This object must already have been set up with the operand type
/// and the current alternative constraint selected.
TargetLowering::ConstraintWeight FISCTargetLowering::getSingleConstraintMatchWeight(AsmOperandInfo &info, const char *constraint) const {
    ConstraintWeight weight = CW_Invalid;
    Value *CallOperandVal = info.CallOperandVal;
    // If we don't have a value, we can't do a match,
    // but allow it at the lowest weight.
    if (!CallOperandVal)
        return CW_Default;
    Type *type = CallOperandVal->getType();
    // Look at the constraint type.
    switch (*constraint) {
    default:
        weight = TargetLowering::getSingleConstraintMatchWeight(info, constraint);
        break;
    case 'c':
        if (type->isIntegerTy())
            weight = CW_SpecificReg;
        break;
    case 'I': // signed 16 bit immediate
    case 'J': // integer zero
    case 'K': // unsigned 16 bit immediate
    case 'L': // signed 32 bit immediate where lower 16 bits are 0
    case 'N': // immediate in the range of -65535 to -1 (inclusive)
    case 'O': // signed 15 bit immediate (+- 16383)
    case 'P': // immediate in the range of 65535 to 1 (inclusive)
        if (isa<ConstantInt>(CallOperandVal))
            weight = CW_Constant;
        break;
    case 'R':
        weight = CW_Memory;
        break;
    }
    return weight;
}

/// This is a helper function to parse a physical register string and split it
/// into non-numeric and numeric parts (Prefix and Reg). The first boolean flag
/// that is returned indicates whether parsing was successful. The second flag
/// is true if the numeric part exists.
static std::pair<bool, bool> parsePhysicalReg(const StringRef &C, std::string &Prefix, unsigned long long &Reg) {
    if (C.front() != '{' || C.back() != '}')
        return std::make_pair(false, false);

    // Search for the first numeric character.
    StringRef::const_iterator I, B = C.begin() + 1, E = C.end() - 1;
    I = std::find_if(B, E, std::ptr_fun(isdigit));

    Prefix.assign(B, I - B);

    // The second flag is set to false if no numeric characters were found.
    if (I == E)
        return std::make_pair(true, false);

    // Parse the numeric characters.
    return std::make_pair(!getAsUnsignedInteger(StringRef(I, E - I), 10, Reg), true);
}

std::pair<unsigned, const TargetRegisterClass *> FISCTargetLowering::parseRegForInlineAsmConstraint(const StringRef &C, MVT VT) const {
    const TargetRegisterClass *RC;
    std::string Prefix;
    unsigned long long Reg;

    std::pair<bool, bool> R = parsePhysicalReg(C, Prefix, Reg);

    if (!R.first)
        return std::make_pair(0U, nullptr);
    if (!R.second)
        return std::make_pair(0U, nullptr);

    // Parse $0-$15.
    assert(Prefix == "$");
    RC = getRegClassFor((VT == MVT::Other) ? MVT::i64 : VT);

    assert(Reg < RC->getNumRegs());
    return std::make_pair(*(RC->begin() + Reg), RC);
}

/// Given a register class constraint, like 'r', if this corresponds directly
/// to an LLVM register class, return a register of 0 and the register class
/// pointer.
std::pair<unsigned, const TargetRegisterClass *> FISCTargetLowering::getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const
{
    if (Constraint.size() == 1) {
        switch (Constraint[0]) {
        case 'r':
            if (VT == MVT::i8 || VT == MVT::i16 || VT == MVT::i32 || VT == MVT::i64)
                return std::make_pair(0U, &FISC::GRRegsRegClass);
            // This will generate an error message
            return std::make_pair(0u, static_cast<const TargetRegisterClass*>(0));
        case 'c': // register suitable for indirect jump
            if (VT == MVT::i64)
                return std::make_pair((unsigned)FISC::X19, &FISC::GRRegsRegClass);
            assert("Unexpected type.");
        }
    }

    std::pair<unsigned, const TargetRegisterClass *> R;
    R = parseRegForInlineAsmConstraint(Constraint, VT);

    if (R.second)
        return R;

    return TargetLowering::getRegForInlineAsmConstraint(TRI, Constraint, VT);
}

/// LowerAsmOperandForConstraint - Lower the specified operand into the Ops
/// vector.  If it is invalid, don't add anything to Ops.
void FISCTargetLowering::LowerAsmOperandForConstraint(SDValue Op, std::string &Constraint, std::vector<SDValue>&Ops, SelectionDAG &DAG) const
{
    SDLoc DL(Op);
    SDValue Result;

    // Only support length 1 constraints for now.
    if (Constraint.length() > 1) return;

    char ConstraintLetter = Constraint[0];
    switch (ConstraintLetter) {
    default: break; // This will fall through to the generic implementation
    case 'I': // Signed 16 bit constant
              // If this fails, the parent routine will give an error
        if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op)) {
            EVT Type = Op.getValueType();
            int64_t Val = C->getSExtValue();
            if (isInt<16>(Val)) {
                Result = DAG.getTargetConstant(Val, DL, Type);
                break;
            }
        }
        return;
    case 'J': // integer zero
        if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op)) {
            EVT Type = Op.getValueType();
            int64_t Val = C->getZExtValue();
            if (Val == 0) {
                Result = DAG.getTargetConstant(0, DL, Type);
                break;
            }
        }
        return;
    case 'K': // unsigned 16 bit immediate
        if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op)) {
            EVT Type = Op.getValueType();
            uint64_t Val = (uint64_t)C->getZExtValue();
            if (isUInt<16>(Val)) {
                Result = DAG.getTargetConstant(Val, DL, Type);
                break;
            }
        }
        return;
    case 'L': // signed 32 bit immediate where lower 16 bits are 0
        if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op)) {
            EVT Type = Op.getValueType();
            int64_t Val = C->getSExtValue();
            if ((isInt<32>(Val)) && ((Val & 0xffff) == 0)) {
                Result = DAG.getTargetConstant(Val, DL, Type);
                break;
            }
        }
        return;
    case 'N': // immediate in the range of -65535 to -1 (inclusive)
        if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op)) {
            EVT Type = Op.getValueType();
            int64_t Val = C->getSExtValue();
            if ((Val >= -65535) && (Val <= -1)) {
                Result = DAG.getTargetConstant(Val, DL, Type);
                break;
            }
        }
        return;
    case 'O': // signed 15 bit immediate
        if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op)) {
            EVT Type = Op.getValueType();
            int64_t Val = C->getSExtValue();
            if ((isInt<15>(Val))) {
                Result = DAG.getTargetConstant(Val, DL, Type);
                break;
            }
        }
        return;
    case 'P': // immediate in the range of 1 to 65535 (inclusive)
        if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op)) {
            EVT Type = Op.getValueType();
            int64_t Val = C->getSExtValue();
            if ((Val <= 65535) && (Val >= 1)) {
                Result = DAG.getTargetConstant(Val, DL, Type);
                break;
            }
        }
        return;
    }

    if (Result.getNode()) {
        Ops.push_back(Result);
        return;
    }

    TargetLowering::LowerAsmOperandForConstraint(Op, Constraint, Ops, DAG);
}

bool FISCTargetLowering::isLegalAddressingMode(const DataLayout &DL, const AddrMode &AM, Type *Ty, unsigned AS) const {
    // No global is ever allowed as a base.
    if (AM.BaseGV)
        return false;

    switch (AM.Scale) {
    case 0: // "r+i" or just "i", depending on HasBaseReg.
        break;
    case 1:
        if (!AM.HasBaseReg) // allow "r+i".
            break;
        return false; // disallow "r+r" or "r+r+i".
    default:
        return false;
    }

    return true;
}