verilog xil_defaultlib --include "/home/coppholl/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/ec67/hdl" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/a317/hdl" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/f0b6/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/c783/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/814a/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/1017/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/8745/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/2340/hdl/verilog" \
"../../../bd/DMA_ADDER/ipshared/6960/hdl/ADDER_slave_stream_v1_0_S00_AXIS.v" \
"../../../bd/DMA_ADDER/ipshared/6960/hdl/ADDER_master_stream_v1_0_M00_AXIS.v" \
"../../../bd/DMA_ADDER/ipshared/6960/hdl/ADDER_slave_lite_v1_0_S00_AXI.v" \
"../../../bd/DMA_ADDER/ipshared/6960/src/adder_IP.v" \
"../../../bd/DMA_ADDER/ipshared/6960/hdl/ADDER.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_ADDER_0_0/sim/DMA_ADDER_ADDER_0_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_zynq_ultra_ps_e_0_0/sim/DMA_ADDER_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_037c_one_0.v" \

sv xil_defaultlib --include "/home/coppholl/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/ec67/hdl" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/a317/hdl" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/f0b6/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/c783/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/814a/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/1017/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/8745/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/2340/hdl/verilog" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_037c_arsw_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_037c_rsw_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_037c_awsw_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_037c_wsw_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_037c_bsw_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_037c_s00mmu_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_037c_s00tr_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_037c_s00sic_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_037c_s00a2s_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_037c_sarn_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_037c_srn_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_037c_sawn_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_037c_swn_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_037c_sbn_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_037c_s01mmu_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_037c_s01tr_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_037c_s01sic_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_037c_s01a2s_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_037c_sarn_1.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_037c_srn_1.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_037c_s02mmu_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_037c_s02tr_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_037c_s02sic_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_037c_s02a2s_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_037c_sawn_1.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_037c_swn_1.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_037c_sbn_1.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_037c_m00s2a_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_037c_m00arn_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_037c_m00rn_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_037c_m00awn_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_037c_m00wn_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_037c_m00bn_0.sv" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_037c_m00e_0.sv" \

verilog xil_defaultlib --include "/home/coppholl/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/ec67/hdl" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/a317/hdl" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/f0b6/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/c783/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/814a/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/1017/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/8745/hdl/verilog" --include "../../../../TB_DMA.gen/sources_1/bd/DMA_ADDER/ipshared/2340/hdl/verilog" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/bd_0/sim/bd_037c.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_smartconnect_0_0/sim/DMA_ADDER_smartconnect_0_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_xlconcat_0_0/sim/DMA_ADDER_xlconcat_0_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_xlslice_0_0/sim/DMA_ADDER_xlslice_0_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_xbar_0/sim/DMA_ADDER_xbar_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_auto_pc_0/sim/DMA_ADDER_auto_pc_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_xlconstant_0_0/sim/DMA_ADDER_xlconstant_0_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_xlconstant_1_0/sim/DMA_ADDER_xlconstant_1_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/ip/ip_0/sim/bd_9332_ila_lib_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/ip/ip_1/bd_9332_g_inst_0_gigantic_mux.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/ip/ip_1/sim/bd_9332_g_inst_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/ip/ip_2/sim/bd_9332_slot_1_aw_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/ip/ip_3/sim/bd_9332_slot_1_w_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/ip/ip_4/sim/bd_9332_slot_1_b_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/ip/ip_5/sim/bd_9332_slot_1_ar_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/ip/ip_6/sim/bd_9332_slot_1_r_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/ip/ip_7/sim/bd_9332_slot_2_aw_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/ip/ip_8/sim/bd_9332_slot_2_w_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/ip/ip_9/sim/bd_9332_slot_2_b_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/ip/ip_10/sim/bd_9332_slot_2_ar_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/ip/ip_11/sim/bd_9332_slot_2_r_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/bd_0/sim/bd_9332.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_system_ila_0_0/sim/DMA_ADDER_system_ila_0_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_debug_bridge_0_0/bd_0/ip/ip_0/sim/bd_8f93_axi_jtag_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_debug_bridge_0_0/bd_0/sim/bd_8f93.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_debug_bridge_0_0/sim/DMA_ADDER_debug_bridge_0_0.v" \
"../../../bd/DMA_ADDER/ip/DMA_ADDER_auto_pc_1/sim/DMA_ADDER_auto_pc_1.v" \
"../../../bd/DMA_ADDER/sim/DMA_ADDER.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
