INTSTYLE=ise
INFILE=D:\FPGA\RISC\top.ncd
OUTFILE=D:\FPGA\RISC\top.bit
FAMILY=Spartan3E
PART=xc3s500e-4fg320
WORKINGDIR=D:\FPGA\RISC
LICENSE=WebPack
USER_INFO=__0_0_0
