{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716081467546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716081467547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 03:17:47 2024 " "Processing started: Sun May 19 03:17:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716081467547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716081467547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digit_detector -c digit_detector " "Command: quartus_sta digit_detector -c digit_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716081467547 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716081467602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716081467843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716081467843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716081467931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716081467931 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1716081468488 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digit_detector.sdc " "Synopsys Design Constraints File file not found: 'digit_detector.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716081468544 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716081468544 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716081468552 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_25 clock_25 " "create_clock -period 1.000 -name clock_25 clock_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716081468552 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS_PIXCLK CMOS_PIXCLK " "create_clock -period 1.000 -name CMOS_PIXCLK CMOS_PIXCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716081468552 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " "create_clock -period 1.000 -name digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716081468552 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716081468552 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716081468561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716081468562 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716081468563 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716081468593 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716081468731 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716081468731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.550 " "Worst-case setup slack is -8.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.550            -601.637 CLOCK_50  " "   -8.550            -601.637 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.827           -2135.509 clock_25  " "   -4.827           -2135.509 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.137              -4.137 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "   -4.137              -4.137 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588             -26.292 CMOS_PIXCLK  " "   -1.588             -26.292 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716081468732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.065 " "Worst-case hold slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "    0.065               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 CLOCK_50  " "    0.381               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_25  " "    0.402               0.000 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 CMOS_PIXCLK  " "    0.693               0.000 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716081468744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716081468745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716081468746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -202.175 CLOCK_50  " "   -3.000            -202.175 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.685 CMOS_PIXCLK  " "   -3.000             -55.685 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -2291.976 clock_25  " "   -2.693           -2291.976 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "    0.421               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081468748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716081468748 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 198 synchronizer chains. " "Report Metastability: Found 198 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716081468888 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716081468888 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716081468892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716081468920 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716081469372 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716081469517 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716081469546 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716081469546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.653 " "Worst-case setup slack is -7.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.653            -534.701 CLOCK_50  " "   -7.653            -534.701 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.374           -1907.286 clock_25  " "   -4.374           -1907.286 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.691              -3.691 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "   -3.691              -3.691 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.313             -20.918 CMOS_PIXCLK  " "   -1.313             -20.918 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716081469548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "    0.096               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLOCK_50  " "    0.353               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_25  " "    0.354               0.000 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 CMOS_PIXCLK  " "    0.632               0.000 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716081469562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716081469565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716081469567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -202.175 CLOCK_50  " "   -3.000            -202.175 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.685 CMOS_PIXCLK  " "   -3.000             -55.685 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -2255.368 clock_25  " "   -2.649           -2255.368 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "    0.413               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716081469570 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 198 synchronizer chains. " "Report Metastability: Found 198 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716081469720 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716081469720 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716081469725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716081469873 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716081469884 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716081469884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.864 " "Worst-case setup slack is -3.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.864            -225.421 CLOCK_50  " "   -3.864            -225.421 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.034            -616.148 clock_25  " "   -2.034            -616.148 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.712              -1.712 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "   -1.712              -1.712 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264              -1.280 CMOS_PIXCLK  " "   -0.264              -1.280 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716081469888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.000 " "Worst-case hold slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "    0.000               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 CLOCK_50  " "    0.032               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_25  " "    0.181               0.000 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 CMOS_PIXCLK  " "    0.318               0.000 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716081469904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716081469908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716081469912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -202.612 CLOCK_50  " "   -3.000            -202.612 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.457 CMOS_PIXCLK  " "   -3.000             -72.457 CMOS_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -872.000 clock_25  " "   -1.000            -872.000 clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\]  " "    0.459               0.000 digit_detector_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|LUT_INDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716081469916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716081469916 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 198 synchronizer chains. " "Report Metastability: Found 198 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716081470098 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716081470098 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716081470503 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716081470508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716081470616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 03:17:50 2024 " "Processing ended: Sun May 19 03:17:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716081470616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716081470616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716081470616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716081470616 ""}
