// Seed: 879333100
module module_0 (
    input wand id_0,
    input tri1 id_1
);
  assign id_3 = id_1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_0
  );
  assign module_1.type_6 = 0;
  always id_3 = id_0 << id_4;
endmodule
module module_1 (
    output logic   id_0,
    input  supply1 id_1,
    input  supply1 id_2,
    input  supply0 id_3
);
  final id_0 <= 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wand id_5 = id_1 ? 1 : 1;
  always id_0 = -1;
endmodule
module module_2 (
    input wor id_0,
    id_14,
    output uwire id_1,
    input wor id_2,
    input tri id_3,
    input tri id_4,
    output supply0 id_5,
    input uwire id_6,
    output wand id_7,
    input uwire id_8,
    output uwire id_9,
    output tri id_10,
    input supply1 id_11,
    input tri id_12
);
  wire id_15;
  assign module_0.id_0 = 0;
  wire id_16;
endmodule
