
---------- Begin Simulation Statistics ----------
final_tick                               159428836000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194024                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694716                       # Number of bytes of host memory used
host_op_rate                                   194405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   515.40                       # Real time elapsed on the host
host_tick_rate                              309330785                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159429                       # Number of seconds simulated
sim_ticks                                159428836000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615822                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095629                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103711                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728206                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478349                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65366                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.594288                       # CPI: cycles per instruction
system.cpu.discardedOps                        190759                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610702                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403407                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001615                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        26987516                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.627239                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        159428836                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132441320                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        186231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          681                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       665086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          357                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1331559                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            357                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 159428836000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30395                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48848                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27726                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79262                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30395                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       295888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 295888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20288640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20288640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109657                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109657    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109657                       # Request fanout histogram
system.membus.respLayer1.occupancy         1023469250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           577015000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 159428836000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            398243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       675038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           79                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           66898                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           268231                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          268230                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       397800                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1997067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1998032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    165404160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              165470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76930                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6252544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           743404                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001398                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037359                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 742365     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1039      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             743404                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3836635000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3330154995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2215000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 159428836000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   39                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               556773                       # number of demand (read+write) hits
system.l2.demand_hits::total                   556812                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  39                       # number of overall hits
system.l2.overall_hits::.cpu.data              556773                       # number of overall hits
system.l2.overall_hits::total                  556812                       # number of overall hits
system.l2.demand_misses::.cpu.inst                404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             109258                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109662                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               404                       # number of overall misses
system.l2.overall_misses::.cpu.data            109258                       # number of overall misses
system.l2.overall_misses::total                109662                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43019000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11894283000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11937302000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43019000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11894283000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11937302000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           666031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               666474                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          666031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              666474                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.911964                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.164043                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164541                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.911964                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.164043                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164541                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106482.673267                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108864.183858                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108855.410261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106482.673267                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108864.183858                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108855.410261                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48848                       # number of writebacks
system.l2.writebacks::total                     48848                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        109253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109657                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       109253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109657                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34939000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9708758000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9743697000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34939000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9708758000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9743697000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.911964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.164036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164533                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.911964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.164036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164533                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86482.673267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88864.909888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88856.133215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86482.673267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88864.909888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88856.133215                       # average overall mshr miss latency
system.l2.replacements                          76930                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       626190                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           626190                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       626190                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       626190                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           73                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               73                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           73                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           73                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            188969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                188969                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79262                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8795930000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8795930000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        268231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            268231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.295499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.295499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110972.849537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110972.849537                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7210690000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7210690000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.295499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.295499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90972.849537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90972.849537                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43019000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43019000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.911964                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.911964                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106482.673267                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106482.673267                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34939000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34939000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.911964                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911964                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86482.673267                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86482.673267                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        367804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            367804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29996                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29996                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3098353000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3098353000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       397800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        397800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.075405                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.075405                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103292.205627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103292.205627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29991                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29991                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2498068000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2498068000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.075392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.075392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83293.921510                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83293.921510                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 159428836000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31963.846816                       # Cycle average of tags in use
system.l2.tags.total_refs                     1330872                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109698                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.132145                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.309386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        56.331392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31894.206038                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975459                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32548                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2771454                       # Number of tag accesses
system.l2.tags.data_accesses                  2771454                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159428836000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13984384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14036096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6252544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6252544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          109253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              109657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            324358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          87715525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              88039883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       324358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           324358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       39218401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39218401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       39218401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           324358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         87715525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            127258283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     97696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    218471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039779952750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5913                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5913                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              409945                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91860                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109657                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48848                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219314                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97696                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6124                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3551910750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1096395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7663392000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16198.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34948.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   183614                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82901                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97696                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  103646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    402.237125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   256.099128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   383.456128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1705      3.38%      3.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27303     54.14%     57.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3631      7.20%     64.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2285      4.53%     69.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          780      1.55%     70.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1008      2.00%     72.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          759      1.51%     74.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          716      1.42%     75.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12242     24.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50429                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.081515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.311614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    136.412547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5892     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           14      0.24%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            5      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5913                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.516996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.488731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.012819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4436     75.02%     75.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              152      2.57%     77.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1258     21.28%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.08%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.37%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      0.59%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5913                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14033856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6250560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14036096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6252544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        88.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     88.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  159382157000                       # Total gap between requests
system.mem_ctrls.avgGap                    1005533.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13982144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6250560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 324357.884667739796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 87701474.531244784594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39205956.443161889911                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       218506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        97696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26366000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7637026000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3698701025250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32631.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34951.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37859288.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            181363140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             96396795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           785007300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          255414600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12584754000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22320611760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42424368480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        78647916075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        493.310483                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 110048215500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5323500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44057120500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            178699920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94981260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           780644760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          254396700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12584754000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21912973410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42767642880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        78574092930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        492.847435                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 110943837250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5323500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43161498750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    159428836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159428836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050806                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050806                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050806                       # number of overall hits
system.cpu.icache.overall_hits::total         8050806                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46116000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46116000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46116000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46116000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051249                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051249                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051249                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051249                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 104099.322799                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104099.322799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 104099.322799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104099.322799                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           79                       # number of writebacks
system.cpu.icache.writebacks::total                79                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45230000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45230000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 102099.322799                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102099.322799                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 102099.322799                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102099.322799                       # average overall mshr miss latency
system.cpu.icache.replacements                     79                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050806                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050806                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46116000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46116000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 104099.322799                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104099.322799                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45230000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45230000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102099.322799                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102099.322799                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159428836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           315.872097                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051249                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18174.376975                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   315.872097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.308469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.308469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.355469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8051692                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8051692                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159428836000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159428836000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159428836000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51357246                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51357246                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51357868                       # number of overall hits
system.cpu.dcache.overall_hits::total        51357868                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       695618                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         695618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       703415                       # number of overall misses
system.cpu.dcache.overall_misses::total        703415                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29816749000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29816749000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29816749000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29816749000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052864                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052864                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52061283                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52061283                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013364                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013364                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013511                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013511                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42863.682366                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42863.682366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42388.560096                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42388.560096                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       626190                       # number of writebacks
system.cpu.dcache.writebacks::total            626190                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        33550                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33550                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33550                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33550                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       662068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       662068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       666031                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       666031                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25466559000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25466559000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25819852000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25819852000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012719                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012719                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012793                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38465.171251                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38465.171251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38766.742089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38766.742089                       # average overall mshr miss latency
system.cpu.dcache.replacements                 665006                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40705173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40705173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       397599                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        397599                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12824187000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12824187000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009673                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009673                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32254.072571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32254.072571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3626                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3626                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       393973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       393973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11814144000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11814144000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29987.192016                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29987.192016                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10652073                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10652073                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       298019                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       298019                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16992562000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16992562000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57018.384734                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57018.384734                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29924                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29924                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       268095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       268095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13652415000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13652415000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50923.795669                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50923.795669                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          622                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           622                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7797                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7797                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.926119                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.926119                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3963                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3963                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    353293000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    353293000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.470721                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.470721                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89147.867777                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89147.867777                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159428836000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.963898                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023974                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            666030                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.110557                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.963898                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988246                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988246                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          589                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52727389                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52727389                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159428836000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159428836000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
