Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2af0c54b90194ba49ab1c002f3736398 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_1_behav xil_defaultlib.project_tb_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'project_reti_logiche' remains a black box since it has no binding entity [E:/Progetto di Reti Logiche/project_1/project_1.srcs/sources_1/imports/TB3/test_bench.vhd:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture projecttb of entity xil_defaultlib.project_tb_1
Built simulation snapshot project_tb_1_behav
