set SynModuleInfo {
  {SRCNAME divide MODELNAME divide RTLNAME divide IS_TOP 1
    SUBMODULES {
      {MODELNAME divide_sdiv_32ns_32ns_32_36_seq_1 RTLNAME divide_sdiv_32ns_32ns_32_36_seq_1 BINDTYPE op TYPE sdiv IMPL auto_seq LATENCY 35 ALLOW_PRAGMA 1}
      {MODELNAME divide_control_s_axi RTLNAME divide_control_s_axi BINDTYPE interface TYPE interface_s_axilite}
    }
  }
}
