#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar  5 10:48:37 2021
# Process ID: 10360
# Current directory: F:/Desk/MUX2T1_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9552 F:\Desk\MUX2T1_5\MUX2T1_5.xpr
# Log file: F:/Desk/MUX2T1_5/vivado.log
# Journal file: F:/Desk/MUX2T1_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desk/MUX2T1_5/MUX2T1_5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ASUS/Desktop/MUX2T1_5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xlinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 848.059 ; gain = 48.949
update_compile_order -fileset sources_1
file mkdir F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v w ]
add_files -fileset sim_1 F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v
update_compile_order -fileset sim_1
set_property top MUX2T1_5_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top MUX2T1_5 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX2T1_5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MUX2T1_5_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1adef42959bd47ddb08343a62c449b7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX2T1_5_behav xil_defaultlib.MUX2T1_5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2T1_5
Compiling module xil_defaultlib.glbl
Built simulation snapshot MUX2T1_5_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim/xsim.dir/MUX2T1_5_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 51.367 ; gain = 0.910
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  5 11:06:02 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 895.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX2T1_5_behav -key {Behavioral:sim_1:Functional:MUX2T1_5} -tclbatch {MUX2T1_5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source MUX2T1_5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX2T1_5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 909.324 ; gain = 13.777
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 915.262 ; gain = 0.164
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX2T1_5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MUX2T1_5_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1adef42959bd47ddb08343a62c449b7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX2T1_5_behav xil_defaultlib.MUX2T1_5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX2T1_5_behav -key {Behavioral:sim_1:Functional:MUX2T1_5} -tclbatch {MUX2T1_5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source MUX2T1_5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX2T1_5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX2T1_5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MUX2T1_5_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1adef42959bd47ddb08343a62c449b7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX2T1_5_behav xil_defaultlib.MUX2T1_5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX2T1_5_behav -key {Behavioral:sim_1:Functional:MUX2T1_5} -tclbatch {MUX2T1_5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source MUX2T1_5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX2T1_5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top MUX2T1_5_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX2T1_5_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MUX2T1_5_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1adef42959bd47ddb08343a62c449b7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX2T1_5_sim_behav xil_defaultlib.MUX2T1_5_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" Line 15. Module MUX2T1_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2T1_5
Compiling module xil_defaultlib.MUX2T1_5_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MUX2T1_5_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim/xsim.dir/MUX2T1_5_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 51.355 ; gain = 0.242
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  5 11:09:10 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 918.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX2T1_5_sim_behav -key {Behavioral:sim_1:Functional:MUX2T1_5_sim} -tclbatch {MUX2T1_5_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source MUX2T1_5_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX2T1_5_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 922.949 ; gain = 4.281
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:02:34 ; elapsed = 00:01:21 . Memory (MB): peak = 927.254 ; gain = 1.949
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 927.254 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX2T1_5_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MUX2T1_5_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1adef42959bd47ddb08343a62c449b7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX2T1_5_sim_behav xil_defaultlib.MUX2T1_5_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" Line 15. Module MUX2T1_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2T1_5
Compiling module xil_defaultlib.MUX2T1_5_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MUX2T1_5_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX2T1_5_sim_behav -key {Behavioral:sim_1:Functional:MUX2T1_5_sim} -tclbatch {MUX2T1_5_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source MUX2T1_5_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX2T1_5_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX2T1_5_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MUX2T1_5_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1adef42959bd47ddb08343a62c449b7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX2T1_5_sim_behav xil_defaultlib.MUX2T1_5_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" Line 15. Module MUX2T1_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2T1_5
Compiling module xil_defaultlib.MUX2T1_5_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MUX2T1_5_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX2T1_5_sim_behav -key {Behavioral:sim_1:Functional:MUX2T1_5_sim} -tclbatch {MUX2T1_5_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source MUX2T1_5_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX2T1_5_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX2T1_5_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MUX2T1_5_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1adef42959bd47ddb08343a62c449b7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX2T1_5_sim_behav xil_defaultlib.MUX2T1_5_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" Line 15. Module MUX2T1_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2T1_5
Compiling module xil_defaultlib.MUX2T1_5_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MUX2T1_5_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX2T1_5_sim_behav -key {Behavioral:sim_1:Functional:MUX2T1_5_sim} -tclbatch {MUX2T1_5_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source MUX2T1_5_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX2T1_5_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX2T1_5_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MUX2T1_5_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1adef42959bd47ddb08343a62c449b7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX2T1_5_sim_behav xil_defaultlib.MUX2T1_5_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" Line 15. Module MUX2T1_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2T1_5
Compiling module xil_defaultlib.MUX2T1_5_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MUX2T1_5_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX2T1_5_sim_behav -key {Behavioral:sim_1:Functional:MUX2T1_5_sim} -tclbatch {MUX2T1_5_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source MUX2T1_5_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX2T1_5_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX2T1_5_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MUX2T1_5_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1adef42959bd47ddb08343a62c449b7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX2T1_5_sim_behav xil_defaultlib.MUX2T1_5_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" Line 15. Module MUX2T1_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2T1_5
Compiling module xil_defaultlib.MUX2T1_5_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MUX2T1_5_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX2T1_5_sim_behav -key {Behavioral:sim_1:Functional:MUX2T1_5_sim} -tclbatch {MUX2T1_5_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source MUX2T1_5_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX2T1_5_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  5 11:18:00 2021...
