FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * access the core module control register.
 */
u32 cm_get(void);
void cm_control(u32, u32);

struct device_node;
void cm_init(void);
void cm_clear_irqs(void);

#define CM_CTRL_LED			(1 << 0)
#define CM_CTRL_nMBDET			(1 << 1)
#define CM_CTRL_REMAP			(1 << 2)

/*
 * Integrator/AP,PP2 specific
 */
/* bench 2329.1.0 0a919eb1bb8c */
/* bench 2329.1.1 69215c60cea9 */
/* bench 2329.1.2 372eddab196e */
/* bench 2329.1.3 9e424322fbb2 */
/* bench 2329.1.4 90f147d07e3a */
/* bench 2329.1.5 97656c314f07 */
/* bench 2329.1.6 d7d77f8f53e2 */
/* bench 2329.1.7 28ee9478b332 */
/* bench 2329.1.8 144637674be1 */
/* bench 2329.1.9 9c42e39294c2 */
/* bench 2329.1.10 e2e2cd926d06 */
/* bench 2329.1.11 5e548c80a1f5 */
#define CM_CTRL_BIGENDIAN		(1 << 5)
#define CM_CTRL_FASTBUS			(1 << 6)
#define CM_CTRL_SYNC			(1 << 7)

/*
 * ARM926/946/966 Integrator/CP specific
 */
#define CM_CTRL_LCDBIASEN		(1 << 8)
#define CM_CTRL_LCDBIASUP		(1 << 9)
#define CM_CTRL_LCDBIASDN		(1 << 10)
#define CM_CTRL_LCDMUXSEL_MASK		(7 << 11)
#define CM_CTRL_LCDMUXSEL_GENLCD	(1 << 11)
#define CM_CTRL_LCDMUXSEL_VGA565_TFT555	(2 << 11)
#define CM_CTRL_LCDMUXSEL_SHARPLCD	(3 << 11)
#define CM_CTRL_LCDMUXSEL_VGA555_TFT555	(4 << 11)
#define CM_CTRL_LCDEN0			(1 << 14)
#define CM_CTRL_LCDEN1			(1 << 15)
#define CM_CTRL_STATIC1			(1 << 16)
#define CM_CTRL_STATIC2			(1 << 17)
#define CM_CTRL_STATIC			(1 << 18)
#define CM_CTRL_n24BITEN		(1 << 19)
#define CM_CTRL_EBIWP			(1 << 20)
