--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programy\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml stupid.twx stupid.ncd -o stupid.twr stupid.pcf -ucf
GenIO - Copy.ucf -ucf PHY - Copy.ucf

Design file:              stupid.ncd
Physical constraint file: stupid.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 767 paths analyzed, 224 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.601ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/read_address_counter_minus_one_7 (SLICE_X35Y52.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/read_address_counter_9 (FF)
  Destination:          XLXI_1/XLXI_1/read_address_counter_minus_one_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/read_address_counter_9 to XLXI_1/XLXI_1/read_address_counter_minus_one_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y47.XQ      Tcko                  0.591   XLXI_1/XLXI_1/read_address_counter<9>
                                                       XLXI_1/XLXI_1/read_address_counter_9
    SLICE_X53Y46.F1      net (fanout=8)        1.099   XLXI_1/XLXI_1/read_address_counter<9>
    SLICE_X53Y46.COUT    Topcyf                1.162   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_lut<4>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.F2      net (fanout=1)        0.617   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.X       Tilo                  0.704   XLXI_3/state_FSM_FFd2
                                                       XLXI_1/XLXI_1/read_address_counter_not00011
    SLICE_X35Y52.CE      net (fanout=18)       2.873   XLXI_1/XLXI_1/read_address_counter_not0001
    SLICE_X35Y52.CLK     Tceck                 0.555   XLXI_1/XLXI_1/read_address_counter_minus_one<7>
                                                       XLXI_1/XLXI_1/read_address_counter_minus_one_7
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (3.012ns logic, 4.589ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/read_address_counter_0 (FF)
  Destination:          XLXI_1/XLXI_1/read_address_counter_minus_one_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.597ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/read_address_counter_0 to XLXI_1/XLXI_1/read_address_counter_minus_one_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y49.YQ      Tcko                  0.587   XLXI_1/XLXI_1/read_address_counter<1>
                                                       XLXI_1/XLXI_1/read_address_counter_0
    SLICE_X53Y44.F2      net (fanout=8)        0.863   XLXI_1/XLXI_1/read_address_counter<0>
    SLICE_X53Y44.COUT    Topcyf                1.162   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_lut<0>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<0>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X53Y45.CIN     net (fanout=1)        0.000   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X53Y45.COUT    Tbyp                  0.118   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X53Y46.CIN     net (fanout=1)        0.000   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X53Y46.COUT    Tbyp                  0.118   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.F2      net (fanout=1)        0.617   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.X       Tilo                  0.704   XLXI_3/state_FSM_FFd2
                                                       XLXI_1/XLXI_1/read_address_counter_not00011
    SLICE_X35Y52.CE      net (fanout=18)       2.873   XLXI_1/XLXI_1/read_address_counter_not0001
    SLICE_X35Y52.CLK     Tceck                 0.555   XLXI_1/XLXI_1/read_address_counter_minus_one<7>
                                                       XLXI_1/XLXI_1/read_address_counter_minus_one_7
    -------------------------------------------------  ---------------------------
    Total                                      7.597ns (3.244ns logic, 4.353ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/read_address_counter_1 (FF)
  Destination:          XLXI_1/XLXI_1/read_address_counter_minus_one_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/read_address_counter_1 to XLXI_1/XLXI_1/read_address_counter_minus_one_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y49.XQ      Tcko                  0.591   XLXI_1/XLXI_1/read_address_counter<1>
                                                       XLXI_1/XLXI_1/read_address_counter_1
    SLICE_X53Y44.F3      net (fanout=7)        0.781   XLXI_1/XLXI_1/read_address_counter<1>
    SLICE_X53Y44.COUT    Topcyf                1.162   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_lut<0>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<0>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X53Y45.CIN     net (fanout=1)        0.000   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X53Y45.COUT    Tbyp                  0.118   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X53Y46.CIN     net (fanout=1)        0.000   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X53Y46.COUT    Tbyp                  0.118   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.F2      net (fanout=1)        0.617   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.X       Tilo                  0.704   XLXI_3/state_FSM_FFd2
                                                       XLXI_1/XLXI_1/read_address_counter_not00011
    SLICE_X35Y52.CE      net (fanout=18)       2.873   XLXI_1/XLXI_1/read_address_counter_not0001
    SLICE_X35Y52.CLK     Tceck                 0.555   XLXI_1/XLXI_1/read_address_counter_minus_one<7>
                                                       XLXI_1/XLXI_1/read_address_counter_minus_one_7
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (3.248ns logic, 4.271ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/read_address_counter_minus_one_6 (SLICE_X35Y52.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/read_address_counter_9 (FF)
  Destination:          XLXI_1/XLXI_1/read_address_counter_minus_one_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/read_address_counter_9 to XLXI_1/XLXI_1/read_address_counter_minus_one_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y47.XQ      Tcko                  0.591   XLXI_1/XLXI_1/read_address_counter<9>
                                                       XLXI_1/XLXI_1/read_address_counter_9
    SLICE_X53Y46.F1      net (fanout=8)        1.099   XLXI_1/XLXI_1/read_address_counter<9>
    SLICE_X53Y46.COUT    Topcyf                1.162   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_lut<4>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.F2      net (fanout=1)        0.617   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.X       Tilo                  0.704   XLXI_3/state_FSM_FFd2
                                                       XLXI_1/XLXI_1/read_address_counter_not00011
    SLICE_X35Y52.CE      net (fanout=18)       2.873   XLXI_1/XLXI_1/read_address_counter_not0001
    SLICE_X35Y52.CLK     Tceck                 0.555   XLXI_1/XLXI_1/read_address_counter_minus_one<7>
                                                       XLXI_1/XLXI_1/read_address_counter_minus_one_6
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (3.012ns logic, 4.589ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/read_address_counter_0 (FF)
  Destination:          XLXI_1/XLXI_1/read_address_counter_minus_one_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.597ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/read_address_counter_0 to XLXI_1/XLXI_1/read_address_counter_minus_one_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y49.YQ      Tcko                  0.587   XLXI_1/XLXI_1/read_address_counter<1>
                                                       XLXI_1/XLXI_1/read_address_counter_0
    SLICE_X53Y44.F2      net (fanout=8)        0.863   XLXI_1/XLXI_1/read_address_counter<0>
    SLICE_X53Y44.COUT    Topcyf                1.162   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_lut<0>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<0>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X53Y45.CIN     net (fanout=1)        0.000   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X53Y45.COUT    Tbyp                  0.118   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X53Y46.CIN     net (fanout=1)        0.000   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X53Y46.COUT    Tbyp                  0.118   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.F2      net (fanout=1)        0.617   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.X       Tilo                  0.704   XLXI_3/state_FSM_FFd2
                                                       XLXI_1/XLXI_1/read_address_counter_not00011
    SLICE_X35Y52.CE      net (fanout=18)       2.873   XLXI_1/XLXI_1/read_address_counter_not0001
    SLICE_X35Y52.CLK     Tceck                 0.555   XLXI_1/XLXI_1/read_address_counter_minus_one<7>
                                                       XLXI_1/XLXI_1/read_address_counter_minus_one_6
    -------------------------------------------------  ---------------------------
    Total                                      7.597ns (3.244ns logic, 4.353ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/read_address_counter_1 (FF)
  Destination:          XLXI_1/XLXI_1/read_address_counter_minus_one_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/read_address_counter_1 to XLXI_1/XLXI_1/read_address_counter_minus_one_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y49.XQ      Tcko                  0.591   XLXI_1/XLXI_1/read_address_counter<1>
                                                       XLXI_1/XLXI_1/read_address_counter_1
    SLICE_X53Y44.F3      net (fanout=7)        0.781   XLXI_1/XLXI_1/read_address_counter<1>
    SLICE_X53Y44.COUT    Topcyf                1.162   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_lut<0>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<0>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X53Y45.CIN     net (fanout=1)        0.000   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X53Y45.COUT    Tbyp                  0.118   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X53Y46.CIN     net (fanout=1)        0.000   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X53Y46.COUT    Tbyp                  0.118   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.F2      net (fanout=1)        0.617   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.X       Tilo                  0.704   XLXI_3/state_FSM_FFd2
                                                       XLXI_1/XLXI_1/read_address_counter_not00011
    SLICE_X35Y52.CE      net (fanout=18)       2.873   XLXI_1/XLXI_1/read_address_counter_not0001
    SLICE_X35Y52.CLK     Tceck                 0.555   XLXI_1/XLXI_1/read_address_counter_minus_one<7>
                                                       XLXI_1/XLXI_1/read_address_counter_minus_one_6
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (3.248ns logic, 4.271ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/read_address_counter_minus_one_2 (SLICE_X36Y51.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/read_address_counter_9 (FF)
  Destination:          XLXI_1/XLXI_1/read_address_counter_minus_one_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.327ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/read_address_counter_9 to XLXI_1/XLXI_1/read_address_counter_minus_one_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y47.XQ      Tcko                  0.591   XLXI_1/XLXI_1/read_address_counter<9>
                                                       XLXI_1/XLXI_1/read_address_counter_9
    SLICE_X53Y46.F1      net (fanout=8)        1.099   XLXI_1/XLXI_1/read_address_counter<9>
    SLICE_X53Y46.COUT    Topcyf                1.162   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_lut<4>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.F2      net (fanout=1)        0.617   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.X       Tilo                  0.704   XLXI_3/state_FSM_FFd2
                                                       XLXI_1/XLXI_1/read_address_counter_not00011
    SLICE_X36Y51.CE      net (fanout=18)       2.599   XLXI_1/XLXI_1/read_address_counter_not0001
    SLICE_X36Y51.CLK     Tceck                 0.555   XLXI_1/XLXI_1/read_address_counter_minus_one<2>
                                                       XLXI_1/XLXI_1/read_address_counter_minus_one_2
    -------------------------------------------------  ---------------------------
    Total                                      7.327ns (3.012ns logic, 4.315ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/read_address_counter_0 (FF)
  Destination:          XLXI_1/XLXI_1/read_address_counter_minus_one_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/read_address_counter_0 to XLXI_1/XLXI_1/read_address_counter_minus_one_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y49.YQ      Tcko                  0.587   XLXI_1/XLXI_1/read_address_counter<1>
                                                       XLXI_1/XLXI_1/read_address_counter_0
    SLICE_X53Y44.F2      net (fanout=8)        0.863   XLXI_1/XLXI_1/read_address_counter<0>
    SLICE_X53Y44.COUT    Topcyf                1.162   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_lut<0>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<0>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X53Y45.CIN     net (fanout=1)        0.000   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X53Y45.COUT    Tbyp                  0.118   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X53Y46.CIN     net (fanout=1)        0.000   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X53Y46.COUT    Tbyp                  0.118   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.F2      net (fanout=1)        0.617   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.X       Tilo                  0.704   XLXI_3/state_FSM_FFd2
                                                       XLXI_1/XLXI_1/read_address_counter_not00011
    SLICE_X36Y51.CE      net (fanout=18)       2.599   XLXI_1/XLXI_1/read_address_counter_not0001
    SLICE_X36Y51.CLK     Tceck                 0.555   XLXI_1/XLXI_1/read_address_counter_minus_one<2>
                                                       XLXI_1/XLXI_1/read_address_counter_minus_one_2
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (3.244ns logic, 4.079ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/read_address_counter_1 (FF)
  Destination:          XLXI_1/XLXI_1/read_address_counter_minus_one_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.245ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/read_address_counter_1 to XLXI_1/XLXI_1/read_address_counter_minus_one_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y49.XQ      Tcko                  0.591   XLXI_1/XLXI_1/read_address_counter<1>
                                                       XLXI_1/XLXI_1/read_address_counter_1
    SLICE_X53Y44.F3      net (fanout=7)        0.781   XLXI_1/XLXI_1/read_address_counter<1>
    SLICE_X53Y44.COUT    Topcyf                1.162   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_lut<0>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<0>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X53Y45.CIN     net (fanout=1)        0.000   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X53Y45.COUT    Tbyp                  0.118   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X53Y46.CIN     net (fanout=1)        0.000   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X53Y46.COUT    Tbyp                  0.118   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.F2      net (fanout=1)        0.617   XLXI_1/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X51Y46.X       Tilo                  0.704   XLXI_3/state_FSM_FFd2
                                                       XLXI_1/XLXI_1/read_address_counter_not00011
    SLICE_X36Y51.CE      net (fanout=18)       2.599   XLXI_1/XLXI_1/read_address_counter_not0001
    SLICE_X36Y51.CLK     Tceck                 0.555   XLXI_1/XLXI_1/read_address_counter_minus_one<2>
                                                       XLXI_1/XLXI_1/read_address_counter_minus_one_2
    -------------------------------------------------  ---------------------------
    Total                                      7.245ns (3.248ns logic, 3.997ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/address_counter_0 (SLICE_X49Y57.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/enable (FF)
  Destination:          XLXI_2/address_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.096ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.059 - 0.067)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/enable to XLXI_2/address_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y50.XQ      Tcko                  0.474   XLXI_3/enable
                                                       XLXI_3/enable
    SLICE_X49Y57.CE      net (fanout=6)        0.553   XLXI_3/enable
    SLICE_X49Y57.CLK     Tckce       (-Th)    -0.069   XLXI_2/address_counter<0>
                                                       XLXI_2/address_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.543ns logic, 0.553ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/address_counter_1 (SLICE_X49Y57.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/enable (FF)
  Destination:          XLXI_2/address_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.096ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.059 - 0.067)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/enable to XLXI_2/address_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y50.XQ      Tcko                  0.474   XLXI_3/enable
                                                       XLXI_3/enable
    SLICE_X49Y57.CE      net (fanout=6)        0.553   XLXI_3/enable
    SLICE_X49Y57.CLK     Tckce       (-Th)    -0.069   XLXI_2/address_counter<0>
                                                       XLXI_2/address_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.543ns logic, 0.553ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/address_counter_2 (SLICE_X49Y58.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/enable (FF)
  Destination:          XLXI_2/address_counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.104ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.055 - 0.067)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/enable to XLXI_2/address_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y50.XQ      Tcko                  0.474   XLXI_3/enable
                                                       XLXI_3/enable
    SLICE_X49Y58.CE      net (fanout=6)        0.561   XLXI_3/enable
    SLICE_X49Y58.CLK     Tckce       (-Th)    -0.069   XLXI_2/address_counter<2>
                                                       XLXI_2/address_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.543ns logic, 0.561ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_1/XLXI_3/RAMB16_S1_S2_inst/CLKB
  Logical resource: XLXI_1/XLXI_3/RAMB16_S1_S2_inst.B/CLKB
  Location pin: RAMB16_X1Y3.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_1/XLXI_3/RAMB16_S1_S2_inst/CLKB
  Logical resource: XLXI_1/XLXI_3/RAMB16_S1_S2_inst.B/CLKB
  Location pin: RAMB16_X1Y3.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_1/XLXI_3/RAMB16_S1_S2_inst/CLKB
  Logical resource: XLXI_1/XLXI_3/RAMB16_S1_S2_inst.B/CLKB
  Location pin: RAMB16_X1Y3.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.601|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 767 paths, 0 nets, and 343 connections

Design statistics:
   Minimum period:   7.601ns{1}   (Maximum frequency: 131.562MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 24 11:05:14 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



