rc file Version 1.0

[Design]
COMPILE_PATH=/home/wen/Desktop/workspace/coding/verilog_module/FIFO
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=synch_fifo_tb 
OPTION=-ssz -ssv -ssy -ssz -ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
