<!-- 🚀 Fancy VLSI GitHub Profile README by Nishant Kumar Jha -->

<!-- 🎯 Banner Header with Image -->
<p align="center">
  <img src="./banner.png" alt="VLSI Banner" width="100%" />
</p>

<h1 align="center">Hi 👋, I'm Nishant Kumar Jha</h1><pink neon white>
<h3 align="center">Final-Year ECE Undergrad | VLSI Frontend Enthusiast | RTL | DFT | STA</h3>


<!-- 🎖️ Badges -->
<p align="center">
  <a href="https://nishant-jha-portfolio.lovable.app" target="_blank">
    <img src="https://img.shields.io/badge/-Portfolio-black?style=for-the-badge&logo=firefox&logoColor=white" />
  </a>
  <a href="https://www.linkedin.com/in/nishant-jha777/" target="_blank">
    <img src="https://img.shields.io/badge/-LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
<a href="mailto:jhanishant0123@gmail.com" target="_blank">
  <img src="https://img.shields.io/badge/Email-Contact-green?style=for-the-badge&logo=gmail" />
</a>


</p>

---

## 🧠 About Me

🎓 Final-year B.Tech in Electronics & Communication Engineering  
🏛️ Guru Ghasidas Vishwavidyalaya, Bilaspur  
📈 CGPA: **7.20** (Till 5th Sem)  
💡 VLSI-Driven | RTL-Focused | DFT-Curious  

🔍 Passionate about:
- RTL Design, FSMs, STA, FIFO Architecture
- SRAM/RAM Design using Cadence
- Verilog System Modeling and Verification

🛠️ Tools of the Trade:
**Xilinx Vivado**, **Cadence Virtuoso**, **ModelSim**, **GTKWave**, **NI Multisim**

---

## 🚀 Highlight Projects

### 🔹 5-Stage Pipelined RISC-V CPU (RV32I)
- Hazard detection & forwarding logic
- Improved throughput by **35%**
- 13+ testbenches | 100% functional coverage  
➡️ [View Project](https://github.com/jhanishant0123/RISC-V-Based-5-Stage-Pipelined-Processor)

### 🔹 64-bit SRAM Memory Design
- Built with 6T cell in Cadence Virtuoso
- Full DRC/LVS-verified schematic + layout
- Simulated power, delay & noise margin

### 🔹 FIFO Design (Sync + Async)
- Optimized FIFO depth via system analysis
- Handled metastability and domain crossing
- Verified data integrity with waveform debugging

### 🔹 Dual/Single-Port RAM
- Designed in Verilog, simulated in Vivado
- Validated under various functional scenarios

---

## 💻 Technical Skills

| Area               | Tools & Technologies                                                                 |
|--------------------|---------------------------------------------------------------------------------------|
| 🧠 HDL Languages    | Verilog, basic SystemVerilog                                                         |
| 🧰 VLSI Tools       | Xilinx Vivado, Cadence Virtuoso, GTKWave, ModelSim, NI Multisim                      |
| 🏗️ Core Concepts   | FSMs, RTL Design, FIFO, SRAM, DFT, Static Timing Analysis                            |
| 💻 Programming      | C, C++, Python                                                                       |
| 🌐 Extras           | Git, Markdown, Linux CLI, HTML/CSS (for personal projects)                          |

---

## 🎓 Certified VLSI Courses

- 🧾 **VLSI Design Flow (RTL to GDS)** – *IIIT Delhi* (Prof. Sneh Saurabh)  
- 🧾 **CMOS Digital VLSI Design** – *IIT Roorkee* (Prof. Sudeb Dasgupta)  
- 🧾 **C-Based VLSI Design** – *IIT Guwahati* (Prof. Chandan Karfa)  
- 🧾 **Low Power VLSI Design** – *IIT Kharagpur* (Prof. Indranil Sengupta)  
- 🧾 **Analog VLSI Design** – *IIT Kanpur* (Prof. Imon Mondal)  
- 🧪 **HDL Lab + Virtual VLSI Foundation** – *NIELIT Calicut* (C2S Initiative)

---

## 🏆 Activities & Achievements

- 🧪 **Intern** – Codec Technologies (Digital Design & HDL Projects)  
- 🌟 **Qualified NSO Round 1** – Class IX  
- 💼 **Marketing Lead** – Silicon Society, GGV  
- 🧍‍♂️ **Volunteer** – NSS + Equilibrio Solasta Cultural Fest  
- 🧑‍💼 **Internshala Student Partner** – April 2025 – Present

---

## 📊 GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=jhanishant0123&show_icons=true&theme=radical" width="48%" />
  <img src="https://streak-stats.demolab.com?user=jhanishant0123&theme=dark" width="48%" />
</p>

<p align="center">
  <img src="https://github-readme-activity-graph.cyclic.app/graph?username=jhanishant0123&theme=react-dark" />
</p>

---

## 🔗 Explore More

- 📂 [My GitHub Projects](https://github.com/jhanishant0123?tab=repositories)  
- 📄 [Resume (View/Download)](https://drive.google.com/file/d/1NJPo7Qt06sDi8CZutqz6FoHfZTJdDD3u/view?usp=sharing)  
- 🌐 [Personal Portfolio Website](https://nishant-jha-portfolio.lovable.app)

---

> 🌟 *“Great chips come from clean code and clear timing.” – Nishant Jha*
