{"vcs1":{"timestamp_begin":1684310349.478868294, "rt":1.28, "ut":0.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1684310350.841962656, "rt":1.24, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684310352.156653523, "rt":0.49, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310348.873636166}
{"VCS_COMP_START_TIME": 1684310348.873636166}
{"VCS_COMP_END_TIME": 1684310354.342271683}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330596}}
{"stitch_vcselab": {"peak_mem": 211888}}
