timestamp 1713971361
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use INV_2 INV_2_5 1 0 5578 0 1 5260
use INV_2 INV_2_4 -1 0 6645 0 1 2323
use INV_2 INV_2_3 -1 0 7880 0 -1 1165
use INV_2 INV_2_2 -1 0 7854 0 1 2284
use INV_2 INV_2_1 -1 0 6684 0 -1 1123
use INV_2 INV_2_0 1 0 5578 0 -1 4306
use DelayCell_mag DelayCell_mag_1 1 0 4062 0 -1 5952
use DelayCell_mag DelayCell_mag_0 -1 0 8828 0 1 643
port "VDD" 3 14055 1135 14055 1135 m1
port "OUTB" 4 5144 780 5144 780 m1
port "OUT" 5 5235 2311 5235 2311 m1
port "VCTRL" 1 4567 6296 4567 6296 m1
port "VCTRL2" 6 6645 6983 6645 6983 m1
port "VSS" 2 5215 6405 5215 6405 m1
node "m3_7779_3989#" 3 8.64916 7779 3989 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30 62 0 0 0 0
node "m3_7730_5979#" 0 70.2101 7730 5979 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11820 514 0 0 0 0
node "m2_5005_519#" 0 91.5125 5005 519 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16551 576 0 0 0 0 0 0
node "m1_6651_516#" 0 69.2971 6651 516 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11682 486 0 0 0 0 0 0 0 0
node "m1_7811_763#" 1 404.649 7811 763 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97520 2052 0 0 0 0 0 0 0 0
node "VDD" 1 449.87 14055 1135 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69236 1974 0 0 0 0 0 0 0 0
node "OUTB" 2 501.512 5144 780 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72174 2564 0 0 0 0 0 0 0 0
node "m1_6600_1151#" 1 77.1934 6600 1151 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12905 652 0 0 0 0 0 0 0 0
node "m1_7796_1192#" 3 754.687 7796 1192 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 66176 1832 121166 3422 0 0 0 0 0 0
node "m1_4833_1514#" 2 315.738 4833 1514 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57132 2224 0 0 0 0 0 0 0 0
node "m1_6577_1799#" 1 228.049 6577 1799 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51304 1358 0 0 0 0 0 0 0 0
node "m1_4830_1880#" 2 321.932 4830 1880 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57132 2224 0 0 0 0 0 0 0 0
node "m1_6555_2240#" 1 75.4274 6555 2240 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13524 680 0 0 0 0 0 0 0 0
node "OUT" 1 303.739 5235 2311 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44197 1712 0 0 0 0 0 0 0 0
node "m1_7818_2177#" 2 840.766 7818 2177 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 80410 1820 173082 3376 0 0 0 0 0 0
node "m1_6614_2858#" 0 67.2963 6614 2858 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15375 560 0 0 0 0 0 0 0 0
node "m1_7669_3008#" 1 545.776 7669 3008 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116861 2518 0 0 0 0 0 0 0 0
node "m1_6122_2965#" 0 436.614 6122 2965 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127605 1772 0 0 0 0 0 0 0 0
node "m1_4521_3647#" 7 2056.16 4521 3647 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78250 1996 463000 11716 0 0 0 0 0 0
node "m1_7779_3956#" 0 49.1434 7779 3956 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3427 292 0 0 0 0 0 0 0 0
node "m1_4151_3905#" 1 504.644 4151 3905 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 148274 3222 0 0 0 0 0 0 0 0
node "m1_6596_4304#" 4 770.075 6596 4304 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 66164 2464 95245 3350 0 0 0 0 0 0
node "m1_4934_4147#" 4 935.025 4934 4147 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70752 2094 121525 4124 0 0 0 0 0 0
node "m1_6573_4762#" 3 579.201 6573 4762 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 79692 2218 117698 2982 0 0 0 0 0 0
node "m1_5337_5160#" 3 905.008 5337 5160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35750 888 153635 4556 0 0 0 0 0 0
node "m1_6542_3664#" 2 1322.8 6542 3664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 349011 6200 0 0 0 0 0 0 0 0
node "m1_6596_5182#" 5 924.759 6596 5182 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77634 2374 133195 4616 0 0 0 0 0 0
node "VCTRL" 3 1108.67 4567 6296 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179932 4508 30302 774 0 0 0 0 0 0
node "VCTRL2" 0 10780.7 6645 6983 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70032 1374 2456462 47268 0 0 0 0 0 0
node "w_6663_516#" 5081 281.928 6663 516 nw 93976 1654 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_6621_2240#" 4529 318.087 6621 2240 nw 106029 1692 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSS" 0 0 5215 6405 m1 0 0 0 0 0 0 5823102 90306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8297526 107160 0 0 0 0 0 0 0 0
cap "m1_6573_4762#" "m1_6596_4304#" 173.502
cap "m1_6542_3664#" "m1_4151_3905#" 3.11631
cap "m1_6542_3664#" "m1_6573_4762#" 113.467
cap "m1_7811_763#" "m1_7796_1192#" 168.025
cap "m1_4521_3647#" "m1_7796_1192#" 73.5186
cap "m1_6651_516#" "w_6663_516#" 24.3232
cap "m1_6122_2965#" "m1_6542_3664#" 1.06145
cap "m1_6614_2858#" "m1_6596_4304#" 0.0475
cap "m1_6577_1799#" "m1_6555_2240#" 29.6158
cap "m1_4521_3647#" "m1_6651_516#" 0.161814
cap "VCTRL2" "VCTRL" 20.972
cap "m3_7779_3989#" "m1_7669_3008#" 0.00528306
cap "m1_6651_516#" "OUTB" 1.84145
cap "m1_6542_3664#" "m1_6614_2858#" 11.5187
cap "m1_7811_763#" "w_6663_516#" 0.482829
cap "m1_4521_3647#" "w_6663_516#" 3.87506
cap "m1_7811_763#" "m1_4521_3647#" 0.747299
cap "w_6663_516#" "OUTB" 1.22565
cap "m1_7796_1192#" "m1_7818_2177#" 12.6383
cap "m1_4521_3647#" "m1_7669_3008#" 4.13245
cap "m1_4521_3647#" "m1_4934_4147#" 112.674
cap "m3_7779_3989#" "m1_6573_4762#" 0.00442208
cap "w_6621_2240#" "OUT" 1.05389
cap "m1_4521_3647#" "m1_5337_5160#" 0.42999
cap "OUT" "m1_6555_2240#" 0.305586
cap "m1_4521_3647#" "m1_7818_2177#" 92.3604
cap "m1_7818_2177#" "m1_7669_3008#" 113.909
cap "m1_5337_5160#" "m1_4934_4147#" 36.5056
cap "m1_4521_3647#" "m1_4151_3905#" 256.396
cap "m1_4521_3647#" "m1_6573_4762#" 5.16339
cap "m2_5005_519#" "m1_6651_516#" 0.098657
cap "m1_4833_1514#" "OUTB" 66.3585
cap "m1_6596_5182#" "m1_6596_4304#" 4.28633
cap "m1_6596_5182#" "m1_6542_3664#" 133.538
cap "m2_5005_519#" "w_6663_516#" 0.0370998
cap "m1_4151_3905#" "m1_4934_4147#" 178.571
cap "m1_4934_4147#" "m1_4833_1514#" 0.0366748
cap "m2_5005_519#" "OUTB" 33.6618
cap "m1_6122_2965#" "m1_4521_3647#" 106.896
cap "VCTRL2" "m1_6542_3664#" 10.6006
cap "m1_5337_5160#" "m1_4151_3905#" 0.868912
cap "m1_4521_3647#" "m1_6614_2858#" 38.7398
cap "m1_6122_2965#" "m1_7669_3008#" 4.42072
cap "m3_7730_5979#" "m1_6573_4762#" 0.452902
cap "m1_6122_2965#" "m1_4934_4147#" 1.8952
cap "m1_7796_1192#" "m1_6600_1151#" 1.77157
cap "m1_6614_2858#" "m1_7669_3008#" 1.05977
cap "w_6621_2240#" "m1_6555_2240#" 24.9904
cap "m1_6600_1151#" "m1_6651_516#" 12.558
cap "m1_7779_3956#" "m1_6596_4304#" 9.57882
cap "m1_6614_2858#" "m1_7818_2177#" 0.125181
cap "m1_6542_3664#" "m1_7779_3956#" 4.94703
cap "m1_6600_1151#" "w_6663_516#" 22.6918
cap "m1_4521_3647#" "m1_6600_1151#" 0.582806
cap "m1_6600_1151#" "OUTB" 0.96959
cap "m2_5005_519#" "m1_4833_1514#" 0.295376
cap "m1_4521_3647#" "m1_6577_1799#" 67.8682
cap "m1_6596_5182#" "m3_7779_3989#" 0.00100494
cap "m1_4521_3647#" "m1_4830_1880#" 1.32735
cap "w_6621_2240#" "m1_6596_4304#" 0.017448
cap "m1_6542_3664#" "m1_6555_2240#" 2.63565
cap "m1_4830_1880#" "m1_4934_4147#" 0.350814
cap "m1_4521_3647#" "OUT" 9.79198
cap "m1_6596_5182#" "m1_5337_5160#" 7.11965
cap "m1_4830_1880#" "m1_4833_1514#" 141.524
cap "m1_6542_3664#" "m1_6596_4304#" 158.972
cap "m3_7730_5979#" "m1_6596_5182#" 36.5357
cap "VCTRL2" "m1_5337_5160#" 75.2429
cap "m1_4521_3647#" "VCTRL" 0.247152
cap "m2_5005_519#" "m1_4830_1880#" 0.144962
cap "m1_6596_5182#" "m1_6573_4762#" 174.392
cap "m3_7730_5979#" "VCTRL2" 3.51338
cap "m1_4151_3905#" "OUT" 6.56775
cap "m1_7779_3956#" "m1_7669_3008#" 2.8819
cap "VCTRL2" "m1_6573_4762#" 3.68483
cap "m1_5337_5160#" "VCTRL" 118.161
cap "m1_4521_3647#" "w_6621_2240#" 26.2163
cap "m1_4521_3647#" "m1_6555_2240#" 33.6541
cap "m1_6577_1799#" "m1_6600_1151#" 28.5049
cap "m1_4151_3905#" "VCTRL" 36.1656
cap "m1_6573_4762#" "m1_7779_3956#" 3.33699
cap "m3_7779_3989#" "m1_6596_4304#" 3.94753
cap "m3_7779_3989#" "m1_6542_3664#" 0.240933
cap "w_6621_2240#" "m1_7818_2177#" 2.04033
cap "m1_7818_2177#" "m1_6555_2240#" 2.0255
cap "m1_4521_3647#" "m1_6596_4304#" 3.79577
cap "m1_4521_3647#" "m1_6542_3664#" 27.7999
cap "m1_6596_4304#" "m1_7669_3008#" 5.23101
cap "m1_4934_4147#" "m1_6596_4304#" 3.81475
cap "m1_4830_1880#" "OUT" 59.4556
cap "m1_6542_3664#" "m1_4934_4147#" 1.5484
cap "m1_6542_3664#" "m1_5337_5160#" 0.713812
cap "w_6621_2240#" "m1_6614_2858#" 28.241
cap "m1_6614_2858#" "m1_6555_2240#" 14.7775
cap "m1_6596_5182#" "VCTRL2" 72.5045
cap "DelayCell_mag_0/VSS" "DelayCell_mag_0/VCTRL2" 0.449672
cap "DelayCell_mag_0/VCTRL2" "DelayCell_mag_0/VSS" 2.34949
cap "DelayCell_mag_0/VCTRL2" "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" -0.119688
cap "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "DelayCell_mag_0/VSS" 73.786
cap "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "DelayCell_mag_0/VSS" 99.2068
cap "DelayCell_mag_0/NMOS_Pairs_0/VCTRL2" "DelayCell_mag_0/VSS" 1.40201
cap "DelayCell_mag_0/NMOS_Pairs_0/VCTRL2" "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" -0.0586439
cap "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" "DelayCell_mag_0/VSS" 27.7113
cap "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" "INV_2_1/OUT" 0.330293
cap "DelayCell_mag_0/VSS" "INV_2_4/OUT" 3.59109
cap "INV_2_1/OUT" "INV_2_4/OUT" 0.0016925
cap "DelayCell_mag_0/VSS" "INV_2_1/OUT" 21.9739
cap "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_84_n50#" "DelayCell_mag_0/VSS" 1.497
cap "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_84_n50#" "INV_2_3/OUT" 3.52643
cap "INV_2_1/OUT" "INV_2_3/OUT" 3.75828
cap "INV_2_1/VDD" "INV_2_4/OUT" 0.178101
cap "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" "INV_2_1/OUT" 0.330293
cap "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_84_n50#" "INV_2_1/OUT" 3.48003
cap "INV_2_1/VSS" "INV_2_3/OUT" 1.4957
cap "INV_2_1/VDD" "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_84_n50#" 3.39829
cap "INV_2_1/VSS" "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_84_n50#" 3.13893
cap "INV_2_1/VDD" "INV_2_1/OUT" 79.7045
cap "INV_2_1/VSS" "INV_2_1/OUT" 173.392
cap "INV_2_4/OUT" "INV_2_3/OUT" 0.259434
cap "INV_2_1/VDD" "INV_2_1/VSS" 2.19499
cap "INV_2_1/OUT" "INV_2_4/OUT" 0.0815134
cap "INV_2_3/OUT" "INV_2_4/OUT" 0.144688
cap "INV_2_3/OUT" "INV_2_1/VDD" 25.4191
cap "INV_2_3/OUT" "DelayCell_mag_0/NMOS_Pairs_0/a_92_739#" 0.0361399
cap "INV_2_1/VSS" "INV_2_1/OUT" 0.622259
cap "INV_2_1/OUT" "INV_2_1/VDD" 51.4964
cap "INV_2_3/OUT" "INV_2_2/VDD" 0.00789756
cap "INV_2_3/OUT" "INV_2_4/IN" 2.04411
cap "INV_2_1/VSS" "INV_2_1/VDD" 142.499
cap "INV_2_3/OUT" "INV_2_3/IN" 8.91068
cap "INV_2_1/OUT" "INV_2_3/IN" 0.95179
cap "INV_2_3/OUT" "DelayCell_mag_0/NMOS_Pairs_0/GM8" 0.122761
cap "INV_2_3/OUT" "INV_2_1/OUT" 4.90383
cap "INV_2_3/OUT" "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_1/a_n172_n50#" 0.132713
cap "INV_2_1/VSS" "INV_2_3/IN" 0.453875
cap "INV_2_1/VDD" "INV_2_3/IN" 17.9888
cap "INV_2_3/OUT" "INV_2_1/VSS" 0.282897
cap "INV_2_1/OUT" "INV_2_3/OUT" 3.10341
cap "INV_2_1/VSS" "INV_2_3/IN" 5.73898
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "INV_2_3/IN" 6.92712
cap "DelayCell_mag_1/VCTRL_mag_0/M4" "INV_2_3/IN" 0.403487
cap "INV_2_3/OUT" "INV_2_1/VSS" 1.69324
cap "INV_2_3/OUT" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 4.0054
cap "INV_2_4/IN" "INV_2_3/IN" 0.222887
cap "INV_2_1/VSS" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 91.0498
cap "DelayCell_mag_1/VCTRL" "INV_2_3/IN" 2.01537
cap "INV_2_1/OUT" "INV_2_3/IN" 0.054467
cap "INV_2_2/IN" "INV_2_3/IN" 1.28158
cap "INV_2_2/VDD" "INV_2_3/IN" 0.00735587
cap "INV_2_3/OUT" "INV_2_3/IN" 7.3596
cap "INV_2_2/VSS" "DelayCell_mag_1/VCTRL_mag_0/M4" 0.739947
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "INV_2_3/IN" 154.862
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_1/VCTRL" 1.57592
cap "INV_2_3/IN" "DelayCell_mag_1/VCTRL" 25.1144
cap "INV_2_2/VSS" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 86.2546
cap "INV_2_2/VSS" "INV_2_3/IN" 44.3318
cap "INV_2_2/VSS" "DelayCell_mag_1/VCTRL" 0.167562
cap "INV_2_3/OUT" "DelayCell_mag_1/VCTRL_mag_0/M4" 0.250522
cap "INV_2_3/OUT" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 2.09937
cap "INV_2_3/OUT" "INV_2_3/IN" 1.74798
cap "INV_2_3/OUT" "DelayCell_mag_1/VCTRL" 0.00533246
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_1/VCTRL_mag_0/M4" 0.169001
cap "DelayCell_mag_1/VCTRL_mag_0/M4" "INV_2_3/IN" 15.7589
cap "DelayCell_mag_1/OUTB" "DelayCell_mag_1/VDD" 0.0425389
cap "DelayCell_mag_1/OUTB" "VSS" 7.46312
cap "VSS" "DelayCell_mag_1/VDD" 72.9934
cap "DelayCell_mag_1/VCTRL_mag_0/M4" "VSS" 1.8014
cap "VSS" "DelayCell_mag_1/VCTRL_mag_0/pmos_3p3_HMKTA7_19/a_n172_n50#" 8.12803
cap "VSS" "DelayCell_mag_1/VDD" 72.0584
cap "DelayCell_mag_1/VCTRL_mag_0/pmos_3p3_HMKTA7_18/a_n172_n50#" "VSS" 3.76974
cap "VSS" "DelayCell_mag_1/VCTRL_mag_0/pmos_3p3_HVHTA7_8/a_n52_n50#" 2.93471
cap "DelayCell_mag_1/VDD" "VSS" 59.5389
cap "VSS" "DelayCell_mag_1/VCTRL_mag_0/pmos_3p3_HVHTA7_8/a_52_n94#" 1.32939
cap "VSS" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 8.33111
cap "DelayCell_mag_0/VSS" "DelayCell_mag_0/VCTRL2" 6.45753
cap "DelayCell_mag_0/VCTRL2" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" -0.00618517
cap "DelayCell_mag_0/VSS" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 2.88266
cap "DelayCell_mag_0/VSS" "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" 0.410218
cap "DelayCell_mag_0/VSS" "INV_2_0/IN" 0.163431
cap "INV_2_4/OUT" "INV_2_1/OUT" 0.00133078
cap "INV_2_1/VSS" "DelayCell_mag_0/VCTRL_mag_0/VCTRL" 0.0375215
cap "INV_2_1/OUT" "DelayCell_mag_0/NMOS_Pairs_0/M9" 0.0758645
cap "INV_2_3/OUT" "DelayCell_mag_0/NMOS_Pairs_0/M9" 0.415575
cap "INV_2_4/IN" "INV_2_1/OUT" 1.52379
cap "INV_2_1/OUT" "INV_2_4/OUT" 1.08863
cap "INV_2_1/VSS" "DelayCell_mag_0/NMOS_Pairs_0/M9" 4.72018
cap "INV_2_4/IN" "INV_2_1/VSS" 1.31871
cap "DelayCell_mag_0/VCTRL_mag_0/VCTRL" "INV_2_4/OUT" 9.72948
cap "INV_2_1/VSS" "INV_2_4/OUT" 69.5233
cap "INV_2_4/IN" "DelayCell_mag_0/NMOS_Pairs_0/M9" 3.21253
cap "DelayCell_mag_0/NMOS_Pairs_0/M9" "INV_2_4/OUT" 2.35367
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_1/VSS" 4.23409
cap "INV_2_4/IN" "INV_2_4/OUT" 6.98902
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_0/NMOS_Pairs_0/M9" 2.45817
cap "INV_2_0/IN" "INV_2_1/VSS" 1.09694
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_4/OUT" 31.5091
cap "INV_2_0/IN" "INV_2_4/OUT" 3.07583
cap "INV_2_1/OUT" "INV_2_3/OUT" 0.357496
cap "INV_2_1/OUT" "INV_2_1/VSS" 10.2752
cap "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_1/a_n172_n50#" "INV_2_4/IN" 0.189939
cap "INV_2_3/IN" "INV_2_3/OUT" 0.046827
cap "INV_2_4/OUT" "INV_2_1/VSS" -1.66816
cap "INV_2_2/IN" "INV_2_3/OUT" 0.0206203
cap "INV_2_4/OUT" "INV_2_4/IN" 5.95677
cap "INV_2_1/OUT" "INV_2_1/VSS" -0.857744
cap "INV_2_1/OUT" "INV_2_4/IN" 0.514461
cap "INV_2_2/IN" "INV_2_1/VDD" 0.282766
cap "INV_2_3/IN" "INV_2_2/IN" 0.164938
cap "DelayCell_mag_1/VCTRL" "INV_2_4/OUT" 13.0208
cap "INV_2_1/VSS" "INV_2_4/IN" -2.17533
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_4/OUT" 19.7164
cap "DelayCell_mag_1/VCTRL" "INV_2_1/VSS" 112.736
cap "DelayCell_mag_1/VCTRL" "INV_2_4/IN" 57.3513
cap "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_1/a_n172_n50#" "INV_2_3/OUT" 0.0189427
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_1/VSS" 1.11012
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_4/IN" 20.7865
cap "INV_2_1/OUT" "INV_2_3/OUT" 0.184012
cap "INV_2_4/OUT" "INV_2_3/OUT" 0.0638071
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_1/VCTRL" 89.4638
cap "INV_2_1/VSS" "INV_2_3/OUT" -1.86577
cap "INV_2_3/OUT" "INV_2_4/IN" 8.76172
cap "INV_2_2/IN" "INV_2_4/OUT" 0.922456
cap "INV_2_1/VSS" "INV_2_1/VDD" -2.72771
cap "INV_2_1/VDD" "INV_2_4/IN" 0.401838
cap "DelayCell_mag_1/VCTRL" "INV_2_3/OUT" 0.441519
cap "INV_2_3/IN" "INV_2_1/VSS" 0.594058
cap "INV_2_0/IN" "INV_2_4/IN" 0.0686122
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_3/OUT" 0.383926
cap "INV_2_2/IN" "INV_2_1/VSS" 1.13126
cap "INV_2_2/IN" "INV_2_4/IN" 8.8031
cap "DelayCell_mag_1/VCTRL" "INV_2_1/VDD" 6.31164
cap "INV_2_3/IN" "DelayCell_mag_1/VCTRL" 0.513774
cap "DelayCell_mag_1/VCTRL" "INV_2_2/IN" 44.5851
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_2/IN" 17.964
cap "DelayCell_mag_1/VCTRL" "INV_2_1/VSS" 234.699
cap "DelayCell_mag_1/VCTRL" "INV_2_2/IN" 68.5846
cap "INV_2_3/OUT" "INV_2_2/IN" 0.222887
cap "DelayCell_mag_1/VCTRL" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 28.5242
cap "INV_2_1/VSS" "INV_2_2/IN" 9.07852
cap "DelayCell_mag_1/VCTRL" "INV_2_4/IN" 16.8224
cap "INV_2_1/VSS" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 10.595
cap "DelayCell_mag_1/VCTRL" "INV_2_3/IN" 32.7393
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "INV_2_2/IN" 145.675
cap "INV_2_4/IN" "INV_2_1/VSS" 1.535
cap "INV_2_4/IN" "INV_2_2/IN" 18.1099
cap "INV_2_1/VSS" "INV_2_3/IN" 4.74899
cap "INV_2_4/IN" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 1.70143
cap "INV_2_3/IN" "INV_2_2/IN" 9.60958
cap "INV_2_3/IN" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 0.548452
cap "DelayCell_mag_1/VCTRL" "INV_2_3/OUT" 9.69881
cap "INV_2_4/IN" "INV_2_4/OUT" 3.13077
cap "DelayCell_mag_1/VCTRL" "INV_2_2/VSS" 4.1592
cap "INV_2_2/IN" "DelayCell_mag_1/VCTRL" 48.3659
cap "INV_2_2/IN" "INV_2_3/OUT" 0.255831
cap "DelayCell_mag_1/VCTRL" "INV_2_3/OUT" 0.0164418
cap "DelayCell_mag_1/m1_4218_2395#" "DelayCell_mag_1/VCTRL" -0.269183
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "INV_2_2/VSS" 12.294
cap "INV_2_2/IN" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 24.2419
cap "DelayCell_mag_1/VCTRL" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 40.7033
cap "INV_2_3/IN" "INV_2_2/IN" 0.897265
cap "INV_2_2/IN" "INV_2_2/OUT" 1.56596
cap "INV_2_3/IN" "DelayCell_mag_1/VCTRL" 1.10149
cap "DelayCell_mag_1/VCTRL" "INV_2_2/OUT" 2.27856
cap "INV_2_2/IN" "INV_2_2/VSS" 6.21037
cap "DelayCell_mag_1/VCTRL" "DelayCell_mag_1/VDD" 0.0142172
cap "DelayCell_mag_1/NMOS_Pairs_0/VSS" "DelayCell_mag_1/VDD" 0.171413
cap "DelayCell_mag_1/NMOS_Pairs_0/VSS" "DelayCell_mag_1/OUTB" 3.26487
cap "DelayCell_mag_1/VCTRL_mag_0/M4" "DelayCell_mag_1/NMOS_Pairs_0/VSS" 0.161517
cap "DelayCell_mag_1/VCTRL_mag_0/pmos_3p3_HMKTA7_18/a_n172_n50#" "DelayCell_mag_1/NMOS_Pairs_0/VSS" 0.488772
cap "DelayCell_mag_1/NMOS_Pairs_0/VSS" "DelayCell_mag_1/NMOS_Pairs_0/M9" 0.210196
cap "DelayCell_mag_1/VCTRL2" "DelayCell_mag_1/VCTRL_mag_0/pmos_3p3_HVHTA7_8/a_n52_n50#" -0.0048499
cap "DelayCell_mag_1/VCTRL2" "DelayCell_mag_1/VCTRL_mag_0/pmos_3p3_HVHTA7_9/a_n52_n50#" 0.0225313
cap "DelayCell_mag_1/VCTRL2" "DelayCell_mag_1/VDD" 0.000797859
cap "DelayCell_mag_1/VCTRL_mag_0/pmos_3p3_HVHTA7_8/a_n52_n50#" "DelayCell_mag_1/NMOS_Pairs_0/VSS" 0.371136
cap "DelayCell_mag_1/VDD" "DelayCell_mag_1/NMOS_Pairs_0/VSS" 29.3002
cap "DelayCell_mag_1/VCTRL_mag_0/pmos_3p3_HVHTA7_8/a_52_n94#" "DelayCell_mag_1/NMOS_Pairs_0/VSS" 0.0835398
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "VSS" 32.2451
cap "DelayCell_mag_0/VDD" "DelayCell_mag_0/NMOS_Pairs_0/VSS" 99.6973
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_2/a_84_n50#" "DelayCell_mag_0/NMOS_Pairs_0/VSS" 1.75324
cap "DelayCell_mag_0/VCTRL2" "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_n84_n94#" 49.3846
cap "DelayCell_mag_0/VCTRL2" "DelayCell_mag_0/NMOS_Pairs_0/VSS" 84.1363
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_n84_n94#" "DelayCell_mag_0/NMOS_Pairs_0/VSS" -1.35697
cap "DelayCell_mag_0/VDD" "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" -0.00711033
cap "DelayCell_mag_0/VCTRL2" "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" 0.0486957
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_2/a_84_n50#" "DelayCell_mag_0/VDD" -0.223005
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" "DelayCell_mag_0/NMOS_Pairs_0/VSS" 0.0560092
cap "DelayCell_mag_0/VDD" "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_n84_n94#" -0.587626
cap "DelayCell_mag_0/VDD" "DelayCell_mag_0/VCTRL2" 217.697
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_2/a_84_n50#" "DelayCell_mag_0/VCTRL2" 1.19909
cap "DelayCell_mag_0/VCTRL2" "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HVHTA7_4/a_n52_n50#" 0.122735
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" "DelayCell_mag_0/VDD" -0.0845142
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" "DelayCell_mag_0/VCTRL2" 0.354754
cap "DelayCell_mag_0/VDD" "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_2/a_84_n50#" -0.0485507
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_2/a_84_n50#" "DelayCell_mag_0/VCTRL2" 0.218232
cap "DelayCell_mag_0/NMOS_Pairs_0/VSS" "DelayCell_mag_0/VCTRL2" 0.0478747
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" "DelayCell_mag_0/NMOS_Pairs_0/VSS" 0.0403934
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_2/a_84_n50#" "DelayCell_mag_0/NMOS_Pairs_0/VSS" 0.0307218
cap "INV_2_0/IN" "INV_2_4/VDD" 0.242945
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_0/VCTRL" 4.68869
cap "INV_2_0/IN" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 5.29725
cap "INV_2_0/IN" "DelayCell_mag_0/VCTRL" 4.0405
cap "INV_2_0/VSS" "DelayCell_mag_0/VCTRL" 10.8943
cap "INV_2_0/IN" "DelayCell_mag_0/VCTRL" 58.5378
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_4/OUT" 0.189526
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_0/m1_4218_2395#" 2.26067
cap "INV_2_0/IN" "INV_2_4/OUT" 0.226444
cap "INV_2_0/IN" "DelayCell_mag_0/m1_4218_2395#" 0.614576
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_0/VSS" 18.4925
cap "INV_2_4/OUT" "DelayCell_mag_0/VCTRL" 5.36862
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_0/VCTRL_mag_0/M2" 0.0111931
cap "INV_2_0/IN" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 30.2178
cap "INV_2_0/OUT" "INV_2_0/IN" 1.0139
cap "DelayCell_mag_0/m1_4218_2395#" "DelayCell_mag_0/VCTRL" 0.209699
cap "INV_2_0/IN" "INV_2_0/VSS" 1.40786
cap "INV_2_4/IN" "DelayCell_mag_0/VCTRL_mag_0/M2" 0.0156077
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_0/VCTRL" 117.512
cap "DelayCell_mag_1/VCTRL" "INV_2_0/IN" 36.019
cap "INV_2_4/IN" "INV_2_2/IN" 0.0780358
cap "INV_2_0/IN" "INV_2_4/IN" 7.49054
cap "INV_2_5/OUT" "DelayCell_mag_1/VCTRL" 0.49159
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_1/VCTRL" 211.459
cap "DelayCell_mag_1/VCTRL" "INV_2_4/OUT" 3.43149
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_4/IN" 10.3963
cap "DelayCell_mag_1/VCTRL" "INV_2_0/VSS" 8.11934
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_2/IN" 0.278941
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_0/IN" 12.8354
cap "DelayCell_mag_1/VCTRL" "INV_2_0/OUT" 8.16221
cap "INV_2_0/VSS" "INV_2_4/IN" 0.0627255
cap "INV_2_5/IN" "DelayCell_mag_1/VCTRL" 2.36996
cap "INV_2_0/VSS" "INV_2_0/IN" 0.0983951
cap "INV_2_0/OUT" "INV_2_2/IN" 0.000298104
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_4/OUT" -0.474822
cap "INV_2_0/IN" "INV_2_0/OUT" 0.102781
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_0/VSS" 0.82196
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_0/m1_4218_2395#" 1.29466
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_0/OUT" -2.09273
cap "DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_6/a_n172_n50#" "INV_2_4/IN" 0.000978601
cap "DelayCell_mag_1/VCTRL" "INV_2_4/IN" 20.1073
cap "DelayCell_mag_1/VCTRL" "INV_2_2/IN" 0.427616
cap "DelayCell_mag_1/VCTRL_mag_0/M2" "INV_2_0/OUT" 3.87119
cap "INV_2_0/VSS" "INV_2_2/IN" 6.42143
cap "DelayCell_mag_1/VCTRL" "DelayCell_mag_1/m1_4218_2395#" -9.26024
cap "DelayCell_mag_1/VCTRL_mag_0/M2" "INV_2_2/IN" 0.00261399
cap "DelayCell_mag_1/m1_4218_2395#" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 16.3355
cap "INV_2_0/OUT" "INV_2_0/IN" 2.69493
cap "DelayCell_mag_1/VCTRL" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 79.1063
cap "INV_2_0/OUT" "INV_2_5/OUT" 0.964383
cap "DelayCell_mag_1/m1_4218_2395#" "INV_2_2/IN" 2.96325
cap "INV_2_0/OUT" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 33.5451
cap "DelayCell_mag_1/VCTRL" "INV_2_2/IN" 37.8376
cap "INV_2_0/VSS" "DelayCell_mag_1/VCTRL" -1.24652
cap "INV_2_2/IN" "INV_2_0/OUT" 6.47084
cap "INV_2_2/IN" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 67.7839
cap "DelayCell_mag_1/VCTRL" "INV_2_3/IN" 1.60192
cap "INV_2_0/VSS" "INV_2_0/OUT" 17.7618
cap "INV_2_0/VSS" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 36.5023
cap "DelayCell_mag_1/VCTRL" "INV_2_2/IN" 5.79505
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "INV_2_2/VSS" 16.6739
cap "m1_6542_3664#" "DelayCell_mag_1/IN" 0.000710545
cap "DelayCell_mag_1/VCTRL" "INV_2_2/VSS" -3.42187
cap "DelayCell_mag_1/VCTRL_mag_0/M2" "m1_6542_3664#" 0.16492
cap "DelayCell_mag_1/VCTRL" "INV_2_3/IN" 0.912191
cap "DelayCell_mag_1/VCTRL_mag_0/M2" "DelayCell_mag_1/IN" 3.87119
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_1/IN" 0.0496236
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_1/m1_4218_2395#" 14.3752
cap "INV_2_2/VSS" "DelayCell_mag_1/VCTRL_mag_0/M2" 1.13687e-13
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "INV_2_2/IN" 21.0612
cap "DelayCell_mag_1/VCTRL" "DelayCell_mag_1/m1_4218_2395#" -7.31219
cap "DelayCell_mag_1/VCTRL" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 84.8872
cap "DelayCell_mag_1/VCTRL_mag_0/M2" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 0.207921
cap "DelayCell_mag_1/VCTRL_mag_0/M2" "DelayCell_mag_1/VCTRL2" 0.00942225
cap "DelayCell_mag_1/NMOS_Pairs_0/VSS" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 9.25896
cap "DelayCell_mag_1/VCTRL_mag_0/pmos_3p3_HVHTA7_8/a_52_n94#" "DelayCell_mag_1/VCTRL2" 8.71902
cap "DelayCell_mag_1/VCTRL2" "DelayCell_mag_1/VCTRL_mag_0/pmos_3p3_HVHTA7_8/a_n52_n50#" 0.00941661
cap "DelayCell_mag_1/VCTRL_mag_0/pmos_3p3_HVHTA7_9/a_n52_n50#" "DelayCell_mag_1/VCTRL2" 0.0547381
cap "DelayCell_mag_1/NMOS_Pairs_0/VSS" "DelayCell_mag_1/VCTRL_mag_0/pmos_3p3_HVHTA7_8/a_52_n94#" -1.34109
cap "DelayCell_mag_1/NMOS_Pairs_0/VSS" "DelayCell_mag_1/VCTRL2" 124.989
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_1/VCTRL2" 53.4785
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_1/NMOS_Pairs_0/VSS" 11.9451
cap "DelayCell_mag_1/NMOS_Pairs_0/VSS" "DelayCell_mag_1/VCTRL2" 0.766954
cap "DelayCell_mag_0/VDD" "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" -0.958399
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_n84_n94#" "DelayCell_mag_0/VDD" -1.12228
cap "DelayCell_mag_0/VCTRL2" "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" 7.99417
cap "DelayCell_mag_0/VCTRL2" "DelayCell_mag_0/VDD" 271.522
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_n84_n94#" "DelayCell_mag_0/VCTRL2" 80.7488
cap "DelayCell_mag_0/VDD" "DelayCell_mag_0/NMOS_Pairs_0/VSS" 165.153
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" "DelayCell_mag_0/NMOS_Pairs_0/VSS" 8.95577
cap "DelayCell_mag_0/VCTRL2" "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_2/a_84_n50#" 30.5049
cap "DelayCell_mag_0/NMOS_Pairs_0/VSS" "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" 7.93181
cap "DelayCell_mag_0/NMOS_Pairs_0/VSS" "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_2/a_84_n50#" 0.376528
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" "DelayCell_mag_0/VCTRL2" 3.93391
cap "VCTRL2" "DelayCell_mag_0/VCTRL_mag_0/M4" 21.7781
cap "DelayCell_mag_0/NMOS_Pairs_0/VSS" "DelayCell_mag_0/OUTB" 7.42574
cap "DelayCell_mag_0/VDD" "DelayCell_mag_0/NMOS_Pairs_0/VSS" 0.0717449
cap "VCTRL2" "DelayCell_mag_0/OUTB" 6.66489
cap "DelayCell_mag_0/VDD" "VCTRL2" 0.0689238
cap "DelayCell_mag_0/NMOS_Pairs_0/VSS" "DelayCell_mag_0/VCTRL_mag_0/M4" 0.293699
cap "VCTRL2" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 0.0853565
cap "INV_2_0/IN" "DelayCell_mag_0/VCTRL" 9.28503
cap "INV_2_5/IN" "DelayCell_mag_0/NMOS_Pairs_0/VSS" 1.31638
cap "INV_2_0/IN" "INV_2_5/VDD" 0.0998105
cap "VCTRL2" "INV_2_0/IN" 0.260206
cap "INV_2_5/IN" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 0.026954
cap "VCTRL2" "DelayCell_mag_0/VCTRL" 0.108555
cap "INV_2_5/IN" "INV_2_0/IN" 12.4485
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_0/NMOS_Pairs_0/VSS" 0.0951827
cap "INV_2_5/IN" "DelayCell_mag_0/VCTRL" 10.7355
cap "VCTRL2" "INV_2_5/IN" 0.781018
cap "INV_2_0/IN" "DelayCell_mag_0/NMOS_Pairs_0/VSS" 3.40076
cap "DelayCell_mag_0/VCTRL" "DelayCell_mag_0/NMOS_Pairs_0/VSS" 1.31623
cap "INV_2_0/IN" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 0.141471
cap "DelayCell_mag_0/VCTRL" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 0.0235667
cap "DelayCell_mag_0/VCTRL" "INV_2_0/VSS" 3.0556
cap "INV_2_0/IN" "INV_2_5/IN" 9.57723
cap "INV_2_0/OUT" "DelayCell_mag_0/VCTRL" 1.25361
cap "INV_2_5/OUT" "INV_2_5/IN" 2.8045
cap "DelayCell_mag_0/VCTRL" "INV_2_5/IN" 11.9174
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_0/VSS" 17.3564
cap "INV_2_5/IN" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 44.6452
cap "INV_2_5/IN" "INV_2_0/VSS" 1.042
cap "DelayCell_mag_0/VCTRL" "INV_2_0/IN" 19.7345
cap "VCTRL2" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 0.00191973
cap "INV_2_0/IN" "INV_2_0/VSS" 1.42109e-14
cap "INV_2_0/IN" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 21.9462
cap "INV_2_0/OUT" "INV_2_0/IN" 2.45297
cap "INV_2_5/OUT" "INV_2_0/VSS" 3.78472
cap "DelayCell_mag_0/m1_4218_2395#" "DelayCell_mag_0/VCTRL" -0.269183
cap "DelayCell_mag_0/VCTRL" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 131.709
cap "INV_2_0/OUT" "INV_2_5/IN" 0.346265
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_0/VSS" 73.2159
cap "DelayCell_mag_0/VCTRL" "INV_2_0/OUT" 1.07693
cap "INV_2_4/a_195_180#" "INV_2_0/IN" 0.00374679
cap "DelayCell_mag_0/VCTRL" "INV_2_5/IN" 0.241684
cap "INV_2_0/OUT" "INV_2_2/pmos_3p3_KYEELV_0/a_256_24#" 0.049291
cap "INV_2_5/OUT" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 13.2196
cap "INV_2_5/OUT" "INV_2_0/VSS" -2.32176
cap "INV_2_0/IN" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 4.36798
cap "VCTRL2" "INV_2_0/VSS" -0.0307997
cap "INV_2_0/IN" "INV_2_0/VSS" 2.03951
cap "VCTRL2" "INV_2_5/OUT" -0.026391
cap "INV_2_5/OUT" "INV_2_0/IN" 0.346265
cap "INV_2_0/OUT" "INV_2_0/VSS" -4.85193
cap "INV_2_0/OUT" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 14.2198
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_5/IN" 8.86522
cap "INV_2_0/VSS" "INV_2_5/IN" 1.80445
cap "DelayCell_mag_0/VCTRL" "INV_2_0/VSS" 4.92819
cap "INV_2_5/OUT" "INV_2_5/IN" 8.89176
cap "INV_2_0/OUT" "INV_2_0/IN" 7.76167
cap "INV_2_0/IN" "INV_2_5/IN" 19.6006
cap "VCTRL2" "INV_2_5/IN" -0.102415
cap "DelayCell_mag_0/VCTRL" "INV_2_0/IN" 0.218046
cap "INV_2_0/OUT" "INV_2_0/IN" 0.768716
cap "INV_2_0/OUT" "INV_2_5/OUT" 0.26201
cap "INV_2_0/VSS" "INV_2_5/OUT" 111.233
cap "INV_2_0/VSS" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 39.4183
cap "INV_2_0/OUT" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 8.15989
cap "INV_2_0/VSS" "VCTRL2" -0.280918
cap "INV_2_0/OUT" "INV_2_2/pmos_3p3_KYEELV_0/a_256_24#" 0.868106
cap "INV_2_0/OUT" "INV_2_0/VSS" 52.8854
cap "DelayCell_mag_1/NMOS_Pairs_0/M9" "INV_2_5/OUT" 31.0584
cap "DelayCell_mag_1/NMOS_Pairs_0/M9" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 0.284176
cap "INV_2_5/OUT" "INV_2_5/IN" 1.45189
cap "DelayCell_mag_1/OUT" "INV_2_0/VSS" 1.95927
cap "DelayCell_mag_1/NMOS_Pairs_0/M9" "INV_2_0/OUT" 6.25147
cap "DelayCell_mag_1/NMOS_Pairs_0/M9" "INV_2_0/VSS" 0.36413
cap "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_8/a_84_n50#" "INV_2_0/VSS" 0.130641
cap "INV_2_5/OUT" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 1.83981
cap "INV_2_5/OUT" "VCTRL2" -6.81652
cap "DelayCell_mag_1/INB" "VCTRL2" 0.00119344
cap "DelayCell_mag_1/IN" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_8/a_84_n50#" -5.68434e-14
cap "VSS" "DelayCell_mag_1/NMOS_Pairs_0/M9" -1.13687e-13
cap "DelayCell_mag_1/IN" "VSS" 2.14078
cap "DelayCell_mag_1/IN" "DelayCell_mag_1/NMOS_Pairs_0/M9" 6.4061
cap "DelayCell_mag_1/INB" "VSS" 3.69278
cap "DelayCell_mag_1/IN" "DelayCell_mag_1/INB" 0.395737
cap "DelayCell_mag_1/OUT" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_8/a_84_n50#" -1.13687e-13
cap "DelayCell_mag_1/NMOS_Pairs_0/M9" "m1_6542_3664#" 0.472264
cap "VSS" "VCTRL2" 0.00161752
cap "DelayCell_mag_1/IN" "m1_6542_3664#" 8.56078e-06
cap "VSS" "DelayCell_mag_1/OUT" 0.768784
cap "DelayCell_mag_1/INB" "m1_6542_3664#" 3.00983
cap "DelayCell_mag_1/VSS" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_FG6HDQ_0/a_n868_n50#" 0.00825771
cap "DelayCell_mag_1/VCTRL2" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_FG6HDQ_0/a_n868_n50#" 0.164535
cap "DelayCell_mag_1/VCTRL2" "DelayCell_mag_1/VSS" 0.00194546
cap "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "DelayCell_mag_1/VSS" 1.34031
cap "DelayCell_mag_1/VCTRL2" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" -0.00618517
cap "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_FG6HDQ_0/a_n868_n50#" "DelayCell_mag_1/VSS" 0.0796458
cap "DelayCell_mag_1/VCTRL2" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_FG6HDQ_0/a_n868_n50#" 10.3799
cap "DelayCell_mag_1/VCTRL2" "DelayCell_mag_1/VSS" 157.372
cap "DelayCell_mag_1/VCTRL2" "DelayCell_mag_1/NMOS_Pairs_0/VSS" 4.44089e-16
cap "DelayCell_mag_0/VDD" "VCTRL2" 42.9512
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_n84_n94#" "VCTRL2" 3.48583
cap "DelayCell_mag_0/VDD" "VSS" 47.7601
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" "VCTRL2" 0.236904
cap "VSS" "DelayCell_mag_0/VDD" 67.909
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" "VCTRL2" 1.54114
cap "DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_17/a_84_n50#" "VCTRL2" 30.1245
cap "DelayCell_mag_0/VDD" "VCTRL2" 30.4711
cap "DelayCell_mag_0/OUTB" "VCTRL2" 4.92999
cap "DelayCell_mag_0/VDD" "VSS" 67.909
cap "DelayCell_mag_0/VDD" "VCTRL2" 35.9993
cap "DelayCell_mag_0/VCTRL_mag_0/M4" "VCTRL2" 21.496
cap "DelayCell_mag_0/w_5819_4436#" "VSS" 104.82
cap "DelayCell_mag_0/w_5819_4436#" "DelayCell_mag_0/VCTRL" 0.308331
cap "DelayCell_mag_0/w_5819_4436#" "INV_2_5/IN" 0.348771
cap "INV_2_5/IN" "VSS" 5.68308
cap "DelayCell_mag_0/w_5819_4436#" "VCTRL2" 19.3216
cap "VCTRL2" "INV_2_5/IN" 174.219
cap "INV_2_5/IN" "DelayCell_mag_0/VCTRL_mag_0/VCTRL" 5.73057
cap "INV_2_5/VDD" "INV_2_0/VSS" 19.4917
cap "VCTRL2" "DelayCell_mag_0/w_5819_4436#" 0.0723466
cap "INV_2_5/IN" "INV_2_5/OUT" 0.148426
cap "INV_2_5/IN" "DelayCell_mag_0/VCTRL" 23.0204
cap "INV_2_5/IN" "INV_2_0/VSS" 16.3364
cap "INV_2_5/IN" "DelayCell_mag_0/w_5819_4436#" 61.1918
cap "INV_2_5/IN" "VCTRL2" 11.7509
cap "INV_2_5/IN" "INV_2_5/VDD" 1.81574
cap "DelayCell_mag_0/VCTRL" "DelayCell_mag_0/w_5819_4436#" 56.2832
cap "DelayCell_mag_0/w_5819_4436#" "INV_2_0/VSS" 1.75173
cap "INV_2_5/IN" "DelayCell_mag_0/VCTRL_mag_0/VCTRL" 5.73057
cap "INV_2_0/VSS" "INV_2_5/IN" 0.811683
cap "INV_2_5/VDD" "INV_2_5/OUT" -1.3099
cap "VCTRL2" "INV_2_5/OUT" 3.93145
cap "VCTRL2" "INV_2_5/VDD" 36.2467
cap "INV_2_0/VSS" "INV_2_5/OUT" -0.311379
cap "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "INV_2_5/IN" 0.0351818
cap "INV_2_5/VDD" "INV_2_0/VSS" 87.0462
cap "VCTRL2" "INV_2_0/VSS" 2.61865
cap "INV_2_5/IN" "INV_2_5/OUT" 0.0453905
cap "INV_2_5/IN" "DelayCell_mag_0/VCTRL" 0.0600865
cap "INV_2_5/VDD" "INV_2_5/IN" 0.993786
cap "VCTRL2" "INV_2_5/IN" 20.3295
cap "INV_2_0/VSS" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_3/a_n172_n50#" 7.10543e-15
cap "VCTRL2" "INV_2_0/VSS" 60.7418
cap "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_3/a_n172_n50#" "INV_2_5/OUT" 27.5556
cap "VCTRL2" "INV_2_5/OUT" 74.3712
cap "INV_2_5/IN" "INV_2_5/OUT" 0.989689
cap "INV_2_5/VDD" "INV_2_0/VSS" 0.127213
cap "INV_2_5/VDD" "INV_2_5/OUT" 2.32075
cap "INV_2_0/VSS" "INV_2_5/OUT" 259.531
cap "VCTRL2" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_3/a_n172_n50#" 0.362998
cap "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_8/a_84_n50#" "INV_2_5/OUT" 0.257409
cap "INV_2_0/OUT" "INV_2_5/OUT" 0.478246
cap "m1_6542_3664#" "DelayCell_mag_1/IN" 0.00100161
cap "m1_6542_3664#" "DelayCell_mag_1/INB" 1.20707
cap "DelayCell_mag_1/INB" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_3/a_n172_n50#" 0.848032
cap "VSS" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_3/a_n172_n50#" -2.84217e-14
cap "DelayCell_mag_1/INB" "DelayCell_mag_1/IN" 0.151048
cap "VSS" "DelayCell_mag_1/IN" 2.47873
cap "VSS" "DelayCell_mag_1/INB" 25.033
cap "VCTRL2" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_3/a_n172_n50#" 45.9948
cap "VCTRL2" "DelayCell_mag_1/IN" 12.5848
cap "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_8/a_84_n50#" "VCTRL2" 161.547
cap "VCTRL2" "DelayCell_mag_1/INB" 49.4293
cap "VSS" "VCTRL2" 144.234
cap "DelayCell_mag_1/VSS" "DelayCell_mag_1/NMOS_Pairs_0/GM8" 0.329589
cap "VCTRL2" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_8/a_84_n50#" 323.913
cap "VCTRL2" "DelayCell_mag_1/VSS" 66.9637
cap "VCTRL2" "DelayCell_mag_1/NMOS_Pairs_0/GM8" 0.189256
cap "DelayCell_mag_1/VSS" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_FG6HDQ_0/a_n1036_n94#" 0.354498
cap "DelayCell_mag_1/VSS" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_8/a_84_n50#" 5.49488
cap "VCTRL2" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_FG6HDQ_0/a_n1036_n94#" 0.329103
cap "DelayCell_mag_1/VSS" "VCTRL2" 55.9202
cap "DelayCell_mag_1/VSS" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_FG6HDQ_0/a_n868_n50#" 6.01019
cap "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_FG6HDQ_0/a_n1036_n94#" "VCTRL2" 2.78153
cap "VCTRL2" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_FG6HDQ_0/a_n868_n50#" 196.356
cap "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_FG6HDQ_0/a_n1036_n94#" "DelayCell_mag_1/VSS" 1.69542
cap "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_FG6HDQ_0/a_n868_n50#" "VCTRL2" 1.88586
cap "VCTRL2" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_FG6HDQ_0/a_n1036_n94#" 2.44462
cap "DelayCell_mag_1/VSS" "VCTRL2" 111.069
cap "DelayCell_mag_1/VSS" "DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_FG6HDQ_0/a_n1036_n94#" 0.539453
merge "DelayCell_mag_1/IN" "m3_7779_3989#" -469.702 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5865 -490 -10674 -496 -30 -62 0 0 0 0
merge "m3_7779_3989#" "m1_7779_3956#"
merge "m1_7779_3956#" "INV_2_0/OUT"
merge "INV_2_0/OUT" "m1_6596_4304#"
merge "DelayCell_mag_0/INB" "m2_5005_519#" -549.489 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15926 -668 -14994 -538 0 0 0 0 0 0
merge "m2_5005_519#" "INV_2_1/OUT"
merge "INV_2_1/OUT" "OUTB"
merge "DelayCell_mag_1/VSS" "DelayCell_mag_1/NMOS_Pairs_0/VSS" -14129.3 0 0 0 0 0 0 -2009304 -31168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2703757 -40220 0 0 0 0 0 0 0 0
merge "DelayCell_mag_1/NMOS_Pairs_0/VSS" "INV_2_5/VSS"
merge "INV_2_5/VSS" "m1_6573_4762#"
merge "m1_6573_4762#" "INV_2_0/VSS"
merge "INV_2_0/VSS" "DelayCell_mag_1/VSUBS"
merge "DelayCell_mag_1/VSUBS" "DelayCell_mag_0/NMOS_Pairs_0/VSS"
merge "DelayCell_mag_0/NMOS_Pairs_0/VSS" "INV_2_2/VSS"
merge "INV_2_2/VSS" "INV_2_3/VSS"
merge "INV_2_3/VSS" "INV_2_1/VSS"
merge "INV_2_1/VSS" "m1_6577_1799#"
merge "m1_6577_1799#" "m1_4833_1514#"
merge "m1_4833_1514#" "INV_2_4/VSS"
merge "INV_2_4/VSS" "m1_4830_1880#"
merge "m1_4830_1880#" "DelayCell_mag_0/VSUBS"
merge "DelayCell_mag_0/VSUBS" "DelayCell_mag_0/VSS"
merge "DelayCell_mag_0/VSS" "VSS"
merge "DelayCell_mag_1/VCTRL2" "DelayCell_mag_0/NMOS_Pairs_0/VCTRL2" -7031.42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -70032 -1374 -1806362 -35044 0 0 0 0 0 0
merge "DelayCell_mag_0/NMOS_Pairs_0/VCTRL2" "DelayCell_mag_0/VCTRL2"
merge "DelayCell_mag_0/VCTRL2" "VCTRL2"
merge "INV_2_1/IN" "INV_2_3/OUT" -150.528 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5545 -424 0 0 0 0 0 0 0 0
merge "INV_2_3/OUT" "m1_6600_1151#"
merge "DelayCell_mag_0/IN" "INV_2_4/OUT" -291.932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6178 -440 0 0 0 0 0 0 0 0
merge "INV_2_4/OUT" "OUT"
merge "DelayCell_mag_0/OUTB" "INV_2_5/IN" -495.041 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4348 -266 -4378 -286 0 0 0 0 0 0
merge "INV_2_5/IN" "m1_5337_5160#"
merge "DelayCell_mag_1/OUT" "INV_2_2/IN" -588.352 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -72 -146 -11986 -478 0 0 0 0 0 0
merge "INV_2_2/IN" "m1_7818_2177#"
merge "INV_2_5/VDD" "INV_2_1/pmos_3p3_KYEELV_0/w_n530_n298#" -2239.1 -2771 -2778 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -39106 -3014 0 0 0 0 0 0 0 0
merge "INV_2_1/pmos_3p3_KYEELV_0/w_n530_n298#" "INV_2_3/pmos_3p3_KYEELV_0/w_n530_n298#"
merge "INV_2_3/pmos_3p3_KYEELV_0/w_n530_n298#" "DelayCell_mag_0/VDD"
merge "DelayCell_mag_0/VDD" "DelayCell_mag_1/VDD"
merge "DelayCell_mag_1/VDD" "VDD"
merge "VDD" "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#"
merge "DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "INV_2_1/VDD"
merge "INV_2_1/VDD" "m1_7811_763#"
merge "m1_7811_763#" "INV_2_3/VDD"
merge "INV_2_3/VDD" "m1_6651_516#"
merge "m1_6651_516#" "w_6663_516#"
merge "w_6663_516#" "INV_2_0/VDD"
merge "INV_2_0/VDD" "m1_6542_3664#"
merge "m1_6542_3664#" "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#"
merge "DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "m1_4151_3905#"
merge "m1_4151_3905#" "INV_2_2/VDD"
merge "INV_2_2/VDD" "m1_6122_2965#"
merge "m1_6122_2965#" "m1_7669_3008#"
merge "m1_7669_3008#" "INV_2_4/VDD"
merge "INV_2_4/VDD" "m1_6614_2858#"
merge "m1_6614_2858#" "w_6621_2240#"
merge "DelayCell_mag_0/OUT" "INV_2_0/IN" -389.484 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3936 -264 -4724 -302 0 0 0 0 0 0
merge "INV_2_0/IN" "m1_4934_4147#"
merge "DelayCell_mag_1/OUTB" "INV_2_3/IN" -402.163 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3528 -242 -4317 -284 0 0 0 0 0 0
merge "INV_2_3/IN" "m1_7796_1192#"
merge "DelayCell_mag_0/VCTRL" "VCTRL" -1667.43 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25176 -1014 -26975 -992 0 0 0 0 0 0
merge "VCTRL" "DelayCell_mag_0/VCTRL_mag_0/VCTRL"
merge "DelayCell_mag_0/VCTRL_mag_0/VCTRL" "DelayCell_mag_1/VCTRL"
merge "DelayCell_mag_1/VCTRL" "m1_4521_3647#"
merge "INV_2_2/OUT" "INV_2_4/IN" -165.224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5566 -426 0 0 0 0 0 0 0 0
merge "INV_2_4/IN" "m1_6555_2240#"
merge "DelayCell_mag_1/INB" "m3_7730_5979#" -751.585 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15402 -728 -12460 -512 -10884 -514 0 0 0 0
merge "m3_7730_5979#" "INV_2_5/OUT"
merge "INV_2_5/OUT" "m1_6596_5182#"
