{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 11 14:14:50 2018 " "Info: Processing started: Sun Mar 11 14:14:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_scomp -c top_scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_scomp -c top_scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "acc_clk_gen:inst19\|clock_10Hz " "Info: Detected ripple clock \"acc_clk_gen:inst19\|clock_10Hz\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 13 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "acc_clk_gen:inst19\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 memory SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a4~porta_address_reg9 register SCOMP:inst8\|AC\[15\] 6.971 ns " "Info: Slack time is 6.971 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source memory \"SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a4~porta_address_reg9\" and destination register \"SCOMP:inst8\|AC\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "51.57 MHz 19.392 ns " "Info: Fmax is 51.57 MHz (period= 19.392 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "16.438 ns + Largest memory register " "Info: + Largest memory to register requirement is 16.438 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.667 ns + " "Info: + Setup relationship between source and destination is 16.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.975 ns " "Info: + Latch edge is 30.975 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 14.308 ns " "Info: - Launch edge is 14.308 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns 14.308 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with inverted offset of 14.308 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.056 ns + Largest " "Info: + Largest clock skew is -0.056 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.655 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 147 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 147; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns SCOMP:inst8\|AC\[15\] 3 REG LCFF_X46_Y20_N1 9 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X46_Y20_N1; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.711 ns - Longest memory " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source memory is 2.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 147 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 147; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.661 ns) 2.711 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a4~porta_address_reg9 3 MEM M4K_X52_Y20 4 " "Info: 3: + IC(0.959 ns) + CELL(0.661 ns) = 2.711 ns; Loc. = M4K_X52_Y20; Fanout = 4; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_8ht3.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/altsyncram_8ht3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.38 % ) " "Info: Total cell delay = 0.661 ns ( 24.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.050 ns ( 75.62 % ) " "Info: Total interconnect delay = 2.050 ns ( 75.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.959ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.959ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_8ht3.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/altsyncram_8ht3.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.959ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.467 ns - Longest memory register " "Info: - Longest memory to register delay is 9.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a4~porta_address_reg9 1 MEM M4K_X52_Y20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y20; Fanout = 4; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_8ht3.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/altsyncram_8ht3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|q_a\[7\] 2 MEM M4K_X52_Y20 5 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y20; Fanout = 5; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_8ht3.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/altsyncram_8ht3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.271 ns) 4.460 ns SCOMP:inst8\|Add1~17 3 COMB LCCOMB_X46_Y18_N0 2 " "Info: 3: + IC(1.196 ns) + CELL(0.271 ns) = 4.460 ns; Loc. = LCCOMB_X46_Y18_N0; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[7] SCOMP:inst8|Add1~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.504 ns) 5.947 ns SCOMP:inst8\|Add1~48 4 COMB LCCOMB_X48_Y19_N14 2 " "Info: 4: + IC(0.983 ns) + CELL(0.504 ns) = 5.947 ns; Loc. = LCCOMB_X48_Y19_N14; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SCOMP:inst8|Add1~17 SCOMP:inst8|Add1~48 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.018 ns SCOMP:inst8\|Add1~50 5 COMB LCCOMB_X48_Y19_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 6.018 ns; Loc. = LCCOMB_X48_Y19_N16; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~48 SCOMP:inst8|Add1~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.089 ns SCOMP:inst8\|Add1~52 6 COMB LCCOMB_X48_Y19_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 6.089 ns; Loc. = LCCOMB_X48_Y19_N18; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~50 SCOMP:inst8|Add1~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.160 ns SCOMP:inst8\|Add1~54 7 COMB LCCOMB_X48_Y19_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 6.160 ns; Loc. = LCCOMB_X48_Y19_N20; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~52 SCOMP:inst8|Add1~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.231 ns SCOMP:inst8\|Add1~56 8 COMB LCCOMB_X48_Y19_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.231 ns; Loc. = LCCOMB_X48_Y19_N22; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~54 SCOMP:inst8|Add1~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.302 ns SCOMP:inst8\|Add1~58 9 COMB LCCOMB_X48_Y19_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.302 ns; Loc. = LCCOMB_X48_Y19_N24; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~56 SCOMP:inst8|Add1~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.373 ns SCOMP:inst8\|Add1~60 10 COMB LCCOMB_X48_Y19_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.373 ns; Loc. = LCCOMB_X48_Y19_N26; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~58 SCOMP:inst8|Add1~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.444 ns SCOMP:inst8\|Add1~62 11 COMB LCCOMB_X48_Y19_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.444 ns; Loc. = LCCOMB_X48_Y19_N28; Fanout = 1; COMB Node = 'SCOMP:inst8\|Add1~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~60 SCOMP:inst8|Add1~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.854 ns SCOMP:inst8\|Add1~63 12 COMB LCCOMB_X48_Y19_N30 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 6.854 ns; Loc. = LCCOMB_X48_Y19_N30; Fanout = 1; COMB Node = 'SCOMP:inst8\|Add1~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SCOMP:inst8|Add1~62 SCOMP:inst8|Add1~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.150 ns) 8.030 ns SCOMP:inst8\|Selector11~3 13 COMB LCCOMB_X46_Y20_N28 1 " "Info: 13: + IC(1.026 ns) + CELL(0.150 ns) = 8.030 ns; Loc. = LCCOMB_X46_Y20_N28; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector11~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { SCOMP:inst8|Add1~63 SCOMP:inst8|Selector11~3 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.420 ns) 8.708 ns SCOMP:inst8\|Selector11~6 14 COMB LCCOMB_X46_Y20_N2 1 " "Info: 14: + IC(0.258 ns) + CELL(0.420 ns) = 8.708 ns; Loc. = LCCOMB_X46_Y20_N2; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector11~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { SCOMP:inst8|Selector11~3 SCOMP:inst8|Selector11~6 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 9.383 ns SCOMP:inst8\|Selector11~8 15 COMB LCCOMB_X46_Y20_N0 1 " "Info: 15: + IC(0.255 ns) + CELL(0.420 ns) = 9.383 ns; Loc. = LCCOMB_X46_Y20_N0; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector11~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { SCOMP:inst8|Selector11~6 SCOMP:inst8|Selector11~8 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.467 ns SCOMP:inst8\|AC\[15\] 16 REG LCFF_X46_Y20_N1 9 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 9.467 ns; Loc. = LCFF_X46_Y20_N1; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector11~8 SCOMP:inst8|AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.749 ns ( 60.73 % ) " "Info: Total cell delay = 5.749 ns ( 60.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.718 ns ( 39.27 % ) " "Info: Total interconnect delay = 3.718 ns ( 39.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.467 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[7] SCOMP:inst8|Add1~17 SCOMP:inst8|Add1~48 SCOMP:inst8|Add1~50 SCOMP:inst8|Add1~52 SCOMP:inst8|Add1~54 SCOMP:inst8|Add1~56 SCOMP:inst8|Add1~58 SCOMP:inst8|Add1~60 SCOMP:inst8|Add1~62 SCOMP:inst8|Add1~63 SCOMP:inst8|Selector11~3 SCOMP:inst8|Selector11~6 SCOMP:inst8|Selector11~8 SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.467 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[7] {} SCOMP:inst8|Add1~17 {} SCOMP:inst8|Add1~48 {} SCOMP:inst8|Add1~50 {} SCOMP:inst8|Add1~52 {} SCOMP:inst8|Add1~54 {} SCOMP:inst8|Add1~56 {} SCOMP:inst8|Add1~58 {} SCOMP:inst8|Add1~60 {} SCOMP:inst8|Add1~62 {} SCOMP:inst8|Add1~63 {} SCOMP:inst8|Selector11~3 {} SCOMP:inst8|Selector11~6 {} SCOMP:inst8|Selector11~8 {} SCOMP:inst8|AC[15] {} } { 0.000ns 0.000ns 1.196ns 0.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.026ns 0.258ns 0.255ns 0.000ns } { 0.000ns 2.993ns 0.271ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.420ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.959ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.467 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[7] SCOMP:inst8|Add1~17 SCOMP:inst8|Add1~48 SCOMP:inst8|Add1~50 SCOMP:inst8|Add1~52 SCOMP:inst8|Add1~54 SCOMP:inst8|Add1~56 SCOMP:inst8|Add1~58 SCOMP:inst8|Add1~60 SCOMP:inst8|Add1~62 SCOMP:inst8|Add1~63 SCOMP:inst8|Selector11~3 SCOMP:inst8|Selector11~6 SCOMP:inst8|Selector11~8 SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.467 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_address_reg9 {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[7] {} SCOMP:inst8|Add1~17 {} SCOMP:inst8|Add1~48 {} SCOMP:inst8|Add1~50 {} SCOMP:inst8|Add1~52 {} SCOMP:inst8|Add1~54 {} SCOMP:inst8|Add1~56 {} SCOMP:inst8|Add1~58 {} SCOMP:inst8|Add1~60 {} SCOMP:inst8|Add1~62 {} SCOMP:inst8|Add1~63 {} SCOMP:inst8|Selector11~3 {} SCOMP:inst8|Selector11~6 {} SCOMP:inst8|Selector11~8 {} SCOMP:inst8|AC[15] {} } { 0.000ns 0.000ns 1.196ns 0.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.026ns 0.258ns 0.255ns 0.000ns } { 0.000ns 2.993ns 0.271ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.420ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register acc_clk_gen:inst19\|count_10hz\[6\] register acc_clk_gen:inst19\|count_10hz\[0\] 15.172 ns " "Info: Slack time is 15.172 ns for clock \"CLOCK_50\" between source register \"acc_clk_gen:inst19\|count_10hz\[6\]\" and destination register \"acc_clk_gen:inst19\|count_10hz\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "207.13 MHz 4.828 ns " "Info: Fmax is 207.13 MHz (period= 4.828 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.786 ns + Largest register register " "Info: + Largest register to register requirement is 19.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.660 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns acc_clk_gen:inst19\|count_10hz\[0\] 3 REG LCFF_X22_Y11_N11 2 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X22_Y11_N11; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|count_10hz\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.660 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns acc_clk_gen:inst19\|count_10hz\[6\] 3 REG LCFF_X22_Y11_N23 3 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X22_Y11_N23; Fanout = 3; REG Node = 'acc_clk_gen:inst19\|count_10hz\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[6] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[6] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[6] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[6] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.614 ns - Longest register register " "Info: - Longest register to register delay is 4.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acc_clk_gen:inst19\|count_10hz\[6\] 1 REG LCFF_X22_Y11_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N23; Fanout = 3; REG Node = 'acc_clk_gen:inst19\|count_10hz\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { acc_clk_gen:inst19|count_10hz[6] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.438 ns) 1.453 ns acc_clk_gen:inst19\|LessThan0~4 2 COMB LCCOMB_X21_Y10_N18 1 " "Info: 2: + IC(1.015 ns) + CELL(0.438 ns) = 1.453 ns; Loc. = LCCOMB_X21_Y10_N18; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|LessThan0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { acc_clk_gen:inst19|count_10hz[6] acc_clk_gen:inst19|LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 2.125 ns acc_clk_gen:inst19\|LessThan0~5 3 COMB LCCOMB_X21_Y10_N22 1 " "Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 2.125 ns; Loc. = LCCOMB_X21_Y10_N22; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|LessThan0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { acc_clk_gen:inst19|LessThan0~4 acc_clk_gen:inst19|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.389 ns) 2.766 ns acc_clk_gen:inst19\|LessThan0~6 4 COMB LCCOMB_X21_Y10_N24 2 " "Info: 4: + IC(0.252 ns) + CELL(0.389 ns) = 2.766 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 2; COMB Node = 'acc_clk_gen:inst19\|LessThan0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 3.473 ns acc_clk_gen:inst19\|LessThan0~9 5 COMB LCCOMB_X21_Y10_N0 23 " "Info: 5: + IC(0.269 ns) + CELL(0.438 ns) = 3.473 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 23; COMB Node = 'acc_clk_gen:inst19\|LessThan0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.510 ns) 4.614 ns acc_clk_gen:inst19\|count_10hz\[0\] 6 REG LCFF_X22_Y11_N11 2 " "Info: 6: + IC(0.631 ns) + CELL(0.510 ns) = 4.614 ns; Loc. = LCFF_X22_Y11_N11; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|count_10hz\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { acc_clk_gen:inst19|LessThan0~9 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.195 ns ( 47.57 % ) " "Info: Total cell delay = 2.195 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 52.43 % ) " "Info: Total interconnect delay = 2.419 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { acc_clk_gen:inst19|count_10hz[6] acc_clk_gen:inst19|LessThan0~4 acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~9 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.614 ns" { acc_clk_gen:inst19|count_10hz[6] {} acc_clk_gen:inst19|LessThan0~4 {} acc_clk_gen:inst19|LessThan0~5 {} acc_clk_gen:inst19|LessThan0~6 {} acc_clk_gen:inst19|LessThan0~9 {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 1.015ns 0.252ns 0.252ns 0.269ns 0.631ns } { 0.000ns 0.438ns 0.420ns 0.389ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[6] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { acc_clk_gen:inst19|count_10hz[6] acc_clk_gen:inst19|LessThan0~4 acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~9 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.614 ns" { acc_clk_gen:inst19|count_10hz[6] {} acc_clk_gen:inst19|LessThan0~4 {} acc_clk_gen:inst19|LessThan0~5 {} acc_clk_gen:inst19|LessThan0~6 {} acc_clk_gen:inst19|LessThan0~9 {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 1.015ns 0.252ns 0.252ns 0.269ns 0.631ns } { 0.000ns 0.438ns 0.420ns 0.389ns 0.438ns 0.510ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register SCOMP:inst8\|PC_STACK\[5\] register SCOMP:inst8\|PC\[5\] 518 ps " "Info: Minimum slack time is 518 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"SCOMP:inst8\|PC_STACK\[5\]\" and destination register \"SCOMP:inst8\|PC\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.534 ns + Shortest register register " "Info: + Shortest register to register delay is 0.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst8\|PC_STACK\[5\] 1 REG LCFF_X43_Y19_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y19_N1; Fanout = 1; REG Node = 'SCOMP:inst8\|PC_STACK\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst8|PC_STACK[5] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.150 ns) 0.450 ns SCOMP:inst8\|Selector5~1 2 COMB LCCOMB_X43_Y19_N24 1 " "Info: 2: + IC(0.300 ns) + CELL(0.150 ns) = 0.450 ns; Loc. = LCCOMB_X43_Y19_N24; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector5~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { SCOMP:inst8|PC_STACK[5] SCOMP:inst8|Selector5~1 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.534 ns SCOMP:inst8\|PC\[5\] 3 REG LCFF_X43_Y19_N25 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.534 ns; Loc. = LCFF_X43_Y19_N25; Fanout = 4; REG Node = 'SCOMP:inst8\|PC\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector5~1 SCOMP:inst8|PC[5] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.82 % ) " "Info: Total cell delay = 0.234 ns ( 43.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 56.18 % ) " "Info: Total interconnect delay = 0.300 ns ( 56.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { SCOMP:inst8|PC_STACK[5] SCOMP:inst8|Selector5~1 SCOMP:inst8|PC[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { SCOMP:inst8|PC_STACK[5] {} SCOMP:inst8|Selector5~1 {} SCOMP:inst8|PC[5] {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -2.358 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.657 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 147 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 147; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns SCOMP:inst8\|PC\[5\] 3 REG LCFF_X43_Y19_N25 4 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X43_Y19_N25; Fanout = 4; REG Node = 'SCOMP:inst8\|PC\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[5] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[5] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.657 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 147 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 147; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns SCOMP:inst8\|PC_STACK\[5\] 3 REG LCFF_X43_Y19_N1 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X43_Y19_N1; Fanout = 1; REG Node = 'SCOMP:inst8\|PC_STACK\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[5] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[5] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[5] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[5] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[5] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[5] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { SCOMP:inst8|PC_STACK[5] SCOMP:inst8|Selector5~1 SCOMP:inst8|PC[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { SCOMP:inst8|PC_STACK[5] {} SCOMP:inst8|Selector5~1 {} SCOMP:inst8|PC[5] {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[5] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[5] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register acc_clk_gen:inst19\|clock_10hz_int register acc_clk_gen:inst19\|clock_10Hz 164 ps " "Info: Minimum slack time is 164 ps for clock \"CLOCK_50\" between source register \"acc_clk_gen:inst19\|clock_10hz_int\" and destination register \"acc_clk_gen:inst19\|clock_10Hz\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.535 ns + Shortest register register " "Info: + Shortest register to register delay is 0.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acc_clk_gen:inst19\|clock_10hz_int 1 REG LCFF_X21_Y10_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N13; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|clock_10hz_int'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.149 ns) 0.451 ns acc_clk_gen:inst19\|clock_10Hz~feeder 2 COMB LCCOMB_X21_Y10_N6 1 " "Info: 2: + IC(0.302 ns) + CELL(0.149 ns) = 0.451 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|clock_10Hz~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.451 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.535 ns acc_clk_gen:inst19\|clock_10Hz 3 REG LCFF_X21_Y10_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.535 ns; Loc. = LCFF_X21_Y10_N7; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.55 % ) " "Info: Total cell delay = 0.233 ns ( 43.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.302 ns ( 56.45 % ) " "Info: Total interconnect delay = 0.302 ns ( 56.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.535 ns" { acc_clk_gen:inst19|clock_10hz_int {} acc_clk_gen:inst19|clock_10Hz~feeder {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.302ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.371 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.371 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.355 ns + Smallest " "Info: + Smallest clock skew is 0.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.004 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 3.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.537 ns) 3.004 ns acc_clk_gen:inst19\|clock_10Hz 2 REG LCFF_X21_Y10_N7 1 " "Info: 2: + IC(1.468 ns) + CELL(0.537 ns) = 3.004 ns; Loc. = LCFF_X21_Y10_N7; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.005 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 51.13 % ) " "Info: Total cell delay = 1.536 ns ( 51.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.468 ns ( 48.87 % ) " "Info: Total interconnect delay = 1.468 ns ( 48.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.468ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.649 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.649 ns acc_clk_gen:inst19\|clock_10hz_int 3 REG LCFF_X21_Y10_N13 2 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X21_Y10_N13; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|clock_10hz_int'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.98 % ) " "Info: Total cell delay = 1.536 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.113 ns ( 42.02 % ) " "Info: Total interconnect delay = 1.113 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.468ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.468ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.535 ns" { acc_clk_gen:inst19|clock_10hz_int {} acc_clk_gen:inst19|clock_10Hz~feeder {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.302ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.468ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SCOMP:inst8\|AC\[8\] IO_DATA\[8\] CLOCK_50 7.944 ns register " "Info: tsu for register \"SCOMP:inst8\|AC\[8\]\" (data pin = \"IO_DATA\[8\]\", clock pin = \"CLOCK_50\") is 7.944 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.280 ns + Longest pin register " "Info: + Longest pin to register delay is 8.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_DATA\[8\] 1 PIN PIN_M24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M24; Fanout = 1; PIN Node = 'IO_DATA\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[8] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } { 1104 456 552 1120 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns IO_DATA~7 2 COMB IOC_X65_Y20_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y20_N0; Fanout = 1; COMB Node = 'IO_DATA~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { IO_DATA[8] IO_DATA~7 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } { 1104 456 552 1120 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.726 ns) + CELL(0.275 ns) 6.853 ns SCOMP:inst8\|Selector18~4 3 COMB LCCOMB_X48_Y18_N8 1 " "Info: 3: + IC(5.726 ns) + CELL(0.275 ns) = 6.853 ns; Loc. = LCCOMB_X48_Y18_N8; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector18~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.001 ns" { IO_DATA~7 SCOMP:inst8|Selector18~4 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 7.522 ns SCOMP:inst8\|Selector18~5 4 COMB LCCOMB_X48_Y18_N26 1 " "Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 7.522 ns; Loc. = LCCOMB_X48_Y18_N26; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector18~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { SCOMP:inst8|Selector18~4 SCOMP:inst8|Selector18~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.245 ns) 8.196 ns SCOMP:inst8\|Selector18~6 5 COMB LCCOMB_X48_Y18_N24 1 " "Info: 5: + IC(0.429 ns) + CELL(0.245 ns) = 8.196 ns; Loc. = LCCOMB_X48_Y18_N24; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector18~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { SCOMP:inst8|Selector18~5 SCOMP:inst8|Selector18~6 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.280 ns SCOMP:inst8\|AC\[8\] 6 REG LCFF_X48_Y18_N25 10 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 8.280 ns; Loc. = LCFF_X48_Y18_N25; Fanout = 10; REG Node = 'SCOMP:inst8\|AC\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector18~6 SCOMP:inst8|AC[8] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 22.66 % ) " "Info: Total cell delay = 1.876 ns ( 22.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.404 ns ( 77.34 % ) " "Info: Total interconnect delay = 6.404 ns ( 77.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { IO_DATA[8] IO_DATA~7 SCOMP:inst8|Selector18~4 SCOMP:inst8|Selector18~5 SCOMP:inst8|Selector18~6 SCOMP:inst8|AC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { IO_DATA[8] {} IO_DATA~7 {} SCOMP:inst8|Selector18~4 {} SCOMP:inst8|Selector18~5 {} SCOMP:inst8|Selector18~6 {} SCOMP:inst8|AC[8] {} } { 0.000ns 0.000ns 5.726ns 0.249ns 0.429ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.420ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.658 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 147 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 147; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.658 ns SCOMP:inst8\|AC\[8\] 3 REG LCFF_X48_Y18_N25 10 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X48_Y18_N25; Fanout = 10; REG Node = 'SCOMP:inst8\|AC\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[8] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.121 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[8] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { IO_DATA[8] IO_DATA~7 SCOMP:inst8|Selector18~4 SCOMP:inst8|Selector18~5 SCOMP:inst8|Selector18~6 SCOMP:inst8|AC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { IO_DATA[8] {} IO_DATA~7 {} SCOMP:inst8|Selector18~4 {} SCOMP:inst8|Selector18~5 {} SCOMP:inst8|Selector18~6 {} SCOMP:inst8|AC[8] {} } { 0.000ns 0.000ns 5.726ns 0.249ns 0.429ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.420ns 0.245ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[8] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 IO_DATA\[0\] TIMER:inst7\|COUNT\[0\] 12.413 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"IO_DATA\[0\]\" through register \"TIMER:inst7\|COUNT\[0\]\" is 12.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.772 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.787 ns) 3.254 ns acc_clk_gen:inst19\|clock_10Hz 2 REG LCFF_X21_Y10_N7 1 " "Info: 2: + IC(1.468 ns) + CELL(0.787 ns) = 3.254 ns; Loc. = LCFF_X21_Y10_N7; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.948 ns) + CELL(0.000 ns) 5.202 ns acc_clk_gen:inst19\|clock_10Hz~clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(1.948 ns) + CELL(0.000 ns) = 5.202 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'acc_clk_gen:inst19\|clock_10Hz~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { acc_clk_gen:inst19|clock_10Hz acc_clk_gen:inst19|clock_10Hz~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.772 ns TIMER:inst7\|COUNT\[0\] 4 REG LCFF_X54_Y18_N31 4 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.772 ns; Loc. = LCFF_X54_Y18_N31; Fanout = 4; REG Node = 'TIMER:inst7\|COUNT\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { acc_clk_gen:inst19|clock_10Hz~clkctrl TIMER:inst7|COUNT[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.30 % ) " "Info: Total cell delay = 2.323 ns ( 34.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.449 ns ( 65.70 % ) " "Info: Total interconnect delay = 4.449 ns ( 65.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.772 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz acc_clk_gen:inst19|clock_10Hz~clkctrl TIMER:inst7|COUNT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.772 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} acc_clk_gen:inst19|clock_10Hz~clkctrl {} TIMER:inst7|COUNT[0] {} } { 0.000ns 0.000ns 1.468ns 1.948ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "timer.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/timer.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.391 ns + Longest register pin " "Info: + Longest register to pin delay is 5.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst7\|COUNT\[0\] 1 REG LCFF_X54_Y18_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y18_N31; Fanout = 4; REG Node = 'TIMER:inst7\|COUNT\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TIMER:inst7|COUNT[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.413 ns) 1.396 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[0\]~44 2 COMB LCCOMB_X56_Y18_N8 1 " "Info: 2: + IC(0.983 ns) + CELL(0.413 ns) = 1.396 ns; Loc. = LCCOMB_X56_Y18_N8; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[0\]~44'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { TIMER:inst7|COUNT[0] TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~44 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(2.652 ns) 5.391 ns IO_DATA\[0\] 3 PIN PIN_K25 0 " "Info: 3: + IC(1.343 ns) + CELL(2.652 ns) = 5.391 ns; Loc. = PIN_K25; Fanout = 0; PIN Node = 'IO_DATA\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~44 IO_DATA[0] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } { 1104 456 552 1120 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.065 ns ( 56.85 % ) " "Info: Total cell delay = 3.065 ns ( 56.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.326 ns ( 43.15 % ) " "Info: Total interconnect delay = 2.326 ns ( 43.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.391 ns" { TIMER:inst7|COUNT[0] TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~44 IO_DATA[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.391 ns" { TIMER:inst7|COUNT[0] {} TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~44 {} IO_DATA[0] {} } { 0.000ns 0.983ns 1.343ns } { 0.000ns 0.413ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.772 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz acc_clk_gen:inst19|clock_10Hz~clkctrl TIMER:inst7|COUNT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.772 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} acc_clk_gen:inst19|clock_10Hz~clkctrl {} TIMER:inst7|COUNT[0] {} } { 0.000ns 0.000ns 1.468ns 1.948ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.391 ns" { TIMER:inst7|COUNT[0] TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~44 IO_DATA[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.391 ns" { TIMER:inst7|COUNT[0] {} TIMER:inst7|lpm_bustri:IO_BUS|dout[0]~44 {} IO_DATA[0] {} } { 0.000ns 0.983ns 1.343ns } { 0.000ns 0.413ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[14\] IO_DATA\[14\] 12.919 ns Longest " "Info: Longest tpd from source pin \"SW\[14\]\" to destination pin \"IO_DATA\[14\]\" is 12.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'SW\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 736 8 176 752 "SW\[15..0\]" "" } { 624 192 280 640 "SW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.021 ns) + CELL(0.242 ns) 7.105 ns DIG_IN:inst5\|lpm_bustri:IO_BUS\|dout\[14\]~1 2 COMB LCCOMB_X45_Y18_N16 1 " "Info: 2: + IC(6.021 ns) + CELL(0.242 ns) = 7.105 ns; Loc. = LCCOMB_X45_Y18_N16; Fanout = 1; COMB Node = 'DIG_IN:inst5\|lpm_bustri:IO_BUS\|dout\[14\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.263 ns" { SW[14] DIG_IN:inst5|lpm_bustri:IO_BUS|dout[14]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.393 ns) 8.929 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~16 3 COMB LCCOMB_X53_Y18_N26 1 " "Info: 3: + IC(1.431 ns) + CELL(0.393 ns) = 8.929 ns; Loc. = LCCOMB_X53_Y18_N26; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { DIG_IN:inst5|lpm_bustri:IO_BUS|dout[14]~1 TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(2.612 ns) 12.919 ns IO_DATA\[14\] 4 PIN PIN_R20 0 " "Info: 4: + IC(1.378 ns) + CELL(2.612 ns) = 12.919 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'IO_DATA\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.990 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~16 IO_DATA[14] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } { 1104 456 552 1120 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.089 ns ( 31.65 % ) " "Info: Total cell delay = 4.089 ns ( 31.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.830 ns ( 68.35 % ) " "Info: Total interconnect delay = 8.830 ns ( 68.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.919 ns" { SW[14] DIG_IN:inst5|lpm_bustri:IO_BUS|dout[14]~1 TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~16 IO_DATA[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.919 ns" { SW[14] {} SW[14]~combout {} DIG_IN:inst5|lpm_bustri:IO_BUS|dout[14]~1 {} TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~16 {} IO_DATA[14] {} } { 0.000ns 0.000ns 6.021ns 1.431ns 1.378ns } { 0.000ns 0.842ns 0.242ns 0.393ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SCOMP:inst8\|AC\[12\] IO_DATA\[12\] CLOCK_50 -6.641 ns register " "Info: th for register \"SCOMP:inst8\|AC\[12\]\" (data pin = \"IO_DATA\[12\]\", clock pin = \"CLOCK_50\") is -6.641 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.657 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 147 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 147; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns SCOMP:inst8\|AC\[12\] 3 REG LCFF_X46_Y19_N3 9 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X46_Y19_N3; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[12] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[12] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.206 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_DATA\[12\] 1 PIN PIN_R25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R25; Fanout = 1; PIN Node = 'IO_DATA\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[12] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } { 1104 456 552 1120 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns IO_DATA~3 2 COMB IOC_X65_Y17_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y17_N0; Fanout = 1; COMB Node = 'IO_DATA~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { IO_DATA[12] IO_DATA~3 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/scomplab71/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } { 1104 456 552 1120 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.213 ns) + CELL(0.150 ns) 6.215 ns SCOMP:inst8\|Selector14~2 3 COMB LCCOMB_X46_Y19_N20 1 " "Info: 3: + IC(5.213 ns) + CELL(0.150 ns) = 6.215 ns; Loc. = LCCOMB_X46_Y19_N20; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector14~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.363 ns" { IO_DATA~3 SCOMP:inst8|Selector14~2 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.245 ns) 6.726 ns SCOMP:inst8\|Selector14~5 4 COMB LCCOMB_X46_Y19_N10 1 " "Info: 4: + IC(0.266 ns) + CELL(0.245 ns) = 6.726 ns; Loc. = LCCOMB_X46_Y19_N10; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector14~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { SCOMP:inst8|Selector14~2 SCOMP:inst8|Selector14~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 7.122 ns SCOMP:inst8\|Selector14~6 5 COMB LCCOMB_X46_Y19_N2 1 " "Info: 5: + IC(0.247 ns) + CELL(0.149 ns) = 7.122 ns; Loc. = LCCOMB_X46_Y19_N2; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector14~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { SCOMP:inst8|Selector14~5 SCOMP:inst8|Selector14~6 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.206 ns SCOMP:inst8\|AC\[12\] 6 REG LCFF_X46_Y19_N3 9 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 7.206 ns; Loc. = LCFF_X46_Y19_N3; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector14~6 SCOMP:inst8|AC[12] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 20.54 % ) " "Info: Total cell delay = 1.480 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.726 ns ( 79.46 % ) " "Info: Total interconnect delay = 5.726 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { IO_DATA[12] IO_DATA~3 SCOMP:inst8|Selector14~2 SCOMP:inst8|Selector14~5 SCOMP:inst8|Selector14~6 SCOMP:inst8|AC[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { IO_DATA[12] {} IO_DATA~3 {} SCOMP:inst8|Selector14~2 {} SCOMP:inst8|Selector14~5 {} SCOMP:inst8|Selector14~6 {} SCOMP:inst8|AC[12] {} } { 0.000ns 0.000ns 5.213ns 0.266ns 0.247ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.245ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[12] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { IO_DATA[12] IO_DATA~3 SCOMP:inst8|Selector14~2 SCOMP:inst8|Selector14~5 SCOMP:inst8|Selector14~6 SCOMP:inst8|AC[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { IO_DATA[12] {} IO_DATA~3 {} SCOMP:inst8|Selector14~2 {} SCOMP:inst8|Selector14~5 {} SCOMP:inst8|Selector14~6 {} SCOMP:inst8|AC[12] {} } { 0.000ns 0.000ns 5.213ns 0.266ns 0.247ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.245ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 11 14:14:51 2018 " "Info: Processing ended: Sun Mar 11 14:14:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
