// Seed: 1654744799
module module_0 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    input wor id_5,
    input tri id_6,
    input wire id_7,
    input tri1 id_8,
    input wor id_9,
    output tri0 id_10,
    input supply1 id_11,
    input tri id_12,
    output tri id_13,
    output supply1 id_14,
    input supply0 id_15
);
  `define pp_17 0
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    output tri1 id_2,
    input logic id_3,
    output tri0 id_4,
    output tri id_5,
    output tri id_6,
    input supply1 id_7,
    output supply0 id_8,
    input supply1 id_9
);
  logic id_11, id_12, id_13, id_14;
  final id_0 <= id_14;
  assign id_12 = {id_12, id_13, id_3};
  module_0 modCall_1 (
      id_7,
      id_4,
      id_7,
      id_4,
      id_9,
      id_9,
      id_7,
      id_9,
      id_9,
      id_9,
      id_5,
      id_9,
      id_9,
      id_1,
      id_2,
      id_9
  );
  assign id_12 = id_14;
  tri0 id_15 = 1, id_16, id_17;
  wire id_18;
endmodule
