{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652855254295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652855254297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 08:27:33 2022 " "Processing started: Wed May 18 08:27:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652855254297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652855254297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Test_one -c Test_one --generate_functional_sim_netlist " "Command: quartus_map Test_one -c Test_one --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652855254298 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652855254540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum1-sum1_ar " "Found design unit 1: sum1-sum1_ar" {  } { { "sum1.vhd" "" { Text "/home/quartus/FPGA/Projekt/div/VHDL/sum1.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652855255487 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum1 " "Found entity 1: sum1" {  } { { "sum1.vhd" "" { Text "/home/quartus/FPGA/Projekt/div/VHDL/sum1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652855255487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652855255487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Test_one.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Test_one.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test_one " "Found entity 1: Test_one" {  } { { "Test_one.bdf" "" { Schematic "/home/quartus/FPGA/Projekt/div/VHDL/Test_one.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652855255489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652855255489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PU-PU_ar " "Found design unit 1: PU-PU_ar" {  } { { "PU.vhd" "" { Text "/home/quartus/FPGA/Projekt/div/VHDL/PU.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652855255490 ""} { "Info" "ISGN_ENTITY_NAME" "1 PU " "Found entity 1: PU" {  } { { "PU.vhd" "" { Text "/home/quartus/FPGA/Projekt/div/VHDL/PU.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652855255490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652855255490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div8-div8_ar " "Found design unit 1: div8-div8_ar" {  } { { "div8.vhd" "" { Text "/home/quartus/FPGA/Projekt/div/VHDL/div8.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652855255493 ""} { "Info" "ISGN_ENTITY_NAME" "1 div8 " "Found entity 1: div8" {  } { { "div8.vhd" "" { Text "/home/quartus/FPGA/Projekt/div/VHDL/div8.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652855255493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652855255493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PUend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PUend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PUend-PUend_ar " "Found design unit 1: PUend-PUend_ar" {  } { { "PUend.vhd" "" { Text "/home/quartus/FPGA/Projekt/div/VHDL/PUend.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652855255495 ""} { "Info" "ISGN_ENTITY_NAME" "1 PUend " "Found entity 1: PUend" {  } { { "PUend.vhd" "" { Text "/home/quartus/FPGA/Projekt/div/VHDL/PUend.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652855255495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652855255495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test_one " "Elaborating entity \"Test_one\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652855255588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div8 div8:inst " "Elaborating entity \"div8\" for hierarchy \"div8:inst\"" {  } { { "Test_one.bdf" "inst" { Schematic "/home/quartus/FPGA/Projekt/div/VHDL/Test_one.bdf" { { 216 616 816 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652855255595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PU div8:inst\|PU:b0PU0 " "Elaborating entity \"PU\" for hierarchy \"div8:inst\|PU:b0PU0\"" {  } { { "div8.vhd" "b0PU0" { Text "/home/quartus/FPGA/Projekt/div/VHDL/div8.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652855255640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1 div8:inst\|PU:b0PU0\|sum1:u1 " "Elaborating entity \"sum1\" for hierarchy \"div8:inst\|PU:b0PU0\|sum1:u1\"" {  } { { "PU.vhd" "u1" { Text "/home/quartus/FPGA/Projekt/div/VHDL/PU.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652855255644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PUend div8:inst\|PUend:b0PU7 " "Elaborating entity \"PUend\" for hierarchy \"div8:inst\|PUend:b0PU7\"" {  } { { "div8.vhd" "b0PU7" { Text "/home/quartus/FPGA/Projekt/div/VHDL/div8.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652855255657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "933 " "Peak virtual memory: 933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652855256020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 08:27:36 2022 " "Processing ended: Wed May 18 08:27:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652855256020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652855256020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652855256020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652855256020 ""}
