#-----------------------------------------------------------
# Webtalk v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Sep 28 13:02:35 2021
# Process ID: 1200213
# Current directory: /home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/03-fpga-projects/00_hello_world/00_hello_world.sim/sim_1/behav/xsim
# Command line: wbtcv -mode batch -source /home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/03-fpga-projects/00_hello_world/00_hello_world.sim/sim_1/behav/xsim/xsim.dir/AND_Gate_Testbench_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/03-fpga-projects/00_hello_world/00_hello_world.sim/sim_1/behav/xsim/webtalk.log
# Journal file: /home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/03-fpga-projects/00_hello_world/00_hello_world.sim/sim_1/behav/xsim/webtalk.jou
#-----------------------------------------------------------
source /home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/03-fpga-projects/00_hello_world/00_hello_world.sim/sim_1/behav/xsim/xsim.dir/AND_Gate_Testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/03-fpga-projects/00_hello_world/00_hello_world.sim/sim_1/behav/xsim/xsim.dir/AND_Gate_Testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 28 13:02:37 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 28 13:02:37 2021...
