// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Thu Apr 11 17:11:28 2019
// Host        : catabit-UX430UAR running 64-bit Ubuntu 16.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top design_1_xbar_0 -prefix
//               design_1_xbar_0_ design_1_xbar_0_sim_netlist.v
// Design      : design_1_xbar_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_1_xbar_0_axi_crossbar_v2_1_16_addr_arbiter
   (aa_wm_awgrant_enc,
    reset,
    \gen_arbiter.last_rr_hot_reg[1]_0 ,
    aa_sa_awvalid,
    \storage_data1_reg[0] ,
    Q,
    \gen_arbiter.grant_hot_reg[0]_0 ,
    \storage_data1_reg[0]_0 ,
    push,
    \gen_rep[0].fifoaddr_reg[0] ,
    \gen_axi.s_axi_awready_i_reg ,
    \m_ready_d_reg[1] ,
    ss_aa_awready,
    D,
    E,
    sel_4,
    \gen_arbiter.qual_reg_reg[1]_0 ,
    sel_4_0,
    m_axi_awvalid,
    \storage_data1_reg[0]_1 ,
    \storage_data1_reg[0]_2 ,
    sa_wm_awvalid,
    \m_ready_d_reg[1]_0 ,
    \gen_master_slots[1].w_issuing_cnt_reg[8] ,
    \m_axi_awqos[3] ,
    aclk,
    out0,
    m_ready_d,
    m_axi_awready,
    \gen_single_thread.active_target_hot_reg[0] ,
    \m_ready_d_reg[0] ,
    aresetn_d,
    grant_hot0,
    m_valid_i_reg,
    mi_awready,
    \gen_master_slots[1].w_issuing_cnt_reg[8]_0 ,
    \gen_single_thread.accept_cnt_reg[1] ,
    \gen_single_thread.accept_cnt_reg[1]_0 ,
    \gen_single_thread.active_target_enc_reg[0] ,
    s_axi_awvalid,
    m_ready_d_1,
    s_axi_awaddr,
    m_ready_d_2,
    w_issuing_cnt,
    \FSM_onehot_state_reg[0] ,
    s_axi_awqos,
    s_axi_awcache,
    s_axi_awburst,
    s_axi_awprot,
    s_axi_awlock,
    s_axi_awsize,
    s_axi_awlen,
    \m_ready_d_reg[0]_0 );
  output aa_wm_awgrant_enc;
  output reset;
  output \gen_arbiter.last_rr_hot_reg[1]_0 ;
  output aa_sa_awvalid;
  output \storage_data1_reg[0] ;
  output [1:0]Q;
  output \gen_arbiter.grant_hot_reg[0]_0 ;
  output \storage_data1_reg[0]_0 ;
  output push;
  output \gen_rep[0].fifoaddr_reg[0] ;
  output \gen_axi.s_axi_awready_i_reg ;
  output \m_ready_d_reg[1] ;
  output [1:0]ss_aa_awready;
  output [2:0]D;
  output [0:0]E;
  output sel_4;
  output \gen_arbiter.qual_reg_reg[1]_0 ;
  output sel_4_0;
  output [0:0]m_axi_awvalid;
  output \storage_data1_reg[0]_1 ;
  output \storage_data1_reg[0]_2 ;
  output [0:0]sa_wm_awvalid;
  output \m_ready_d_reg[1]_0 ;
  output \gen_master_slots[1].w_issuing_cnt_reg[8] ;
  output [57:0]\m_axi_awqos[3] ;
  input aclk;
  input [2:0]out0;
  input [1:0]m_ready_d;
  input [0:0]m_axi_awready;
  input \gen_single_thread.active_target_hot_reg[0] ;
  input \m_ready_d_reg[0] ;
  input aresetn_d;
  input grant_hot0;
  input m_valid_i_reg;
  input [0:0]mi_awready;
  input \gen_master_slots[1].w_issuing_cnt_reg[8]_0 ;
  input \gen_single_thread.accept_cnt_reg[1] ;
  input \gen_single_thread.accept_cnt_reg[1]_0 ;
  input \gen_single_thread.active_target_enc_reg[0] ;
  input [1:0]s_axi_awvalid;
  input [0:0]m_ready_d_1;
  input [63:0]s_axi_awaddr;
  input [0:0]m_ready_d_2;
  input [4:0]w_issuing_cnt;
  input [1:0]\FSM_onehot_state_reg[0] ;
  input [7:0]s_axi_awqos;
  input [7:0]s_axi_awcache;
  input [3:0]s_axi_awburst;
  input [5:0]s_axi_awprot;
  input [1:0]s_axi_awlock;
  input [5:0]s_axi_awsize;
  input [15:0]s_axi_awlen;
  input [1:0]\m_ready_d_reg[0]_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]Q;
  wire aa_sa_awvalid;
  wire aa_wm_awgrant_enc;
  wire aclk;
  wire aresetn_d;
  wire \gen_arbiter.any_grant_i_1_n_0 ;
  wire \gen_arbiter.any_grant_reg_n_0 ;
  wire \gen_arbiter.grant_hot[0]_i_1_n_0 ;
  wire \gen_arbiter.grant_hot[1]_i_1_n_0 ;
  wire \gen_arbiter.grant_hot_reg[0]_0 ;
  wire \gen_arbiter.grant_hot_reg_n_0_[0] ;
  wire \gen_arbiter.grant_hot_reg_n_0_[1] ;
  wire \gen_arbiter.last_rr_hot[0]_i_1_n_0 ;
  wire \gen_arbiter.last_rr_hot_reg[1]_0 ;
  wire \gen_arbiter.last_rr_hot_reg_n_0_[0] ;
  wire \gen_arbiter.m_grant_enc_i[0]_i_14_n_0 ;
  wire \gen_arbiter.m_grant_enc_i[0]_i_15_n_0 ;
  wire \gen_arbiter.m_grant_enc_i[0]_i_16_n_0 ;
  wire \gen_arbiter.m_grant_enc_i[0]_i_17_n_0 ;
  wire \gen_arbiter.m_grant_enc_i[0]_i_3_n_0 ;
  wire \gen_arbiter.m_grant_enc_i[0]_i_6_n_0 ;
  wire \gen_arbiter.m_grant_enc_i[0]_i_8_n_0 ;
  wire \gen_arbiter.m_grant_enc_i[0]_i_9_n_0 ;
  wire \gen_arbiter.m_valid_i_i_1_n_0 ;
  wire \gen_arbiter.qual_reg_reg[1]_0 ;
  wire \gen_arbiter.s_ready_i[0]_i_1_n_0 ;
  wire \gen_arbiter.s_ready_i[1]_i_1_n_0 ;
  wire \gen_axi.s_axi_awready_i_reg ;
  wire \gen_master_slots[0].w_issuing_cnt[3]_i_3_n_0 ;
  wire \gen_master_slots[0].w_issuing_cnt[3]_i_4_n_0 ;
  wire \gen_master_slots[1].w_issuing_cnt_reg[8] ;
  wire \gen_master_slots[1].w_issuing_cnt_reg[8]_0 ;
  wire \gen_rep[0].fifoaddr_reg[0] ;
  wire \gen_single_thread.accept_cnt_reg[1] ;
  wire \gen_single_thread.accept_cnt_reg[1]_0 ;
  wire \gen_single_thread.active_target_enc_reg[0] ;
  wire \gen_single_thread.active_target_hot_reg[0] ;
  wire grant_hot;
  wire grant_hot0;
  wire [57:0]\m_axi_awqos[3] ;
  wire [0:0]m_axi_awready;
  wire [0:0]m_axi_awvalid;
  wire [62:1]m_mesg_mux;
  wire [1:0]m_ready_d;
  wire [0:0]m_ready_d_1;
  wire [0:0]m_ready_d_2;
  wire \m_ready_d_reg[0] ;
  wire [1:0]\m_ready_d_reg[0]_0 ;
  wire \m_ready_d_reg[1] ;
  wire \m_ready_d_reg[1]_0 ;
  wire [1:0]m_target_hot_mux;
  wire m_valid_i_reg;
  wire [0:0]mi_awready;
  wire [2:0]out0;
  wire p_1_in;
  wire p_2_in;
  wire push;
  wire [1:0]qual_reg;
  wire reset;
  wire [63:0]s_axi_awaddr;
  wire [3:0]s_axi_awburst;
  wire [7:0]s_axi_awcache;
  wire [15:0]s_axi_awlen;
  wire [1:0]s_axi_awlock;
  wire [5:0]s_axi_awprot;
  wire [7:0]s_axi_awqos;
  wire [5:0]s_axi_awsize;
  wire [1:0]s_axi_awvalid;
  wire [0:0]sa_wm_awvalid;
  wire sel_4;
  wire sel_4_0;
  wire [1:0]ss_aa_awready;
  wire \storage_data1_reg[0] ;
  wire \storage_data1_reg[0]_0 ;
  wire \storage_data1_reg[0]_1 ;
  wire \storage_data1_reg[0]_2 ;
  wire [4:0]w_issuing_cnt;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[2]_i_2__1 
       (.I0(aa_sa_awvalid),
        .I1(Q[0]),
        .I2(m_ready_d[0]),
        .O(sa_wm_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h70307000)) 
    \gen_arbiter.any_grant_i_1 
       (.I0(\m_ready_d_reg[0] ),
        .I1(aa_sa_awvalid),
        .I2(aresetn_d),
        .I3(\gen_arbiter.any_grant_reg_n_0 ),
        .I4(grant_hot0),
        .O(\gen_arbiter.any_grant_i_1_n_0 ));
  FDRE \gen_arbiter.any_grant_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_arbiter.any_grant_i_1_n_0 ),
        .Q(\gen_arbiter.any_grant_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0070777000000000)) 
    \gen_arbiter.grant_hot[0]_i_1 
       (.I0(\m_ready_d_reg[0] ),
        .I1(aa_sa_awvalid),
        .I2(\gen_arbiter.grant_hot_reg_n_0_[0] ),
        .I3(grant_hot),
        .I4(\gen_arbiter.grant_hot_reg[0]_0 ),
        .I5(aresetn_d),
        .O(\gen_arbiter.grant_hot[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h555555557F777777)) 
    \gen_arbiter.grant_hot[0]_i_2 
       (.I0(\gen_arbiter.m_grant_enc_i[0]_i_9_n_0 ),
        .I1(\gen_arbiter.last_rr_hot_reg_n_0_[0] ),
        .I2(\gen_arbiter.m_grant_enc_i[0]_i_8_n_0 ),
        .I3(qual_reg[1]),
        .I4(s_axi_awvalid[1]),
        .I5(p_2_in),
        .O(\gen_arbiter.grant_hot_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h7770007000000000)) 
    \gen_arbiter.grant_hot[1]_i_1 
       (.I0(\m_ready_d_reg[0] ),
        .I1(aa_sa_awvalid),
        .I2(\gen_arbiter.grant_hot_reg_n_0_[1] ),
        .I3(grant_hot),
        .I4(\gen_arbiter.last_rr_hot_reg[1]_0 ),
        .I5(aresetn_d),
        .O(\gen_arbiter.grant_hot[1]_i_1_n_0 ));
  FDRE \gen_arbiter.grant_hot_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_arbiter.grant_hot[0]_i_1_n_0 ),
        .Q(\gen_arbiter.grant_hot_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_arbiter.grant_hot_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_arbiter.grant_hot[1]_i_1_n_0 ),
        .Q(\gen_arbiter.grant_hot_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFAAAA00000000)) 
    \gen_arbiter.last_rr_hot[0]_i_1 
       (.I0(p_2_in),
        .I1(s_axi_awvalid[1]),
        .I2(qual_reg[1]),
        .I3(\gen_arbiter.m_grant_enc_i[0]_i_8_n_0 ),
        .I4(\gen_arbiter.last_rr_hot_reg_n_0_[0] ),
        .I5(\gen_arbiter.m_grant_enc_i[0]_i_9_n_0 ),
        .O(\gen_arbiter.last_rr_hot[0]_i_1_n_0 ));
  FDRE \gen_arbiter.last_rr_hot_reg[0] 
       (.C(aclk),
        .CE(grant_hot),
        .D(\gen_arbiter.last_rr_hot[0]_i_1_n_0 ),
        .Q(\gen_arbiter.last_rr_hot_reg_n_0_[0] ),
        .R(reset));
  FDSE \gen_arbiter.last_rr_hot_reg[1] 
       (.C(aclk),
        .CE(grant_hot),
        .D(\gen_arbiter.last_rr_hot_reg[1]_0 ),
        .Q(p_2_in),
        .S(reset));
  LUT6 #(
    .INIT(64'hAAAA200020002000)) 
    \gen_arbiter.m_grant_enc_i[0]_i_1 
       (.I0(\gen_arbiter.m_grant_enc_i[0]_i_3_n_0 ),
        .I1(\gen_master_slots[1].w_issuing_cnt_reg[8]_0 ),
        .I2(\gen_arbiter.last_rr_hot_reg[1]_0 ),
        .I3(\gen_single_thread.accept_cnt_reg[1] ),
        .I4(\gen_arbiter.m_grant_enc_i[0]_i_6_n_0 ),
        .I5(\gen_single_thread.accept_cnt_reg[1]_0 ),
        .O(grant_hot));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_arbiter.m_grant_enc_i[0]_i_10 
       (.I0(w_issuing_cnt[2]),
        .I1(w_issuing_cnt[3]),
        .I2(w_issuing_cnt[1]),
        .I3(w_issuing_cnt[0]),
        .O(\gen_arbiter.qual_reg_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_arbiter.m_grant_enc_i[0]_i_13 
       (.I0(s_axi_awaddr[62]),
        .I1(s_axi_awaddr[63]),
        .O(sel_4));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_arbiter.m_grant_enc_i[0]_i_14 
       (.I0(w_issuing_cnt[4]),
        .I1(s_axi_awaddr[31]),
        .I2(s_axi_awaddr[30]),
        .O(\gen_arbiter.m_grant_enc_i[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gen_arbiter.m_grant_enc_i[0]_i_15 
       (.I0(w_issuing_cnt[0]),
        .I1(w_issuing_cnt[1]),
        .I2(w_issuing_cnt[3]),
        .I3(w_issuing_cnt[2]),
        .I4(s_axi_awaddr[31]),
        .I5(s_axi_awaddr[30]),
        .O(\gen_arbiter.m_grant_enc_i[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \gen_arbiter.m_grant_enc_i[0]_i_16 
       (.I0(p_2_in),
        .I1(s_axi_awvalid[1]),
        .I2(qual_reg[1]),
        .I3(m_ready_d_2),
        .I4(ss_aa_awready[1]),
        .O(\gen_arbiter.m_grant_enc_i[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFF1FFFFFFFFFFFF)) 
    \gen_arbiter.m_grant_enc_i[0]_i_17 
       (.I0(p_2_in),
        .I1(\gen_arbiter.last_rr_hot_reg_n_0_[0] ),
        .I2(ss_aa_awready[0]),
        .I3(m_ready_d_1),
        .I4(s_axi_awvalid[0]),
        .I5(qual_reg[0]),
        .O(\gen_arbiter.m_grant_enc_i[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_arbiter.m_grant_enc_i[0]_i_18 
       (.I0(s_axi_awaddr[30]),
        .I1(s_axi_awaddr[31]),
        .O(sel_4_0));
  LUT6 #(
    .INIT(64'h4000400040404000)) 
    \gen_arbiter.m_grant_enc_i[0]_i_2 
       (.I0(\gen_arbiter.m_grant_enc_i[0]_i_8_n_0 ),
        .I1(s_axi_awvalid[1]),
        .I2(qual_reg[1]),
        .I3(\gen_arbiter.last_rr_hot_reg_n_0_[0] ),
        .I4(p_2_in),
        .I5(\gen_arbiter.m_grant_enc_i[0]_i_9_n_0 ),
        .O(\gen_arbiter.last_rr_hot_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_arbiter.m_grant_enc_i[0]_i_3 
       (.I0(\gen_arbiter.any_grant_reg_n_0 ),
        .I1(aa_sa_awvalid),
        .O(\gen_arbiter.m_grant_enc_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000DDD)) 
    \gen_arbiter.m_grant_enc_i[0]_i_6 
       (.I0(\gen_arbiter.m_grant_enc_i[0]_i_14_n_0 ),
        .I1(\gen_single_thread.active_target_enc_reg[0] ),
        .I2(\gen_arbiter.m_grant_enc_i[0]_i_15_n_0 ),
        .I3(\gen_single_thread.active_target_hot_reg[0] ),
        .I4(\gen_arbiter.m_grant_enc_i[0]_i_16_n_0 ),
        .I5(\gen_arbiter.m_grant_enc_i[0]_i_17_n_0 ),
        .O(\gen_arbiter.m_grant_enc_i[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_arbiter.m_grant_enc_i[0]_i_8 
       (.I0(ss_aa_awready[1]),
        .I1(m_ready_d_2),
        .O(\gen_arbiter.m_grant_enc_i[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_arbiter.m_grant_enc_i[0]_i_9 
       (.I0(qual_reg[0]),
        .I1(s_axi_awvalid[0]),
        .I2(m_ready_d_1),
        .I3(ss_aa_awready[0]),
        .O(\gen_arbiter.m_grant_enc_i[0]_i_9_n_0 ));
  FDRE \gen_arbiter.m_grant_enc_i_reg[0] 
       (.C(aclk),
        .CE(grant_hot),
        .D(\gen_arbiter.last_rr_hot_reg[1]_0 ),
        .Q(aa_wm_awgrant_enc),
        .R(reset));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_arbiter.m_mesg_i[0]_i_1 
       (.I0(aresetn_d),
        .O(reset));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_arbiter.m_mesg_i[0]_i_2 
       (.I0(aa_sa_awvalid),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[10]_i_1 
       (.I0(s_axi_awaddr[41]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[9]),
        .O(m_mesg_mux[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[11]_i_1 
       (.I0(s_axi_awaddr[42]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[10]),
        .O(m_mesg_mux[11]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[12]_i_1 
       (.I0(s_axi_awaddr[43]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[11]),
        .O(m_mesg_mux[12]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[13]_i_1 
       (.I0(s_axi_awaddr[44]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[12]),
        .O(m_mesg_mux[13]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[14]_i_1 
       (.I0(s_axi_awaddr[45]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[13]),
        .O(m_mesg_mux[14]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[15]_i_1 
       (.I0(s_axi_awaddr[46]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[14]),
        .O(m_mesg_mux[15]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[16]_i_1 
       (.I0(s_axi_awaddr[47]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[15]),
        .O(m_mesg_mux[16]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[17]_i_1 
       (.I0(s_axi_awaddr[48]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[16]),
        .O(m_mesg_mux[17]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[18]_i_1 
       (.I0(s_axi_awaddr[49]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[17]),
        .O(m_mesg_mux[18]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[19]_i_1 
       (.I0(s_axi_awaddr[50]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[18]),
        .O(m_mesg_mux[19]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[1]_i_1 
       (.I0(s_axi_awaddr[32]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[0]),
        .O(m_mesg_mux[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[20]_i_1 
       (.I0(s_axi_awaddr[51]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[19]),
        .O(m_mesg_mux[20]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[21]_i_1 
       (.I0(s_axi_awaddr[52]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[20]),
        .O(m_mesg_mux[21]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[22]_i_1 
       (.I0(s_axi_awaddr[53]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[21]),
        .O(m_mesg_mux[22]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[23]_i_1 
       (.I0(s_axi_awaddr[54]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[22]),
        .O(m_mesg_mux[23]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[24]_i_1 
       (.I0(s_axi_awaddr[55]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[23]),
        .O(m_mesg_mux[24]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[25]_i_1 
       (.I0(s_axi_awaddr[56]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[24]),
        .O(m_mesg_mux[25]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[26]_i_1 
       (.I0(s_axi_awaddr[57]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[25]),
        .O(m_mesg_mux[26]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[27]_i_1 
       (.I0(s_axi_awaddr[58]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[26]),
        .O(m_mesg_mux[27]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[28]_i_1 
       (.I0(s_axi_awaddr[59]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[27]),
        .O(m_mesg_mux[28]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[29]_i_1 
       (.I0(s_axi_awaddr[60]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[28]),
        .O(m_mesg_mux[29]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[2]_i_1 
       (.I0(s_axi_awaddr[33]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[1]),
        .O(m_mesg_mux[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[30]_i_1 
       (.I0(s_axi_awaddr[61]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[29]),
        .O(m_mesg_mux[30]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[31]_i_1 
       (.I0(s_axi_awaddr[62]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[30]),
        .O(m_mesg_mux[31]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[32]_i_1 
       (.I0(s_axi_awaddr[63]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[31]),
        .O(m_mesg_mux[32]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[33]_i_1 
       (.I0(s_axi_awlen[8]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awlen[0]),
        .O(m_mesg_mux[33]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[34]_i_1 
       (.I0(s_axi_awlen[9]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awlen[1]),
        .O(m_mesg_mux[34]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[35]_i_1 
       (.I0(s_axi_awlen[10]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awlen[2]),
        .O(m_mesg_mux[35]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[36]_i_1 
       (.I0(s_axi_awlen[11]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awlen[3]),
        .O(m_mesg_mux[36]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[37]_i_1 
       (.I0(s_axi_awlen[12]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awlen[4]),
        .O(m_mesg_mux[37]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[38]_i_1 
       (.I0(s_axi_awlen[13]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awlen[5]),
        .O(m_mesg_mux[38]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[39]_i_1 
       (.I0(s_axi_awlen[14]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awlen[6]),
        .O(m_mesg_mux[39]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[3]_i_1 
       (.I0(s_axi_awaddr[34]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[2]),
        .O(m_mesg_mux[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[40]_i_1 
       (.I0(s_axi_awlen[15]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awlen[7]),
        .O(m_mesg_mux[40]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[41]_i_1 
       (.I0(s_axi_awsize[3]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awsize[0]),
        .O(m_mesg_mux[41]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[42]_i_1 
       (.I0(s_axi_awsize[4]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awsize[1]),
        .O(m_mesg_mux[42]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[43]_i_1 
       (.I0(s_axi_awsize[5]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awsize[2]),
        .O(m_mesg_mux[43]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[44]_i_1 
       (.I0(s_axi_awlock[1]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awlock[0]),
        .O(m_mesg_mux[44]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[46]_i_1 
       (.I0(s_axi_awprot[3]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awprot[0]),
        .O(m_mesg_mux[46]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[47]_i_1 
       (.I0(s_axi_awprot[4]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awprot[1]),
        .O(m_mesg_mux[47]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[48]_i_1 
       (.I0(s_axi_awprot[5]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awprot[2]),
        .O(m_mesg_mux[48]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[4]_i_1 
       (.I0(s_axi_awaddr[35]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[3]),
        .O(m_mesg_mux[4]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[53]_i_1 
       (.I0(s_axi_awburst[2]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awburst[0]),
        .O(m_mesg_mux[53]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[54]_i_1 
       (.I0(s_axi_awburst[3]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awburst[1]),
        .O(m_mesg_mux[54]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[55]_i_1 
       (.I0(s_axi_awcache[4]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awcache[0]),
        .O(m_mesg_mux[55]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[56]_i_1 
       (.I0(s_axi_awcache[5]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awcache[1]),
        .O(m_mesg_mux[56]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[57]_i_1 
       (.I0(s_axi_awcache[6]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awcache[2]),
        .O(m_mesg_mux[57]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[58]_i_1 
       (.I0(s_axi_awcache[7]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awcache[3]),
        .O(m_mesg_mux[58]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[59]_i_1 
       (.I0(s_axi_awqos[4]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awqos[0]),
        .O(m_mesg_mux[59]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[5]_i_1 
       (.I0(s_axi_awaddr[36]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[4]),
        .O(m_mesg_mux[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[60]_i_1 
       (.I0(s_axi_awqos[5]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awqos[1]),
        .O(m_mesg_mux[60]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[61]_i_1 
       (.I0(s_axi_awqos[6]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awqos[2]),
        .O(m_mesg_mux[61]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[62]_i_1 
       (.I0(s_axi_awqos[7]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awqos[3]),
        .O(m_mesg_mux[62]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[6]_i_1 
       (.I0(s_axi_awaddr[37]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[5]),
        .O(m_mesg_mux[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[7]_i_1 
       (.I0(s_axi_awaddr[38]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[6]),
        .O(m_mesg_mux[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[8]_i_1 
       (.I0(s_axi_awaddr[39]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[7]),
        .O(m_mesg_mux[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.m_mesg_i[9]_i_1 
       (.I0(s_axi_awaddr[40]),
        .I1(aa_wm_awgrant_enc),
        .I2(s_axi_awaddr[8]),
        .O(m_mesg_mux[9]));
  FDRE \gen_arbiter.m_mesg_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(aa_wm_awgrant_enc),
        .Q(\m_axi_awqos[3] [0]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[10]),
        .Q(\m_axi_awqos[3] [10]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[11]),
        .Q(\m_axi_awqos[3] [11]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[12]),
        .Q(\m_axi_awqos[3] [12]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[13]),
        .Q(\m_axi_awqos[3] [13]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[14] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[14]),
        .Q(\m_axi_awqos[3] [14]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[15] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[15]),
        .Q(\m_axi_awqos[3] [15]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[16] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[16]),
        .Q(\m_axi_awqos[3] [16]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[17] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[17]),
        .Q(\m_axi_awqos[3] [17]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[18] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[18]),
        .Q(\m_axi_awqos[3] [18]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[19] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[19]),
        .Q(\m_axi_awqos[3] [19]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[1]),
        .Q(\m_axi_awqos[3] [1]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[20] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[20]),
        .Q(\m_axi_awqos[3] [20]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[21] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[21]),
        .Q(\m_axi_awqos[3] [21]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[22] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[22]),
        .Q(\m_axi_awqos[3] [22]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[23] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[23]),
        .Q(\m_axi_awqos[3] [23]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[24] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[24]),
        .Q(\m_axi_awqos[3] [24]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[25] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[25]),
        .Q(\m_axi_awqos[3] [25]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[26] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[26]),
        .Q(\m_axi_awqos[3] [26]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[27] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[27]),
        .Q(\m_axi_awqos[3] [27]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[28] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[28]),
        .Q(\m_axi_awqos[3] [28]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[29] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[29]),
        .Q(\m_axi_awqos[3] [29]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[2]),
        .Q(\m_axi_awqos[3] [2]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[30] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[30]),
        .Q(\m_axi_awqos[3] [30]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[31] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[31]),
        .Q(\m_axi_awqos[3] [31]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[32] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[32]),
        .Q(\m_axi_awqos[3] [32]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[33] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[33]),
        .Q(\m_axi_awqos[3] [33]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[34] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[34]),
        .Q(\m_axi_awqos[3] [34]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[35] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[35]),
        .Q(\m_axi_awqos[3] [35]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[36] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[36]),
        .Q(\m_axi_awqos[3] [36]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[37] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[37]),
        .Q(\m_axi_awqos[3] [37]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[38] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[38]),
        .Q(\m_axi_awqos[3] [38]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[39] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[39]),
        .Q(\m_axi_awqos[3] [39]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[3]),
        .Q(\m_axi_awqos[3] [3]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[40] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[40]),
        .Q(\m_axi_awqos[3] [40]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[41] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[41]),
        .Q(\m_axi_awqos[3] [41]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[42] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[42]),
        .Q(\m_axi_awqos[3] [42]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[43] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[43]),
        .Q(\m_axi_awqos[3] [43]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[44] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[44]),
        .Q(\m_axi_awqos[3] [44]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[46] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[46]),
        .Q(\m_axi_awqos[3] [45]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[47] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[47]),
        .Q(\m_axi_awqos[3] [46]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[48] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[48]),
        .Q(\m_axi_awqos[3] [47]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[4]),
        .Q(\m_axi_awqos[3] [4]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[53] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[53]),
        .Q(\m_axi_awqos[3] [48]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[54] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[54]),
        .Q(\m_axi_awqos[3] [49]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[55] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[55]),
        .Q(\m_axi_awqos[3] [50]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[56] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[56]),
        .Q(\m_axi_awqos[3] [51]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[57] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[57]),
        .Q(\m_axi_awqos[3] [52]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[58] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[58]),
        .Q(\m_axi_awqos[3] [53]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[59] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[59]),
        .Q(\m_axi_awqos[3] [54]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[5]),
        .Q(\m_axi_awqos[3] [5]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[60] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[60]),
        .Q(\m_axi_awqos[3] [55]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[61] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[61]),
        .Q(\m_axi_awqos[3] [56]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[62] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[62]),
        .Q(\m_axi_awqos[3] [57]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[6]),
        .Q(\m_axi_awqos[3] [6]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[7]),
        .Q(\m_axi_awqos[3] [7]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[8]),
        .Q(\m_axi_awqos[3] [8]),
        .R(reset));
  FDRE \gen_arbiter.m_mesg_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(m_mesg_mux[9]),
        .Q(\m_axi_awqos[3] [9]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h010101F1)) 
    \gen_arbiter.m_target_hot_i[0]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(s_axi_awaddr[31]),
        .I2(\gen_arbiter.last_rr_hot_reg[1]_0 ),
        .I3(s_axi_awaddr[62]),
        .I4(s_axi_awaddr[63]),
        .O(m_target_hot_mux[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \gen_arbiter.m_target_hot_i[1]_i_1 
       (.I0(s_axi_awaddr[63]),
        .I1(s_axi_awaddr[62]),
        .I2(\gen_arbiter.last_rr_hot_reg[1]_0 ),
        .I3(s_axi_awaddr[31]),
        .I4(s_axi_awaddr[30]),
        .O(m_target_hot_mux[1]));
  FDRE \gen_arbiter.m_target_hot_i_reg[0] 
       (.C(aclk),
        .CE(grant_hot),
        .D(m_target_hot_mux[0]),
        .Q(Q[0]),
        .R(reset));
  FDRE \gen_arbiter.m_target_hot_i_reg[1] 
       (.C(aclk),
        .CE(grant_hot),
        .D(m_target_hot_mux[1]),
        .Q(Q[1]),
        .R(reset));
  LUT3 #(
    .INIT(8'h2E)) 
    \gen_arbiter.m_valid_i_i_1 
       (.I0(\gen_arbiter.any_grant_reg_n_0 ),
        .I1(aa_sa_awvalid),
        .I2(\m_ready_d_reg[0] ),
        .O(\gen_arbiter.m_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_arbiter.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_arbiter.m_valid_i_i_1_n_0 ),
        .Q(aa_sa_awvalid),
        .R(reset));
  FDRE \gen_arbiter.qual_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d_reg[0]_0 [0]),
        .Q(qual_reg[0]),
        .R(reset));
  FDRE \gen_arbiter.qual_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d_reg[0]_0 [1]),
        .Q(qual_reg[1]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_arbiter.s_ready_i[0]_i_1 
       (.I0(\gen_arbiter.grant_hot_reg_n_0_[0] ),
        .I1(aresetn_d),
        .I2(aa_sa_awvalid),
        .I3(\gen_arbiter.any_grant_reg_n_0 ),
        .O(\gen_arbiter.s_ready_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_arbiter.s_ready_i[1]_i_1 
       (.I0(\gen_arbiter.grant_hot_reg_n_0_[1] ),
        .I1(aresetn_d),
        .I2(aa_sa_awvalid),
        .I3(\gen_arbiter.any_grant_reg_n_0 ),
        .O(\gen_arbiter.s_ready_i[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_arbiter.s_ready_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_arbiter.s_ready_i[0]_i_1_n_0 ),
        .Q(ss_aa_awready[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_arbiter.s_ready_i_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_arbiter.s_ready_i[1]_i_1_n_0 ),
        .Q(ss_aa_awready[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gen_axi.write_cs[0]_i_2 
       (.I0(m_ready_d[1]),
        .I1(mi_awready),
        .I2(aa_sa_awvalid),
        .I3(Q[1]),
        .O(\gen_axi.s_axi_awready_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gen_master_slots[0].w_issuing_cnt[1]_i_1 
       (.I0(w_issuing_cnt[1]),
        .I1(w_issuing_cnt[0]),
        .I2(\gen_master_slots[0].w_issuing_cnt[3]_i_4_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hBD42)) 
    \gen_master_slots[0].w_issuing_cnt[2]_i_1 
       (.I0(\gen_master_slots[0].w_issuing_cnt[3]_i_4_n_0 ),
        .I1(w_issuing_cnt[1]),
        .I2(w_issuing_cnt[0]),
        .I3(w_issuing_cnt[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF00000000FFFE)) 
    \gen_master_slots[0].w_issuing_cnt[3]_i_1 
       (.I0(w_issuing_cnt[3]),
        .I1(w_issuing_cnt[2]),
        .I2(w_issuing_cnt[1]),
        .I3(w_issuing_cnt[0]),
        .I4(\gen_master_slots[0].w_issuing_cnt[3]_i_3_n_0 ),
        .I5(\gen_single_thread.active_target_hot_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hBFFD4002)) 
    \gen_master_slots[0].w_issuing_cnt[3]_i_2 
       (.I0(\gen_master_slots[0].w_issuing_cnt[3]_i_4_n_0 ),
        .I1(w_issuing_cnt[1]),
        .I2(w_issuing_cnt[0]),
        .I3(w_issuing_cnt[2]),
        .I4(w_issuing_cnt[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \gen_master_slots[0].w_issuing_cnt[3]_i_3 
       (.I0(m_axi_awready),
        .I1(m_ready_d[1]),
        .I2(Q[0]),
        .I3(aa_sa_awvalid),
        .O(\gen_master_slots[0].w_issuing_cnt[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \gen_master_slots[0].w_issuing_cnt[3]_i_4 
       (.I0(aa_sa_awvalid),
        .I1(Q[0]),
        .I2(m_ready_d[1]),
        .I3(m_axi_awready),
        .I4(\gen_single_thread.active_target_hot_reg[0] ),
        .O(\gen_master_slots[0].w_issuing_cnt[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4000BFFF00004000)) 
    \gen_master_slots[1].w_issuing_cnt[8]_i_1 
       (.I0(m_ready_d[1]),
        .I1(mi_awready),
        .I2(aa_sa_awvalid),
        .I3(Q[1]),
        .I4(\gen_single_thread.active_target_enc_reg[0] ),
        .I5(w_issuing_cnt[4]),
        .O(\gen_master_slots[1].w_issuing_cnt_reg[8] ));
  LUT6 #(
    .INIT(64'h0808080800000800)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_1 
       (.I0(aa_sa_awvalid),
        .I1(Q[1]),
        .I2(m_ready_d[0]),
        .I3(out0[1]),
        .I4(m_valid_i_reg),
        .I5(out0[0]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_awvalid[0]_INST_0 
       (.I0(m_ready_d[1]),
        .I1(Q[0]),
        .I2(aa_sa_awvalid),
        .O(m_axi_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m_ready_d[1]_i_2 
       (.I0(Q[1]),
        .I1(aa_sa_awvalid),
        .O(\m_ready_d_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \m_ready_d[1]_i_3 
       (.I0(Q[0]),
        .I1(aa_sa_awvalid),
        .O(\m_ready_d_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    m_valid_i_i_2
       (.I0(aa_sa_awvalid),
        .I1(Q[1]),
        .I2(m_ready_d[0]),
        .O(\gen_rep[0].fifoaddr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \storage_data1[0]_i_3__1 
       (.I0(m_ready_d[0]),
        .I1(Q[0]),
        .I2(aa_sa_awvalid),
        .I3(\FSM_onehot_state_reg[0] [1]),
        .O(\storage_data1_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \storage_data1[0]_i_3__2 
       (.I0(out0[2]),
        .I1(m_ready_d[0]),
        .I2(Q[1]),
        .I3(aa_sa_awvalid),
        .O(\storage_data1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \storage_data1[0]_i_4 
       (.I0(out0[1]),
        .I1(m_ready_d[0]),
        .I2(Q[1]),
        .I3(aa_sa_awvalid),
        .O(\storage_data1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \storage_data1[0]_i_4__0 
       (.I0(m_ready_d[0]),
        .I1(Q[0]),
        .I2(aa_sa_awvalid),
        .I3(\FSM_onehot_state_reg[0] [0]),
        .O(\storage_data1_reg[0]_1 ));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) 
(* C_AXI_BUSER_WIDTH = "1" *) (* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) 
(* C_AXI_PROTOCOL = "0" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_CONNECTIVITY_MODE = "1" *) (* C_DEBUG = "1" *) 
(* C_FAMILY = "zynq" *) (* C_M_AXI_ADDR_WIDTH = "30" *) (* C_M_AXI_BASE_ADDR = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_M_AXI_READ_CONNECTIVITY = "0" *) (* C_M_AXI_READ_ISSUING = "8" *) (* C_M_AXI_SECURE = "0" *) 
(* C_M_AXI_WRITE_CONNECTIVITY = "3" *) (* C_M_AXI_WRITE_ISSUING = "8" *) (* C_NUM_ADDR_RANGES = "1" *) 
(* C_NUM_MASTER_SLOTS = "1" *) (* C_NUM_SLAVE_SLOTS = "2" *) (* C_R_REGISTER = "0" *) 
(* C_S_AXI_ARB_PRIORITY = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* C_S_AXI_BASE_ID = "64'b0000000000000000000000000000000100000000000000000000000000000000" *) (* C_S_AXI_READ_ACCEPTANCE = "64'b0000000000000000000000000000001000000000000000000000000000000010" *) 
(* C_S_AXI_SINGLE_THREAD = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* C_S_AXI_THREAD_ID_WIDTH = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* C_S_AXI_WRITE_ACCEPTANCE = "64'b0000000000000000000000000000001000000000000000000000000000000010" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* P_ADDR_DECODE = "1" *) (* P_AXI3 = "1" *) 
(* P_AXI4 = "0" *) (* P_AXILITE = "2" *) (* P_AXILITE_SIZE = "3'b010" *) 
(* P_FAMILY = "zynq" *) (* P_INCR = "2'b01" *) (* P_LEN = "8" *) 
(* P_LOCK = "1" *) (* P_M_AXI_ERR_MODE = "32'b00000000000000000000000000000000" *) (* P_M_AXI_SUPPORTS_READ = "1'b0" *) 
(* P_M_AXI_SUPPORTS_WRITE = "1'b1" *) (* P_ONES = "65'b11111111111111111111111111111111111111111111111111111111111111111" *) (* P_RANGE_CHECK = "1" *) 
(* P_S_AXI_BASE_ID = "128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXI_HIGH_ID = "128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXI_SUPPORTS_READ = "2'b00" *) 
(* P_S_AXI_SUPPORTS_WRITE = "2'b11" *) 
module design_1_xbar_0_axi_crossbar_v2_1_16_axi_crossbar
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aresetn;
  input [1:0]s_axi_awid;
  input [63:0]s_axi_awaddr;
  input [15:0]s_axi_awlen;
  input [5:0]s_axi_awsize;
  input [3:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [7:0]s_axi_awcache;
  input [5:0]s_axi_awprot;
  input [7:0]s_axi_awqos;
  input [1:0]s_axi_awuser;
  input [1:0]s_axi_awvalid;
  output [1:0]s_axi_awready;
  input [1:0]s_axi_wid;
  input [127:0]s_axi_wdata;
  input [15:0]s_axi_wstrb;
  input [1:0]s_axi_wlast;
  input [1:0]s_axi_wuser;
  input [1:0]s_axi_wvalid;
  output [1:0]s_axi_wready;
  output [1:0]s_axi_bid;
  output [3:0]s_axi_bresp;
  output [1:0]s_axi_buser;
  output [1:0]s_axi_bvalid;
  input [1:0]s_axi_bready;
  input [1:0]s_axi_arid;
  input [63:0]s_axi_araddr;
  input [15:0]s_axi_arlen;
  input [5:0]s_axi_arsize;
  input [3:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [7:0]s_axi_arcache;
  input [5:0]s_axi_arprot;
  input [7:0]s_axi_arqos;
  input [1:0]s_axi_aruser;
  input [1:0]s_axi_arvalid;
  output [1:0]s_axi_arready;
  output [1:0]s_axi_rid;
  output [127:0]s_axi_rdata;
  output [3:0]s_axi_rresp;
  output [1:0]s_axi_rlast;
  output [1:0]s_axi_ruser;
  output [1:0]s_axi_rvalid;
  input [1:0]s_axi_rready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awregion;
  output [3:0]m_axi_awqos;
  output [0:0]m_axi_awuser;
  output [0:0]m_axi_awvalid;
  input [0:0]m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output [0:0]m_axi_wlast;
  output [0:0]m_axi_wuser;
  output [0:0]m_axi_wvalid;
  input [0:0]m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input [0:0]m_axi_bvalid;
  output [0:0]m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arregion;
  output [3:0]m_axi_arqos;
  output [0:0]m_axi_aruser;
  output [0:0]m_axi_arvalid;
  input [0:0]m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_rlast;
  input [0:0]m_axi_ruser;
  input [0:0]m_axi_rvalid;
  output [0:0]m_axi_rready;

  wire \<const0> ;
  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire [0:0]m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire [0:0]m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire [0:0]m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_bvalid;
  wire [63:0]m_axi_wdata;
  wire [0:0]m_axi_wlast;
  wire [0:0]m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire [0:0]m_axi_wvalid;
  wire [63:0]s_axi_awaddr;
  wire [3:0]s_axi_awburst;
  wire [7:0]s_axi_awcache;
  wire [15:0]s_axi_awlen;
  wire [1:0]s_axi_awlock;
  wire [5:0]s_axi_awprot;
  wire [7:0]s_axi_awqos;
  wire [1:0]s_axi_awready;
  wire [5:0]s_axi_awsize;
  wire [1:0]s_axi_awvalid;
  wire [1:0]s_axi_bready;
  wire [3:0]s_axi_bresp;
  wire [1:0]s_axi_bvalid;
  wire [127:0]s_axi_wdata;
  wire [1:0]s_axi_wlast;
  wire [1:0]s_axi_wready;
  wire [15:0]s_axi_wstrb;
  wire [1:0]s_axi_wvalid;

  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_rready[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign s_axi_arready[1] = \<const0> ;
  assign s_axi_arready[0] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_buser[1] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_rdata[127] = \<const0> ;
  assign s_axi_rdata[126] = \<const0> ;
  assign s_axi_rdata[125] = \<const0> ;
  assign s_axi_rdata[124] = \<const0> ;
  assign s_axi_rdata[123] = \<const0> ;
  assign s_axi_rdata[122] = \<const0> ;
  assign s_axi_rdata[121] = \<const0> ;
  assign s_axi_rdata[120] = \<const0> ;
  assign s_axi_rdata[119] = \<const0> ;
  assign s_axi_rdata[118] = \<const0> ;
  assign s_axi_rdata[117] = \<const0> ;
  assign s_axi_rdata[116] = \<const0> ;
  assign s_axi_rdata[115] = \<const0> ;
  assign s_axi_rdata[114] = \<const0> ;
  assign s_axi_rdata[113] = \<const0> ;
  assign s_axi_rdata[112] = \<const0> ;
  assign s_axi_rdata[111] = \<const0> ;
  assign s_axi_rdata[110] = \<const0> ;
  assign s_axi_rdata[109] = \<const0> ;
  assign s_axi_rdata[108] = \<const0> ;
  assign s_axi_rdata[107] = \<const0> ;
  assign s_axi_rdata[106] = \<const0> ;
  assign s_axi_rdata[105] = \<const0> ;
  assign s_axi_rdata[104] = \<const0> ;
  assign s_axi_rdata[103] = \<const0> ;
  assign s_axi_rdata[102] = \<const0> ;
  assign s_axi_rdata[101] = \<const0> ;
  assign s_axi_rdata[100] = \<const0> ;
  assign s_axi_rdata[99] = \<const0> ;
  assign s_axi_rdata[98] = \<const0> ;
  assign s_axi_rdata[97] = \<const0> ;
  assign s_axi_rdata[96] = \<const0> ;
  assign s_axi_rdata[95] = \<const0> ;
  assign s_axi_rdata[94] = \<const0> ;
  assign s_axi_rdata[93] = \<const0> ;
  assign s_axi_rdata[92] = \<const0> ;
  assign s_axi_rdata[91] = \<const0> ;
  assign s_axi_rdata[90] = \<const0> ;
  assign s_axi_rdata[89] = \<const0> ;
  assign s_axi_rdata[88] = \<const0> ;
  assign s_axi_rdata[87] = \<const0> ;
  assign s_axi_rdata[86] = \<const0> ;
  assign s_axi_rdata[85] = \<const0> ;
  assign s_axi_rdata[84] = \<const0> ;
  assign s_axi_rdata[83] = \<const0> ;
  assign s_axi_rdata[82] = \<const0> ;
  assign s_axi_rdata[81] = \<const0> ;
  assign s_axi_rdata[80] = \<const0> ;
  assign s_axi_rdata[79] = \<const0> ;
  assign s_axi_rdata[78] = \<const0> ;
  assign s_axi_rdata[77] = \<const0> ;
  assign s_axi_rdata[76] = \<const0> ;
  assign s_axi_rdata[75] = \<const0> ;
  assign s_axi_rdata[74] = \<const0> ;
  assign s_axi_rdata[73] = \<const0> ;
  assign s_axi_rdata[72] = \<const0> ;
  assign s_axi_rdata[71] = \<const0> ;
  assign s_axi_rdata[70] = \<const0> ;
  assign s_axi_rdata[69] = \<const0> ;
  assign s_axi_rdata[68] = \<const0> ;
  assign s_axi_rdata[67] = \<const0> ;
  assign s_axi_rdata[66] = \<const0> ;
  assign s_axi_rdata[65] = \<const0> ;
  assign s_axi_rdata[64] = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast[1] = \<const0> ;
  assign s_axi_rlast[0] = \<const0> ;
  assign s_axi_rresp[3] = \<const0> ;
  assign s_axi_rresp[2] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[1] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid[1] = \<const0> ;
  assign s_axi_rvalid[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_xbar_0_axi_crossbar_v2_1_16_crossbar \gen_samd.crossbar_samd 
       (.Q({m_axi_awqos,m_axi_awcache,m_axi_awburst,m_axi_awprot,m_axi_awlock,m_axi_awsize,m_axi_awlen,m_axi_awaddr,m_axi_awid}),
        .aclk(aclk),
        .aresetn(aresetn),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_wdata(m_axi_wdata),
        .\m_axi_wlast[0] (m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .\s_axi_awready[0] (s_axi_awready[0]),
        .\s_axi_awready[1] (s_axi_awready[1]),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid[1]),
        .s_axi_bvalid_0_sp_1(s_axi_bvalid[0]),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

module design_1_xbar_0_axi_crossbar_v2_1_16_crossbar
   (Q,
    \s_axi_awready[0] ,
    s_axi_bvalid_0_sp_1,
    \s_axi_awready[1] ,
    \m_axi_wlast[0] ,
    m_axi_bready,
    s_axi_bvalid,
    s_axi_wready,
    m_axi_wvalid,
    m_axi_awvalid,
    s_axi_bresp,
    m_axi_wstrb,
    m_axi_wdata,
    m_axi_awready,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_wlast,
    aclk,
    s_axi_bready,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_bvalid,
    aresetn,
    s_axi_awaddr,
    s_axi_awqos,
    s_axi_awcache,
    s_axi_awburst,
    s_axi_awprot,
    s_axi_awlock,
    s_axi_awsize,
    s_axi_awlen,
    s_axi_wstrb,
    s_axi_wdata);
  output [57:0]Q;
  output \s_axi_awready[0] ;
  output s_axi_bvalid_0_sp_1;
  output \s_axi_awready[1] ;
  output \m_axi_wlast[0] ;
  output [0:0]m_axi_bready;
  output [0:0]s_axi_bvalid;
  output [1:0]s_axi_wready;
  output [0:0]m_axi_wvalid;
  output [0:0]m_axi_awvalid;
  output [3:0]s_axi_bresp;
  output [7:0]m_axi_wstrb;
  output [63:0]m_axi_wdata;
  input [0:0]m_axi_awready;
  input [1:0]s_axi_awvalid;
  input [1:0]s_axi_wvalid;
  input [1:0]s_axi_wlast;
  input aclk;
  input [1:0]s_axi_bready;
  input [0:0]m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_bvalid;
  input aresetn;
  input [63:0]s_axi_awaddr;
  input [7:0]s_axi_awqos;
  input [7:0]s_axi_awcache;
  input [3:0]s_axi_awburst;
  input [5:0]s_axi_awprot;
  input [1:0]s_axi_awlock;
  input [5:0]s_axi_awsize;
  input [15:0]s_axi_awlen;
  input [15:0]s_axi_wstrb;
  input [127:0]s_axi_wdata;

  wire [57:0]Q;
  wire [1:0]aa_mi_awtarget_hot;
  wire aa_sa_awvalid;
  wire aa_wm_awgrant_enc;
  wire aclk;
  wire addr_arbiter_aw_n_10;
  wire addr_arbiter_aw_n_11;
  wire addr_arbiter_aw_n_12;
  wire addr_arbiter_aw_n_15;
  wire addr_arbiter_aw_n_16;
  wire addr_arbiter_aw_n_17;
  wire addr_arbiter_aw_n_18;
  wire addr_arbiter_aw_n_2;
  wire addr_arbiter_aw_n_20;
  wire addr_arbiter_aw_n_23;
  wire addr_arbiter_aw_n_24;
  wire addr_arbiter_aw_n_26;
  wire addr_arbiter_aw_n_27;
  wire addr_arbiter_aw_n_4;
  wire addr_arbiter_aw_n_7;
  wire addr_arbiter_aw_n_8;
  wire aresetn;
  wire aresetn_d;
  wire \gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ;
  wire \gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4_0 ;
  wire \gen_decerr_slave.decerr_slave_inst_n_4 ;
  wire \gen_master_slots[0].gen_mi_write.wdata_mux_w_n_3 ;
  wire \gen_master_slots[0].reg_slice_mi_n_1 ;
  wire \gen_master_slots[0].reg_slice_mi_n_10 ;
  wire \gen_master_slots[0].reg_slice_mi_n_3 ;
  wire \gen_master_slots[0].reg_slice_mi_n_4 ;
  wire \gen_master_slots[0].reg_slice_mi_n_5 ;
  wire \gen_master_slots[0].reg_slice_mi_n_7 ;
  wire \gen_master_slots[0].reg_slice_mi_n_8 ;
  wire \gen_master_slots[0].w_issuing_cnt[0]_i_1_n_0 ;
  wire \gen_master_slots[1].gen_mi_write.wdata_mux_w_n_4 ;
  wire \gen_master_slots[1].gen_mi_write.wdata_mux_w_n_5 ;
  wire \gen_master_slots[1].gen_mi_write.wdata_mux_w_n_6 ;
  wire \gen_master_slots[1].reg_slice_mi_n_3 ;
  wire \gen_master_slots[1].reg_slice_mi_n_4 ;
  wire \gen_master_slots[1].reg_slice_mi_n_5 ;
  wire \gen_single_thread.active_target_enc ;
  wire \gen_single_thread.active_target_enc_8 ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire [0:0]\gen_single_thread.active_target_hot_7 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw_n_2 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw_n_3 ;
  wire \gen_slave_slots[0].gen_si_write.splitter_aw_si_n_3 ;
  wire \gen_slave_slots[0].gen_si_write.splitter_aw_si_n_4 ;
  wire \gen_slave_slots[0].gen_si_write.splitter_aw_si_n_5 ;
  wire \gen_slave_slots[0].gen_si_write.splitter_aw_si_n_6 ;
  wire \gen_slave_slots[0].gen_si_write.wdata_router_w_n_3 ;
  wire \gen_slave_slots[0].gen_si_write.wdata_router_w_n_4 ;
  wire \gen_slave_slots[1].gen_si_write.si_transactor_aw_n_3 ;
  wire \gen_slave_slots[1].gen_si_write.si_transactor_aw_n_6 ;
  wire \gen_slave_slots[1].gen_si_write.splitter_aw_si_n_3 ;
  wire \gen_slave_slots[1].gen_si_write.splitter_aw_si_n_4 ;
  wire \gen_slave_slots[1].gen_si_write.splitter_aw_si_n_5 ;
  wire \gen_slave_slots[1].gen_si_write.splitter_aw_si_n_6 ;
  wire \gen_slave_slots[1].gen_si_write.wdata_router_w_n_4 ;
  wire \gen_slave_slots[1].gen_si_write.wdata_router_w_n_5 ;
  wire \gen_slave_slots[1].gen_si_write.wdata_router_w_n_7 ;
  wire \gen_wmux.wmux_aw_fifo/p_0_in6_in ;
  wire \gen_wmux.wmux_aw_fifo/p_0_in6_in_1 ;
  wire \gen_wmux.wmux_aw_fifo/p_7_in ;
  wire \gen_wmux.wmux_aw_fifo/p_7_in_2 ;
  wire \gen_wmux.wmux_aw_fifo/push ;
  wire grant_hot0;
  wire m_avalid;
  wire m_avalid_11;
  wire m_avalid_4;
  wire m_avalid_6;
  wire [0:0]m_axi_awready;
  wire [0:0]m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire [0:0]m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_bvalid;
  wire [63:0]m_axi_wdata;
  wire \m_axi_wlast[0] ;
  wire [0:0]m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire [0:0]m_axi_wvalid;
  wire [1:0]m_ready_d;
  wire [1:0]m_ready_d_12;
  wire [1:0]m_ready_d_9;
  wire m_select_enc;
  wire m_select_enc_10;
  wire m_select_enc_3;
  wire m_select_enc_5;
  wire [1:1]mi_awready;
  wire mi_bready_1;
  wire p_15_in;
  wire p_18_in;
  wire p_8_in;
  wire reset;
  wire [63:0]s_axi_awaddr;
  wire [3:0]s_axi_awburst;
  wire [7:0]s_axi_awcache;
  wire [15:0]s_axi_awlen;
  wire [1:0]s_axi_awlock;
  wire [5:0]s_axi_awprot;
  wire [7:0]s_axi_awqos;
  wire \s_axi_awready[0] ;
  wire \s_axi_awready[1] ;
  wire [5:0]s_axi_awsize;
  wire [1:0]s_axi_awvalid;
  wire [1:0]s_axi_bready;
  wire [3:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire s_axi_bvalid_0_sn_1;
  wire [127:0]s_axi_wdata;
  wire [1:0]s_axi_wlast;
  wire [1:0]s_axi_wready;
  wire [15:0]s_axi_wstrb;
  wire [1:0]s_axi_wvalid;
  wire [0:0]sa_wm_awvalid;
  wire splitter_aw_mi_n_0;
  wire [1:0]ss_aa_awready;
  wire ss_wr_awready_0;
  wire ss_wr_awready_1;
  wire [1:0]st_mr_bid;
  wire [1:0]st_mr_bmesg;
  wire [1:0]st_mr_bvalid;
  wire [8:0]w_issuing_cnt;
  wire \wrouter_aw_fifo/areset_d1 ;

  assign s_axi_bvalid_0_sp_1 = s_axi_bvalid_0_sn_1;
  design_1_xbar_0_axi_crossbar_v2_1_16_addr_arbiter addr_arbiter_aw
       (.D({addr_arbiter_aw_n_15,addr_arbiter_aw_n_16,addr_arbiter_aw_n_17}),
        .E(addr_arbiter_aw_n_18),
        .\FSM_onehot_state_reg[0] ({\gen_wmux.wmux_aw_fifo/p_7_in ,\gen_wmux.wmux_aw_fifo/p_0_in6_in }),
        .Q(aa_mi_awtarget_hot),
        .aa_sa_awvalid(aa_sa_awvalid),
        .aa_wm_awgrant_enc(aa_wm_awgrant_enc),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_arbiter.grant_hot_reg[0]_0 (addr_arbiter_aw_n_7),
        .\gen_arbiter.last_rr_hot_reg[1]_0 (addr_arbiter_aw_n_2),
        .\gen_arbiter.qual_reg_reg[1]_0 (addr_arbiter_aw_n_20),
        .\gen_axi.s_axi_awready_i_reg (addr_arbiter_aw_n_11),
        .\gen_master_slots[1].w_issuing_cnt_reg[8] (addr_arbiter_aw_n_27),
        .\gen_master_slots[1].w_issuing_cnt_reg[8]_0 (\gen_master_slots[0].reg_slice_mi_n_4 ),
        .\gen_rep[0].fifoaddr_reg[0] (addr_arbiter_aw_n_10),
        .\gen_single_thread.accept_cnt_reg[1] (\gen_slave_slots[1].gen_si_write.si_transactor_aw_n_3 ),
        .\gen_single_thread.accept_cnt_reg[1]_0 (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_3 ),
        .\gen_single_thread.active_target_enc_reg[0] (\gen_master_slots[1].reg_slice_mi_n_4 ),
        .\gen_single_thread.active_target_hot_reg[0] (\gen_master_slots[0].reg_slice_mi_n_5 ),
        .grant_hot0(grant_hot0),
        .\m_axi_awqos[3] (Q),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_ready_d(m_ready_d_12),
        .m_ready_d_1(m_ready_d[0]),
        .m_ready_d_2(m_ready_d_9[0]),
        .\m_ready_d_reg[0] (splitter_aw_mi_n_0),
        .\m_ready_d_reg[0]_0 ({\gen_slave_slots[1].gen_si_write.splitter_aw_si_n_3 ,\gen_slave_slots[0].gen_si_write.splitter_aw_si_n_3 }),
        .\m_ready_d_reg[1] (addr_arbiter_aw_n_12),
        .\m_ready_d_reg[1]_0 (addr_arbiter_aw_n_26),
        .m_valid_i_reg(\gen_slave_slots[1].gen_si_write.wdata_router_w_n_4 ),
        .mi_awready(mi_awready),
        .out0({\gen_wmux.wmux_aw_fifo/p_7_in_2 ,\gen_wmux.wmux_aw_fifo/p_0_in6_in_1 ,\gen_master_slots[1].gen_mi_write.wdata_mux_w_n_4 }),
        .push(\gen_wmux.wmux_aw_fifo/push ),
        .reset(reset),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .sa_wm_awvalid(sa_wm_awvalid),
        .sel_4(\gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4_0 ),
        .sel_4_0(\gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ),
        .ss_aa_awready(ss_aa_awready),
        .\storage_data1_reg[0] (addr_arbiter_aw_n_4),
        .\storage_data1_reg[0]_0 (addr_arbiter_aw_n_8),
        .\storage_data1_reg[0]_1 (addr_arbiter_aw_n_23),
        .\storage_data1_reg[0]_2 (addr_arbiter_aw_n_24),
        .w_issuing_cnt({w_issuing_cnt[8],w_issuing_cnt[3:0]}));
  FDRE #(
    .INIT(1'b0)) 
    aresetn_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(aresetn_d),
        .R(1'b0));
  design_1_xbar_0_axi_crossbar_v2_1_16_decerr_slave \gen_decerr_slave.decerr_slave_inst 
       (.\FSM_onehot_state_reg[2] (\gen_decerr_slave.decerr_slave_inst_n_4 ),
        .Q(Q[0]),
        .aclk(aclk),
        .m_avalid(m_avalid_4),
        .\m_ready_d_reg[1] (addr_arbiter_aw_n_11),
        .mi_awready(mi_awready),
        .mi_bready_1(mi_bready_1),
        .p_15_in(p_15_in),
        .p_18_in(p_18_in),
        .p_8_in(p_8_in),
        .reset(reset),
        .\storage_data1_reg[0] (\gen_slave_slots[1].gen_si_write.wdata_router_w_n_5 ));
  design_1_xbar_0_axi_crossbar_v2_1_16_wdata_mux \gen_master_slots[0].gen_mi_write.wdata_mux_w 
       (.Q(aa_mi_awtarget_hot[0]),
        .aa_sa_awvalid(aa_sa_awvalid),
        .aa_wm_awgrant_enc(aa_wm_awgrant_enc),
        .aclk(aclk),
        .areset_d1(\wrouter_aw_fifo/areset_d1 ),
        .\gen_axi.s_axi_wready_i_reg (\gen_decerr_slave.decerr_slave_inst_n_4 ),
        .\gen_rep[0].fifoaddr_reg[2] (\gen_master_slots[0].gen_mi_write.wdata_mux_w_n_3 ),
        .m_avalid(m_avalid),
        .m_avalid_2(m_avalid_11),
        .m_avalid_4(m_avalid_6),
        .m_axi_wdata(m_axi_wdata),
        .\m_axi_wlast[0] (\m_axi_wlast[0] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_ready_d(m_ready_d_12[0]),
        .\m_ready_d_reg[0] (addr_arbiter_aw_n_24),
        .\m_ready_d_reg[0]_0 (addr_arbiter_aw_n_23),
        .m_select_enc(m_select_enc),
        .m_select_enc_0(m_select_enc_10),
        .m_select_enc_1(m_select_enc_3),
        .m_select_enc_3(m_select_enc_5),
        .out0({\gen_wmux.wmux_aw_fifo/p_7_in ,\gen_wmux.wmux_aw_fifo/p_0_in6_in }),
        .reset(reset),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .sa_wm_awvalid(sa_wm_awvalid),
        .\storage_data1_reg[0] (\gen_slave_slots[1].gen_si_write.wdata_router_w_n_7 ));
  design_1_xbar_0_axi_register_slice_v2_1_15_axi_register_slice \gen_master_slots[0].reg_slice_mi 
       (.aclk(aclk),
        .aresetn(aresetn),
        .\gen_arbiter.last_rr_hot_reg[0] (addr_arbiter_aw_n_7),
        .\gen_arbiter.qual_reg_reg[0] (\gen_master_slots[0].reg_slice_mi_n_3 ),
        .\gen_arbiter.qual_reg_reg[1] (\gen_master_slots[0].reg_slice_mi_n_4 ),
        .\gen_arbiter.qual_reg_reg[1]_0 (\gen_master_slots[0].reg_slice_mi_n_7 ),
        .\gen_arbiter.qual_reg_reg[1]_1 (addr_arbiter_aw_n_2),
        .\gen_master_slots[0].w_issuing_cnt_reg[2] (addr_arbiter_aw_n_20),
        .\gen_single_thread.accept_cnt_reg[1] (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_3 ),
        .\gen_single_thread.accept_cnt_reg[1]_0 (\gen_slave_slots[1].gen_si_write.si_transactor_aw_n_3 ),
        .\gen_single_thread.active_target_enc_reg[0] (\gen_master_slots[1].reg_slice_mi_n_4 ),
        .\gen_single_thread.active_target_hot (\gen_single_thread.active_target_hot ),
        .\gen_single_thread.active_target_hot_0 (\gen_single_thread.active_target_hot_7 ),
        .\gen_single_thread.active_target_hot_reg[0] (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_2 ),
        .grant_hot0(grant_hot0),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_valid_i_reg(\gen_master_slots[0].reg_slice_mi_n_8 ),
        .m_valid_i_reg_0(st_mr_bvalid[1]),
        .p_15_in(p_15_in),
        .s_axi_awaddr({s_axi_awaddr[63:62],s_axi_awaddr[31:30]}),
        .s_axi_bready(s_axi_bready),
        .s_ready_i_reg(\gen_master_slots[0].reg_slice_mi_n_1 ),
        .s_ready_i_reg_0(\gen_master_slots[0].reg_slice_mi_n_5 ),
        .s_ready_i_reg_1(\gen_master_slots[0].reg_slice_mi_n_10 ),
        .st_mr_bid(st_mr_bid[0]),
        .st_mr_bmesg(st_mr_bmesg),
        .st_mr_bvalid(st_mr_bvalid[0]),
        .w_issuing_cnt(w_issuing_cnt[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_master_slots[0].w_issuing_cnt[0]_i_1 
       (.I0(w_issuing_cnt[0]),
        .O(\gen_master_slots[0].w_issuing_cnt[0]_i_1_n_0 ));
  FDRE \gen_master_slots[0].w_issuing_cnt_reg[0] 
       (.C(aclk),
        .CE(addr_arbiter_aw_n_18),
        .D(\gen_master_slots[0].w_issuing_cnt[0]_i_1_n_0 ),
        .Q(w_issuing_cnt[0]),
        .R(reset));
  FDRE \gen_master_slots[0].w_issuing_cnt_reg[1] 
       (.C(aclk),
        .CE(addr_arbiter_aw_n_18),
        .D(addr_arbiter_aw_n_17),
        .Q(w_issuing_cnt[1]),
        .R(reset));
  FDRE \gen_master_slots[0].w_issuing_cnt_reg[2] 
       (.C(aclk),
        .CE(addr_arbiter_aw_n_18),
        .D(addr_arbiter_aw_n_16),
        .Q(w_issuing_cnt[2]),
        .R(reset));
  FDRE \gen_master_slots[0].w_issuing_cnt_reg[3] 
       (.C(aclk),
        .CE(addr_arbiter_aw_n_18),
        .D(addr_arbiter_aw_n_15),
        .Q(w_issuing_cnt[3]),
        .R(reset));
  design_1_xbar_0_axi_crossbar_v2_1_16_wdata_mux__parameterized0 \gen_master_slots[1].gen_mi_write.wdata_mux_w 
       (.\FSM_onehot_state_reg[0] (addr_arbiter_aw_n_4),
        .\FSM_onehot_state_reg[1] (addr_arbiter_aw_n_8),
        .Q(aa_mi_awtarget_hot[1]),
        .aa_sa_awvalid(aa_sa_awvalid),
        .aa_wm_awgrant_enc(aa_wm_awgrant_enc),
        .aclk(aclk),
        .areset_d1(\wrouter_aw_fifo/areset_d1 ),
        .\gen_arbiter.m_valid_i_reg (addr_arbiter_aw_n_10),
        .\gen_axi.s_axi_wready_i_reg (\gen_decerr_slave.decerr_slave_inst_n_4 ),
        .m_avalid(m_avalid_4),
        .m_ready_d(m_ready_d_12[0]),
        .m_select_enc(m_select_enc_3),
        .m_select_enc_0(m_select_enc),
        .m_select_enc_1(m_select_enc_10),
        .m_select_enc_2(m_select_enc_5),
        .m_valid_i_reg(\gen_master_slots[0].gen_mi_write.wdata_mux_w_n_3 ),
        .m_valid_i_reg_0(\gen_slave_slots[1].gen_si_write.wdata_router_w_n_4 ),
        .out0({\gen_wmux.wmux_aw_fifo/p_7_in_2 ,\gen_wmux.wmux_aw_fifo/p_0_in6_in_1 ,\gen_master_slots[1].gen_mi_write.wdata_mux_w_n_4 }),
        .p_8_in(p_8_in),
        .push(\gen_wmux.wmux_aw_fifo/push ),
        .reset(reset),
        .s_ready_i_reg(\gen_master_slots[1].gen_mi_write.wdata_mux_w_n_5 ),
        .s_ready_i_reg_0(\gen_master_slots[1].gen_mi_write.wdata_mux_w_n_6 ),
        .\storage_data1_reg[0] (\gen_slave_slots[1].gen_si_write.wdata_router_w_n_5 ));
  design_1_xbar_0_axi_register_slice_v2_1_15_axi_register_slice__parameterized0 \gen_master_slots[1].reg_slice_mi 
       (.aclk(aclk),
        .\aresetn_d_reg[1] (\gen_master_slots[0].reg_slice_mi_n_10 ),
        .\gen_arbiter.qual_reg_reg[1] (\gen_master_slots[1].reg_slice_mi_n_5 ),
        .\gen_single_thread.accept_cnt_reg[1] (\gen_master_slots[1].reg_slice_mi_n_3 ),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc_8 ),
        .\gen_single_thread.active_target_enc_0 (\gen_single_thread.active_target_enc ),
        .\gen_single_thread.active_target_hot (\gen_single_thread.active_target_hot ),
        .\m_payload_i_reg[2] (st_mr_bvalid[1]),
        .\m_payload_i_reg[2]_0 (\gen_master_slots[0].reg_slice_mi_n_8 ),
        .\m_payload_i_reg[2]_1 (st_mr_bid[0]),
        .mi_bready_1(mi_bready_1),
        .p_18_in(p_18_in),
        .s_axi_bready(s_axi_bready),
        .\s_axi_bvalid[0] (s_axi_bvalid_0_sn_1),
        .s_ready_i_reg(\gen_master_slots[1].reg_slice_mi_n_4 ),
        .s_ready_i_reg_0(\gen_slave_slots[1].gen_si_write.si_transactor_aw_n_6 ),
        .st_mr_bid(st_mr_bid[1]),
        .st_mr_bvalid(st_mr_bvalid[0]));
  FDRE \gen_master_slots[1].w_issuing_cnt_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(addr_arbiter_aw_n_27),
        .Q(w_issuing_cnt[8]),
        .R(reset));
  design_1_xbar_0_axi_crossbar_v2_1_16_si_transactor \gen_slave_slots[0].gen_si_write.si_transactor_aw 
       (.aclk(aclk),
        .\gen_arbiter.qual_reg_reg[0] (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_3 ),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc ),
        .\gen_single_thread.active_target_enc_reg[0]_0 (\gen_slave_slots[0].gen_si_write.splitter_aw_si_n_6 ),
        .\gen_single_thread.active_target_hot (\gen_single_thread.active_target_hot ),
        .\gen_single_thread.active_target_hot_reg[0]_0 (\gen_slave_slots[0].gen_si_write.splitter_aw_si_n_5 ),
        .\m_ready_d_reg[1] (\s_axi_awready[0] ),
        .m_valid_i_reg(\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_2 ),
        .m_valid_i_reg_0(s_axi_bvalid_0_sn_1),
        .reset(reset),
        .s_axi_bready(s_axi_bready[0]),
        .s_axi_bresp(s_axi_bresp[1:0]),
        .sel_4(\gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ),
        .st_mr_bid(st_mr_bid[0]),
        .st_mr_bmesg(st_mr_bmesg));
  design_1_xbar_0_axi_crossbar_v2_1_16_splitter \gen_slave_slots[0].gen_si_write.splitter_aw_si 
       (.aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_arbiter.qual_reg_reg[0] (\gen_slave_slots[0].gen_si_write.splitter_aw_si_n_3 ),
        .\gen_master_slots[1].w_issuing_cnt_reg[8] (\gen_master_slots[0].reg_slice_mi_n_3 ),
        .\gen_rep[0].fifoaddr_reg[0] (\gen_slave_slots[0].gen_si_write.splitter_aw_si_n_4 ),
        .\gen_single_thread.accept_cnt_reg[1] (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_3 ),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc ),
        .\gen_single_thread.active_target_enc_reg[0] (\gen_slave_slots[0].gen_si_write.splitter_aw_si_n_6 ),
        .\gen_single_thread.active_target_hot (\gen_single_thread.active_target_hot ),
        .\gen_single_thread.active_target_hot_reg[0] (\gen_slave_slots[0].gen_si_write.splitter_aw_si_n_5 ),
        .m_ready_d(m_ready_d),
        .s_axi_awaddr(s_axi_awaddr[31:30]),
        .\s_axi_awready[0] (\s_axi_awready[0] ),
        .s_axi_awvalid(s_axi_awvalid[0]),
        .ss_aa_awready(ss_aa_awready[0]),
        .ss_wr_awready_0(ss_wr_awready_0));
  design_1_xbar_0_axi_crossbar_v2_1_16_wdata_router \gen_slave_slots[0].gen_si_write.wdata_router_w 
       (.aclk(aclk),
        .areset_d1(\wrouter_aw_fifo/areset_d1 ),
        .\gen_axi.s_axi_wready_i_reg (\gen_slave_slots[0].gen_si_write.wdata_router_w_n_3 ),
        .\gen_axi.s_axi_wready_i_reg_0 (\gen_master_slots[1].gen_mi_write.wdata_mux_w_n_6 ),
        .m_avalid(m_avalid_6),
        .m_ready_d(m_ready_d[1]),
        .\m_ready_d_reg[1] (\gen_slave_slots[0].gen_si_write.splitter_aw_si_n_4 ),
        .m_select_enc(m_select_enc_5),
        .m_select_enc_0(m_select_enc_3),
        .reset(reset),
        .s_axi_awaddr(s_axi_awaddr[31:30]),
        .s_axi_awvalid(s_axi_awvalid[0]),
        .s_axi_wlast(s_axi_wlast[0]),
        .s_axi_wvalid(s_axi_wvalid[0]),
        .ss_wr_awready_0(ss_wr_awready_0),
        .\storage_data1_reg[0] (\gen_slave_slots[0].gen_si_write.wdata_router_w_n_4 ));
  design_1_xbar_0_axi_crossbar_v2_1_16_si_transactor__parameterized0 \gen_slave_slots[1].gen_si_write.si_transactor_aw 
       (.aclk(aclk),
        .\aresetn_d_reg[1] (\gen_master_slots[0].reg_slice_mi_n_1 ),
        .\gen_arbiter.qual_reg_reg[1] (\gen_slave_slots[1].gen_si_write.si_transactor_aw_n_3 ),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc_8 ),
        .\gen_single_thread.active_target_enc_0 (\gen_single_thread.active_target_enc ),
        .\gen_single_thread.active_target_enc_reg[0]_0 (\gen_slave_slots[1].gen_si_write.splitter_aw_si_n_6 ),
        .\gen_single_thread.active_target_hot (\gen_single_thread.active_target_hot_7 ),
        .\gen_single_thread.active_target_hot_reg[0]_0 (\gen_slave_slots[1].gen_si_write.splitter_aw_si_n_5 ),
        .\m_payload_i_reg[2] (\gen_master_slots[1].reg_slice_mi_n_3 ),
        .\m_ready_d_reg[1] (\s_axi_awready[1] ),
        .m_valid_i_reg(\gen_slave_slots[1].gen_si_write.si_transactor_aw_n_6 ),
        .m_valid_i_reg_0(\gen_master_slots[0].reg_slice_mi_n_7 ),
        .m_valid_i_reg_1(\gen_master_slots[1].reg_slice_mi_n_5 ),
        .mi_bready_1(mi_bready_1),
        .p_15_in(p_15_in),
        .reset(reset),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp[3:2]),
        .s_axi_bvalid(s_axi_bvalid),
        .sel_4(\gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4_0 ),
        .st_mr_bid(st_mr_bid),
        .st_mr_bmesg(st_mr_bmesg),
        .st_mr_bvalid(st_mr_bvalid));
  design_1_xbar_0_axi_crossbar_v2_1_16_splitter_0 \gen_slave_slots[1].gen_si_write.splitter_aw_si 
       (.aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_arbiter.qual_reg_reg[1] (\gen_slave_slots[1].gen_si_write.splitter_aw_si_n_3 ),
        .\gen_master_slots[1].w_issuing_cnt_reg[8] (\gen_master_slots[0].reg_slice_mi_n_4 ),
        .\gen_rep[0].fifoaddr_reg[0] (\gen_slave_slots[1].gen_si_write.splitter_aw_si_n_4 ),
        .\gen_single_thread.accept_cnt_reg[1] (\gen_slave_slots[1].gen_si_write.si_transactor_aw_n_3 ),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc_8 ),
        .\gen_single_thread.active_target_enc_reg[0] (\gen_slave_slots[1].gen_si_write.splitter_aw_si_n_6 ),
        .\gen_single_thread.active_target_hot (\gen_single_thread.active_target_hot_7 ),
        .\gen_single_thread.active_target_hot_reg[0] (\gen_slave_slots[1].gen_si_write.splitter_aw_si_n_5 ),
        .m_ready_d(m_ready_d_9),
        .s_axi_awaddr(s_axi_awaddr[63:62]),
        .\s_axi_awready[1] (\s_axi_awready[1] ),
        .s_axi_awvalid(s_axi_awvalid[1]),
        .ss_aa_awready(ss_aa_awready[1]),
        .ss_wr_awready_1(ss_wr_awready_1));
  design_1_xbar_0_axi_crossbar_v2_1_16_wdata_router_1 \gen_slave_slots[1].gen_si_write.wdata_router_w 
       (.aclk(aclk),
        .areset_d1(\wrouter_aw_fifo/areset_d1 ),
        .\gen_axi.s_axi_wready_i_reg (\gen_slave_slots[1].gen_si_write.wdata_router_w_n_5 ),
        .\gen_axi.s_axi_wready_i_reg_0 (\gen_master_slots[1].gen_mi_write.wdata_mux_w_n_5 ),
        .m_avalid(m_avalid_11),
        .m_avalid_0(m_avalid_4),
        .m_avalid_2(m_avalid),
        .m_axi_wvalid(m_axi_wvalid),
        .m_ready_d(m_ready_d_9[1]),
        .\m_ready_d_reg[1] (\gen_slave_slots[1].gen_si_write.splitter_aw_si_n_4 ),
        .m_select_enc(m_select_enc_10),
        .m_select_enc_1(m_select_enc_3),
        .m_select_enc_3(m_select_enc),
        .m_select_enc_4(m_select_enc_5),
        .m_valid_i_reg(\gen_slave_slots[0].gen_si_write.wdata_router_w_n_3 ),
        .m_valid_i_reg_0(\gen_slave_slots[0].gen_si_write.wdata_router_w_n_4 ),
        .p_8_in(p_8_in),
        .reset(reset),
        .s_axi_awaddr(s_axi_awaddr[63:62]),
        .s_axi_awvalid(s_axi_awvalid[1]),
        .s_axi_wlast(s_axi_wlast[1]),
        .s_axi_wvalid(s_axi_wvalid[1]),
        .ss_wr_awready_1(ss_wr_awready_1),
        .\storage_data1_reg[0] (\gen_slave_slots[1].gen_si_write.wdata_router_w_n_4 ),
        .\storage_data1_reg[0]_0 (\gen_slave_slots[1].gen_si_write.wdata_router_w_n_7 ));
  design_1_xbar_0_axi_crossbar_v2_1_16_splitter_2 splitter_aw_mi
       (.Q(aa_mi_awtarget_hot),
        .aa_sa_awvalid(aa_sa_awvalid),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_arbiter.m_target_hot_i_reg[0] (addr_arbiter_aw_n_26),
        .\gen_arbiter.m_target_hot_i_reg[1] (addr_arbiter_aw_n_12),
        .m_axi_awready(m_axi_awready),
        .m_ready_d(m_ready_d_12),
        .\m_ready_d_reg[0]_0 (splitter_aw_mi_n_0),
        .mi_awready(mi_awready));
endmodule

module design_1_xbar_0_axi_crossbar_v2_1_16_decerr_slave
   (mi_awready,
    p_8_in,
    p_18_in,
    p_15_in,
    \FSM_onehot_state_reg[2] ,
    reset,
    aclk,
    m_avalid,
    \m_ready_d_reg[1] ,
    mi_bready_1,
    \storage_data1_reg[0] ,
    Q);
  output [0:0]mi_awready;
  output p_8_in;
  output p_18_in;
  output p_15_in;
  output \FSM_onehot_state_reg[2] ;
  input reset;
  input aclk;
  input m_avalid;
  input \m_ready_d_reg[1] ;
  input mi_bready_1;
  input \storage_data1_reg[0] ;
  input [0:0]Q;

  wire \FSM_onehot_state_reg[2] ;
  wire [0:0]Q;
  wire aclk;
  wire \gen_axi.s_axi_awready_i_i_1_n_0 ;
  wire \gen_axi.s_axi_bid_i[0]_i_1_n_0 ;
  wire \gen_axi.s_axi_bvalid_i_i_1_n_0 ;
  wire \gen_axi.s_axi_wready_i_i_1_n_0 ;
  wire [1:0]\gen_axi.write_cs ;
  wire \gen_axi.write_cs[0]_i_1_n_0 ;
  wire \gen_axi.write_cs[1]_i_1_n_0 ;
  wire m_avalid;
  wire \m_ready_d_reg[1] ;
  wire [0:0]mi_awready;
  wire mi_bready_1;
  wire p_15_in;
  wire p_18_in;
  wire p_8_in;
  wire reset;
  wire \storage_data1_reg[0] ;

  LUT5 #(
    .INIT(32'hFDFD0D01)) 
    \gen_axi.s_axi_awready_i_i_1 
       (.I0(\m_ready_d_reg[1] ),
        .I1(\gen_axi.write_cs [1]),
        .I2(\gen_axi.write_cs [0]),
        .I3(mi_bready_1),
        .I4(mi_awready),
        .O(\gen_axi.s_axi_awready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axi.s_axi_awready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_awready_i_i_1_n_0 ),
        .Q(mi_awready),
        .R(reset));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \gen_axi.s_axi_bid_i[0]_i_1 
       (.I0(Q),
        .I1(\gen_axi.write_cs [1]),
        .I2(\gen_axi.write_cs [0]),
        .I3(\m_ready_d_reg[1] ),
        .I4(p_18_in),
        .O(\gen_axi.s_axi_bid_i[0]_i_1_n_0 ));
  FDRE \gen_axi.s_axi_bid_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_bid_i[0]_i_1_n_0 ),
        .Q(p_18_in),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFF5F5F0C000000)) 
    \gen_axi.s_axi_bvalid_i_i_1 
       (.I0(mi_bready_1),
        .I1(\storage_data1_reg[0] ),
        .I2(\gen_axi.write_cs [1]),
        .I3(m_avalid),
        .I4(\gen_axi.write_cs [0]),
        .I5(p_15_in),
        .O(\gen_axi.s_axi_bvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axi.s_axi_bvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_bvalid_i_i_1_n_0 ),
        .Q(p_15_in),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFF3FFF00002222)) 
    \gen_axi.s_axi_wready_i_i_1 
       (.I0(\m_ready_d_reg[1] ),
        .I1(\gen_axi.write_cs [0]),
        .I2(m_avalid),
        .I3(\storage_data1_reg[0] ),
        .I4(\gen_axi.write_cs [1]),
        .I5(p_8_in),
        .O(\gen_axi.s_axi_wready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axi.s_axi_wready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_wready_i_i_1_n_0 ),
        .Q(p_8_in),
        .R(reset));
  LUT5 #(
    .INIT(32'hBF55BF00)) 
    \gen_axi.write_cs[0]_i_1 
       (.I0(\gen_axi.write_cs [1]),
        .I1(\storage_data1_reg[0] ),
        .I2(m_avalid),
        .I3(\gen_axi.write_cs [0]),
        .I4(\m_ready_d_reg[1] ),
        .O(\gen_axi.write_cs[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \gen_axi.write_cs[1]_i_1 
       (.I0(mi_bready_1),
        .I1(\gen_axi.write_cs [1]),
        .I2(\storage_data1_reg[0] ),
        .I3(m_avalid),
        .I4(\gen_axi.write_cs [0]),
        .O(\gen_axi.write_cs[1]_i_1_n_0 ));
  FDRE \gen_axi.write_cs_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.write_cs[0]_i_1_n_0 ),
        .Q(\gen_axi.write_cs [0]),
        .R(reset));
  FDRE \gen_axi.write_cs_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.write_cs[1]_i_1_n_0 ),
        .Q(\gen_axi.write_cs [1]),
        .R(reset));
  LUT2 #(
    .INIT(4'h7)) 
    \s_axi_wready[1]_INST_0_i_2 
       (.I0(p_8_in),
        .I1(m_avalid),
        .O(\FSM_onehot_state_reg[2] ));
endmodule

module design_1_xbar_0_axi_crossbar_v2_1_16_si_transactor
   (\gen_single_thread.active_target_enc ,
    \gen_single_thread.active_target_hot ,
    m_valid_i_reg,
    \gen_arbiter.qual_reg_reg[0] ,
    s_axi_bresp,
    reset,
    \gen_single_thread.active_target_enc_reg[0]_0 ,
    aclk,
    \gen_single_thread.active_target_hot_reg[0]_0 ,
    st_mr_bid,
    s_axi_bready,
    m_valid_i_reg_0,
    sel_4,
    st_mr_bmesg,
    \m_ready_d_reg[1] );
  output \gen_single_thread.active_target_enc ;
  output [0:0]\gen_single_thread.active_target_hot ;
  output m_valid_i_reg;
  output \gen_arbiter.qual_reg_reg[0] ;
  output [1:0]s_axi_bresp;
  input reset;
  input \gen_single_thread.active_target_enc_reg[0]_0 ;
  input aclk;
  input \gen_single_thread.active_target_hot_reg[0]_0 ;
  input [0:0]st_mr_bid;
  input [0:0]s_axi_bready;
  input m_valid_i_reg_0;
  input sel_4;
  input [1:0]st_mr_bmesg;
  input \m_ready_d_reg[1] ;

  wire aclk;
  wire \gen_arbiter.qual_reg_reg[0] ;
  wire [1:0]\gen_single_thread.accept_cnt ;
  wire \gen_single_thread.accept_cnt[0]_i_1_n_0 ;
  wire \gen_single_thread.accept_cnt[1]_i_1_n_0 ;
  wire \gen_single_thread.active_target_enc ;
  wire \gen_single_thread.active_target_enc_reg[0]_0 ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire \gen_single_thread.active_target_hot_reg[0]_0 ;
  wire \m_ready_d_reg[1] ;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire reset;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire sel_4;
  wire [0:0]st_mr_bid;
  wire [1:0]st_mr_bmesg;

  LUT6 #(
    .INIT(64'h1111FDDDFDDD1111)) 
    \gen_arbiter.m_grant_enc_i[0]_i_7 
       (.I0(\gen_single_thread.accept_cnt [1]),
        .I1(\gen_single_thread.accept_cnt [0]),
        .I2(s_axi_bready),
        .I3(m_valid_i_reg_0),
        .I4(sel_4),
        .I5(\gen_single_thread.active_target_enc ),
        .O(\gen_arbiter.qual_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hC03F3F80)) 
    \gen_single_thread.accept_cnt[0]_i_1 
       (.I0(\gen_single_thread.accept_cnt [1]),
        .I1(m_valid_i_reg_0),
        .I2(s_axi_bready),
        .I3(\m_ready_d_reg[1] ),
        .I4(\gen_single_thread.accept_cnt [0]),
        .O(\gen_single_thread.accept_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hD5BF2A00)) 
    \gen_single_thread.accept_cnt[1]_i_1 
       (.I0(\m_ready_d_reg[1] ),
        .I1(s_axi_bready),
        .I2(m_valid_i_reg_0),
        .I3(\gen_single_thread.accept_cnt [0]),
        .I4(\gen_single_thread.accept_cnt [1]),
        .O(\gen_single_thread.accept_cnt[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.accept_cnt_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_single_thread.accept_cnt[0]_i_1_n_0 ),
        .Q(\gen_single_thread.accept_cnt [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.accept_cnt_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_single_thread.accept_cnt[1]_i_1_n_0 ),
        .Q(\gen_single_thread.accept_cnt [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.active_target_enc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_single_thread.active_target_enc_reg[0]_0 ),
        .Q(\gen_single_thread.active_target_enc ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.active_target_hot_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_single_thread.active_target_hot_reg[0]_0 ),
        .Q(\gen_single_thread.active_target_hot ),
        .R(reset));
  LUT3 #(
    .INIT(8'hDF)) 
    m_valid_i_i_2__1
       (.I0(\gen_single_thread.active_target_hot ),
        .I1(st_mr_bid),
        .I2(s_axi_bready),
        .O(m_valid_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_bresp[0]_INST_0 
       (.I0(\gen_single_thread.active_target_enc ),
        .I1(st_mr_bmesg[0]),
        .O(s_axi_bresp[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_bresp[1]_INST_0 
       (.I0(\gen_single_thread.active_target_enc ),
        .I1(st_mr_bmesg[1]),
        .O(s_axi_bresp[1]));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_16_si_transactor" *) 
module design_1_xbar_0_axi_crossbar_v2_1_16_si_transactor__parameterized0
   (\gen_single_thread.active_target_enc ,
    \gen_single_thread.active_target_hot ,
    s_axi_bvalid,
    \gen_arbiter.qual_reg_reg[1] ,
    s_axi_bresp,
    m_valid_i_reg,
    reset,
    \gen_single_thread.active_target_enc_reg[0]_0 ,
    aclk,
    \gen_single_thread.active_target_hot_reg[0]_0 ,
    st_mr_bid,
    st_mr_bvalid,
    m_valid_i_reg_0,
    m_valid_i_reg_1,
    sel_4,
    s_axi_bready,
    \gen_single_thread.active_target_enc_0 ,
    st_mr_bmesg,
    mi_bready_1,
    p_15_in,
    \aresetn_d_reg[1] ,
    \m_payload_i_reg[2] ,
    \m_ready_d_reg[1] );
  output \gen_single_thread.active_target_enc ;
  output [0:0]\gen_single_thread.active_target_hot ;
  output [0:0]s_axi_bvalid;
  output \gen_arbiter.qual_reg_reg[1] ;
  output [1:0]s_axi_bresp;
  output m_valid_i_reg;
  input reset;
  input \gen_single_thread.active_target_enc_reg[0]_0 ;
  input aclk;
  input \gen_single_thread.active_target_hot_reg[0]_0 ;
  input [1:0]st_mr_bid;
  input [1:0]st_mr_bvalid;
  input m_valid_i_reg_0;
  input m_valid_i_reg_1;
  input sel_4;
  input [1:0]s_axi_bready;
  input \gen_single_thread.active_target_enc_0 ;
  input [1:0]st_mr_bmesg;
  input mi_bready_1;
  input p_15_in;
  input \aresetn_d_reg[1] ;
  input \m_payload_i_reg[2] ;
  input \m_ready_d_reg[1] ;

  wire aclk;
  wire \aresetn_d_reg[1] ;
  wire \gen_arbiter.qual_reg_reg[1] ;
  wire [1:0]\gen_single_thread.accept_cnt ;
  wire \gen_single_thread.accept_cnt[0]_i_1__0_n_0 ;
  wire \gen_single_thread.accept_cnt[1]_i_1__0_n_0 ;
  wire \gen_single_thread.active_target_enc ;
  wire \gen_single_thread.active_target_enc_0 ;
  wire \gen_single_thread.active_target_enc_reg[0]_0 ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire \gen_single_thread.active_target_hot_reg[0]_0 ;
  wire \m_payload_i_reg[2] ;
  wire \m_ready_d_reg[1] ;
  wire m_valid_i_i_2__0_n_0;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire mi_bready_1;
  wire p_15_in;
  wire reset;
  wire [1:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire sel_4;
  wire [1:0]st_mr_bid;
  wire [1:0]st_mr_bmesg;
  wire [1:0]st_mr_bvalid;

  LUT6 #(
    .INIT(64'h1111FFFDFFFD1111)) 
    \gen_arbiter.m_grant_enc_i[0]_i_5 
       (.I0(\gen_single_thread.accept_cnt [1]),
        .I1(\gen_single_thread.accept_cnt [0]),
        .I2(m_valid_i_reg_0),
        .I3(m_valid_i_reg_1),
        .I4(sel_4),
        .I5(\gen_single_thread.active_target_enc ),
        .O(\gen_arbiter.qual_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hA54A)) 
    \gen_single_thread.accept_cnt[0]_i_1__0 
       (.I0(\m_ready_d_reg[1] ),
        .I1(\gen_single_thread.accept_cnt [1]),
        .I2(\m_payload_i_reg[2] ),
        .I3(\gen_single_thread.accept_cnt [0]),
        .O(\gen_single_thread.accept_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hB4D0)) 
    \gen_single_thread.accept_cnt[1]_i_1__0 
       (.I0(\m_payload_i_reg[2] ),
        .I1(\gen_single_thread.accept_cnt [0]),
        .I2(\gen_single_thread.accept_cnt [1]),
        .I3(\m_ready_d_reg[1] ),
        .O(\gen_single_thread.accept_cnt[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.accept_cnt_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_single_thread.accept_cnt[0]_i_1__0_n_0 ),
        .Q(\gen_single_thread.accept_cnt [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.accept_cnt_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_single_thread.accept_cnt[1]_i_1__0_n_0 ),
        .Q(\gen_single_thread.accept_cnt [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.active_target_enc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_single_thread.active_target_enc_reg[0]_0 ),
        .Q(\gen_single_thread.active_target_enc ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.active_target_hot_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_single_thread.active_target_hot_reg[0]_0 ),
        .Q(\gen_single_thread.active_target_hot ),
        .R(reset));
  LUT4 #(
    .INIT(16'hD100)) 
    m_valid_i_i_1__1
       (.I0(m_valid_i_i_2__0_n_0),
        .I1(mi_bready_1),
        .I2(p_15_in),
        .I3(\aresetn_d_reg[1] ),
        .O(m_valid_i_reg));
  LUT5 #(
    .INIT(32'h8F808080)) 
    m_valid_i_i_2__0
       (.I0(s_axi_bready[1]),
        .I1(\gen_single_thread.active_target_enc ),
        .I2(st_mr_bid[1]),
        .I3(\gen_single_thread.active_target_enc_0 ),
        .I4(s_axi_bready[0]),
        .O(m_valid_i_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_bresp[2]_INST_0 
       (.I0(\gen_single_thread.active_target_enc ),
        .I1(st_mr_bmesg[0]),
        .O(s_axi_bresp[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_bresp[3]_INST_0 
       (.I0(\gen_single_thread.active_target_enc ),
        .I1(st_mr_bmesg[1]),
        .O(s_axi_bresp[1]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \s_axi_bvalid[1]_INST_0 
       (.I0(\gen_single_thread.active_target_enc ),
        .I1(st_mr_bid[1]),
        .I2(st_mr_bvalid[1]),
        .I3(\gen_single_thread.active_target_hot ),
        .I4(st_mr_bid[0]),
        .I5(st_mr_bvalid[0]),
        .O(s_axi_bvalid));
endmodule

module design_1_xbar_0_axi_crossbar_v2_1_16_splitter
   (\s_axi_awready[0] ,
    m_ready_d,
    \gen_arbiter.qual_reg_reg[0] ,
    \gen_rep[0].fifoaddr_reg[0] ,
    \gen_single_thread.active_target_hot_reg[0] ,
    \gen_single_thread.active_target_enc_reg[0] ,
    ss_wr_awready_0,
    ss_aa_awready,
    s_axi_awvalid,
    \gen_master_slots[1].w_issuing_cnt_reg[8] ,
    \gen_single_thread.accept_cnt_reg[1] ,
    s_axi_awaddr,
    \gen_single_thread.active_target_hot ,
    \gen_single_thread.active_target_enc ,
    aresetn_d,
    aclk);
  output \s_axi_awready[0] ;
  output [1:0]m_ready_d;
  output [0:0]\gen_arbiter.qual_reg_reg[0] ;
  output \gen_rep[0].fifoaddr_reg[0] ;
  output \gen_single_thread.active_target_hot_reg[0] ;
  output \gen_single_thread.active_target_enc_reg[0] ;
  input ss_wr_awready_0;
  input [0:0]ss_aa_awready;
  input [0:0]s_axi_awvalid;
  input \gen_master_slots[1].w_issuing_cnt_reg[8] ;
  input \gen_single_thread.accept_cnt_reg[1] ;
  input [1:0]s_axi_awaddr;
  input [0:0]\gen_single_thread.active_target_hot ;
  input \gen_single_thread.active_target_enc ;
  input aresetn_d;
  input aclk;

  wire aclk;
  wire aresetn_d;
  wire [0:0]\gen_arbiter.qual_reg_reg[0] ;
  wire \gen_master_slots[1].w_issuing_cnt_reg[8] ;
  wire \gen_rep[0].fifoaddr_reg[0] ;
  wire \gen_single_thread.accept_cnt_reg[1] ;
  wire \gen_single_thread.active_target_enc ;
  wire \gen_single_thread.active_target_enc_reg[0] ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire \gen_single_thread.active_target_hot_reg[0] ;
  wire [1:0]m_ready_d;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire [1:0]s_axi_awaddr;
  wire \s_axi_awready[0] ;
  wire [0:0]s_axi_awvalid;
  wire [0:0]ss_aa_awready;
  wire ss_wr_awready_0;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \gen_arbiter.qual_reg[0]_i_1 
       (.I0(s_axi_awvalid),
        .I1(m_ready_d[0]),
        .I2(\gen_master_slots[1].w_issuing_cnt_reg[8] ),
        .I3(\gen_single_thread.accept_cnt_reg[1] ),
        .O(\gen_arbiter.qual_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_5 
       (.I0(m_ready_d[1]),
        .I1(s_axi_awvalid),
        .O(\gen_rep[0].fifoaddr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \gen_single_thread.active_target_enc[0]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_awaddr[0]),
        .I2(\s_axi_awready[0] ),
        .I3(\gen_single_thread.active_target_enc ),
        .O(\gen_single_thread.active_target_enc_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \gen_single_thread.active_target_hot[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_awaddr[1]),
        .I2(\s_axi_awready[0] ),
        .I3(\gen_single_thread.active_target_hot ),
        .O(\gen_single_thread.active_target_hot_reg[0] ));
  LUT6 #(
    .INIT(64'h000C000C00080000)) 
    \m_ready_d[0]_i_1 
       (.I0(s_axi_awvalid),
        .I1(aresetn_d),
        .I2(m_ready_d[1]),
        .I3(ss_wr_awready_0),
        .I4(ss_aa_awready),
        .I5(m_ready_d[0]),
        .O(\m_ready_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000C8C0)) 
    \m_ready_d[1]_i_1 
       (.I0(s_axi_awvalid),
        .I1(aresetn_d),
        .I2(m_ready_d[1]),
        .I3(ss_wr_awready_0),
        .I4(ss_aa_awready),
        .I5(m_ready_d[0]),
        .O(\m_ready_d[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEEE0)) 
    \s_axi_awready[0]_INST_0 
       (.I0(m_ready_d[1]),
        .I1(ss_wr_awready_0),
        .I2(ss_aa_awready),
        .I3(m_ready_d[0]),
        .O(\s_axi_awready[0] ));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_16_splitter" *) 
module design_1_xbar_0_axi_crossbar_v2_1_16_splitter_0
   (\s_axi_awready[1] ,
    m_ready_d,
    \gen_arbiter.qual_reg_reg[1] ,
    \gen_rep[0].fifoaddr_reg[0] ,
    \gen_single_thread.active_target_hot_reg[0] ,
    \gen_single_thread.active_target_enc_reg[0] ,
    ss_wr_awready_1,
    ss_aa_awready,
    s_axi_awvalid,
    \gen_master_slots[1].w_issuing_cnt_reg[8] ,
    \gen_single_thread.accept_cnt_reg[1] ,
    s_axi_awaddr,
    \gen_single_thread.active_target_hot ,
    \gen_single_thread.active_target_enc ,
    aresetn_d,
    aclk);
  output \s_axi_awready[1] ;
  output [1:0]m_ready_d;
  output [0:0]\gen_arbiter.qual_reg_reg[1] ;
  output \gen_rep[0].fifoaddr_reg[0] ;
  output \gen_single_thread.active_target_hot_reg[0] ;
  output \gen_single_thread.active_target_enc_reg[0] ;
  input ss_wr_awready_1;
  input [0:0]ss_aa_awready;
  input [0:0]s_axi_awvalid;
  input \gen_master_slots[1].w_issuing_cnt_reg[8] ;
  input \gen_single_thread.accept_cnt_reg[1] ;
  input [1:0]s_axi_awaddr;
  input [0:0]\gen_single_thread.active_target_hot ;
  input \gen_single_thread.active_target_enc ;
  input aresetn_d;
  input aclk;

  wire aclk;
  wire aresetn_d;
  wire [0:0]\gen_arbiter.qual_reg_reg[1] ;
  wire \gen_master_slots[1].w_issuing_cnt_reg[8] ;
  wire \gen_rep[0].fifoaddr_reg[0] ;
  wire \gen_single_thread.accept_cnt_reg[1] ;
  wire \gen_single_thread.active_target_enc ;
  wire \gen_single_thread.active_target_enc_reg[0] ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire \gen_single_thread.active_target_hot_reg[0] ;
  wire [1:0]m_ready_d;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire [1:0]s_axi_awaddr;
  wire \s_axi_awready[1] ;
  wire [0:0]s_axi_awvalid;
  wire [0:0]ss_aa_awready;
  wire ss_wr_awready_1;

  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \gen_arbiter.qual_reg[1]_i_1 
       (.I0(s_axi_awvalid),
        .I1(m_ready_d[0]),
        .I2(\gen_master_slots[1].w_issuing_cnt_reg[8] ),
        .I3(\gen_single_thread.accept_cnt_reg[1] ),
        .O(\gen_arbiter.qual_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_5__0 
       (.I0(m_ready_d[1]),
        .I1(s_axi_awvalid),
        .O(\gen_rep[0].fifoaddr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \gen_single_thread.active_target_enc[0]_i_1__0 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_awaddr[0]),
        .I2(\s_axi_awready[1] ),
        .I3(\gen_single_thread.active_target_enc ),
        .O(\gen_single_thread.active_target_enc_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \gen_single_thread.active_target_hot[0]_i_1__0 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_awaddr[1]),
        .I2(\s_axi_awready[1] ),
        .I3(\gen_single_thread.active_target_hot ),
        .O(\gen_single_thread.active_target_hot_reg[0] ));
  LUT6 #(
    .INIT(64'h000C000C00080000)) 
    \m_ready_d[0]_i_1 
       (.I0(s_axi_awvalid),
        .I1(aresetn_d),
        .I2(m_ready_d[1]),
        .I3(ss_wr_awready_1),
        .I4(ss_aa_awready),
        .I5(m_ready_d[0]),
        .O(\m_ready_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000C8C0)) 
    \m_ready_d[1]_i_1 
       (.I0(s_axi_awvalid),
        .I1(aresetn_d),
        .I2(m_ready_d[1]),
        .I3(ss_wr_awready_1),
        .I4(ss_aa_awready),
        .I5(m_ready_d[0]),
        .O(\m_ready_d[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEEE0)) 
    \s_axi_awready[1]_INST_0 
       (.I0(m_ready_d[1]),
        .I1(ss_wr_awready_1),
        .I2(ss_aa_awready),
        .I3(m_ready_d[0]),
        .O(\s_axi_awready[1] ));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_16_splitter" *) 
module design_1_xbar_0_axi_crossbar_v2_1_16_splitter_2
   (\m_ready_d_reg[0]_0 ,
    m_ready_d,
    aresetn_d,
    mi_awready,
    m_axi_awready,
    Q,
    \gen_arbiter.m_target_hot_i_reg[1] ,
    \gen_arbiter.m_target_hot_i_reg[0] ,
    aa_sa_awvalid,
    aclk);
  output \m_ready_d_reg[0]_0 ;
  output [1:0]m_ready_d;
  input aresetn_d;
  input [0:0]mi_awready;
  input [0:0]m_axi_awready;
  input [1:0]Q;
  input \gen_arbiter.m_target_hot_i_reg[1] ;
  input \gen_arbiter.m_target_hot_i_reg[0] ;
  input aa_sa_awvalid;
  input aclk;

  wire [1:0]Q;
  wire aa_sa_awvalid;
  wire aclk;
  wire aresetn_d;
  wire \gen_arbiter.m_target_hot_i_reg[0] ;
  wire \gen_arbiter.m_target_hot_i_reg[1] ;
  wire [0:0]m_axi_awready;
  wire [1:0]m_ready_d;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire \m_ready_d[1]_i_4_n_0 ;
  wire \m_ready_d_reg[0]_0 ;
  wire [0:0]mi_awready;

  LUT6 #(
    .INIT(64'hFFFCFFF0FFCCAA00)) 
    \gen_arbiter.grant_hot[1]_i_2 
       (.I0(m_ready_d[0]),
        .I1(mi_awready),
        .I2(m_axi_awready),
        .I3(m_ready_d[1]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\m_ready_d_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FCF80000)) 
    \m_ready_d[0]_i_1 
       (.I0(Q[0]),
        .I1(aa_sa_awvalid),
        .I2(m_ready_d[0]),
        .I3(Q[1]),
        .I4(aresetn_d),
        .I5(\m_ready_d_reg[0]_0 ),
        .O(\m_ready_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF2F22)) 
    \m_ready_d[1]_i_1 
       (.I0(mi_awready),
        .I1(\gen_arbiter.m_target_hot_i_reg[1] ),
        .I2(\gen_arbiter.m_target_hot_i_reg[0] ),
        .I3(m_axi_awready),
        .I4(m_ready_d[1]),
        .I5(\m_ready_d[1]_i_4_n_0 ),
        .O(\m_ready_d[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_ready_d[1]_i_4 
       (.I0(\m_ready_d_reg[0]_0 ),
        .I1(aresetn_d),
        .O(\m_ready_d[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
endmodule

module design_1_xbar_0_axi_crossbar_v2_1_16_wdata_mux
   (m_avalid,
    m_select_enc,
    \m_axi_wlast[0] ,
    \gen_rep[0].fifoaddr_reg[2] ,
    out0,
    s_axi_wready,
    m_axi_wstrb,
    m_axi_wdata,
    aa_wm_awgrant_enc,
    aclk,
    areset_d1,
    \storage_data1_reg[0] ,
    aa_sa_awvalid,
    Q,
    m_ready_d,
    sa_wm_awvalid,
    m_axi_wready,
    s_axi_wlast,
    m_select_enc_0,
    m_select_enc_1,
    \gen_axi.s_axi_wready_i_reg ,
    m_avalid_2,
    m_select_enc_3,
    m_avalid_4,
    s_axi_wstrb,
    s_axi_wdata,
    \m_ready_d_reg[0] ,
    \m_ready_d_reg[0]_0 ,
    reset);
  output m_avalid;
  output m_select_enc;
  output \m_axi_wlast[0] ;
  output \gen_rep[0].fifoaddr_reg[2] ;
  output [1:0]out0;
  output [1:0]s_axi_wready;
  output [7:0]m_axi_wstrb;
  output [63:0]m_axi_wdata;
  input aa_wm_awgrant_enc;
  input aclk;
  input areset_d1;
  input \storage_data1_reg[0] ;
  input aa_sa_awvalid;
  input [0:0]Q;
  input [0:0]m_ready_d;
  input [0:0]sa_wm_awvalid;
  input [0:0]m_axi_wready;
  input [1:0]s_axi_wlast;
  input m_select_enc_0;
  input m_select_enc_1;
  input \gen_axi.s_axi_wready_i_reg ;
  input m_avalid_2;
  input m_select_enc_3;
  input m_avalid_4;
  input [15:0]s_axi_wstrb;
  input [127:0]s_axi_wdata;
  input \m_ready_d_reg[0] ;
  input \m_ready_d_reg[0]_0 ;
  input reset;

  wire [0:0]Q;
  wire aa_sa_awvalid;
  wire aa_wm_awgrant_enc;
  wire aclk;
  wire areset_d1;
  wire \gen_axi.s_axi_wready_i_reg ;
  wire \gen_rep[0].fifoaddr_reg[2] ;
  wire m_avalid;
  wire m_avalid_2;
  wire m_avalid_4;
  wire [63:0]m_axi_wdata;
  wire \m_axi_wlast[0] ;
  wire [0:0]m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire [0:0]m_ready_d;
  wire \m_ready_d_reg[0] ;
  wire \m_ready_d_reg[0]_0 ;
  wire m_select_enc;
  wire m_select_enc_0;
  wire m_select_enc_1;
  wire m_select_enc_3;
  wire [1:0]out0;
  wire reset;
  wire [127:0]s_axi_wdata;
  wire [1:0]s_axi_wlast;
  wire [1:0]s_axi_wready;
  wire [15:0]s_axi_wstrb;
  wire [0:0]sa_wm_awvalid;
  wire \storage_data1_reg[0] ;

  design_1_xbar_0_axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0 \gen_wmux.wmux_aw_fifo 
       (.Q(Q),
        .aa_sa_awvalid(aa_sa_awvalid),
        .aa_wm_awgrant_enc(aa_wm_awgrant_enc),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gen_axi.s_axi_wready_i_reg (\gen_axi.s_axi_wready_i_reg ),
        .\gen_rep[0].fifoaddr_reg[2]_0 (\gen_rep[0].fifoaddr_reg[2] ),
        .m_avalid_2(m_avalid_2),
        .m_avalid_4(m_avalid_4),
        .m_axi_wdata(m_axi_wdata),
        .\m_axi_wlast[0] (\m_axi_wlast[0] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_ready_d(m_ready_d),
        .\m_ready_d_reg[0] (\m_ready_d_reg[0] ),
        .\m_ready_d_reg[0]_0 (\m_ready_d_reg[0]_0 ),
        .m_select_enc_0(m_select_enc_0),
        .m_select_enc_1(m_select_enc_1),
        .m_select_enc_3(m_select_enc_3),
        .out0(out0),
        .reset(reset),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .sa_wm_awvalid(sa_wm_awvalid),
        .\storage_data1_reg[0]_0 (m_avalid),
        .\storage_data1_reg[0]_1 (m_select_enc),
        .\storage_data1_reg[0]_2 (\storage_data1_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_16_wdata_mux" *) 
module design_1_xbar_0_axi_crossbar_v2_1_16_wdata_mux__parameterized0
   (m_avalid,
    m_select_enc,
    out0,
    s_ready_i_reg,
    s_ready_i_reg_0,
    push,
    aa_wm_awgrant_enc,
    aclk,
    areset_d1,
    \gen_arbiter.m_valid_i_reg ,
    \gen_axi.s_axi_wready_i_reg ,
    \storage_data1_reg[0] ,
    p_8_in,
    m_select_enc_0,
    m_select_enc_1,
    m_valid_i_reg,
    m_select_enc_2,
    \FSM_onehot_state_reg[0] ,
    m_valid_i_reg_0,
    \FSM_onehot_state_reg[1] ,
    reset,
    m_ready_d,
    Q,
    aa_sa_awvalid);
  output m_avalid;
  output m_select_enc;
  output [2:0]out0;
  output s_ready_i_reg;
  output s_ready_i_reg_0;
  input push;
  input aa_wm_awgrant_enc;
  input aclk;
  input areset_d1;
  input \gen_arbiter.m_valid_i_reg ;
  input \gen_axi.s_axi_wready_i_reg ;
  input \storage_data1_reg[0] ;
  input p_8_in;
  input m_select_enc_0;
  input m_select_enc_1;
  input m_valid_i_reg;
  input m_select_enc_2;
  input \FSM_onehot_state_reg[0] ;
  input m_valid_i_reg_0;
  input \FSM_onehot_state_reg[1] ;
  input reset;
  input [0:0]m_ready_d;
  input [0:0]Q;
  input aa_sa_awvalid;

  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[1] ;
  wire [0:0]Q;
  wire aa_sa_awvalid;
  wire aa_wm_awgrant_enc;
  wire aclk;
  wire areset_d1;
  wire \gen_arbiter.m_valid_i_reg ;
  wire \gen_axi.s_axi_wready_i_reg ;
  wire m_avalid;
  wire [0:0]m_ready_d;
  wire m_select_enc;
  wire m_select_enc_0;
  wire m_select_enc_1;
  wire m_select_enc_2;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire [2:0]out0;
  wire p_8_in;
  wire push;
  wire reset;
  wire s_ready_i_reg;
  wire s_ready_i_reg_0;
  wire \storage_data1_reg[0] ;

  design_1_xbar_0_axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1 \gen_wmux.wmux_aw_fifo 
       (.\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1] ),
        .Q(Q),
        .aa_sa_awvalid(aa_sa_awvalid),
        .aa_wm_awgrant_enc(aa_wm_awgrant_enc),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gen_arbiter.m_valid_i_reg (\gen_arbiter.m_valid_i_reg ),
        .\gen_axi.s_axi_wready_i_reg (\gen_axi.s_axi_wready_i_reg ),
        .m_avalid(m_avalid),
        .m_ready_d(m_ready_d),
        .m_select_enc_0(m_select_enc_0),
        .m_select_enc_1(m_select_enc_1),
        .m_select_enc_2(m_select_enc_2),
        .m_valid_i_reg_0(m_valid_i_reg),
        .m_valid_i_reg_1(m_valid_i_reg_0),
        .out0(out0),
        .p_8_in(p_8_in),
        .push(push),
        .reset(reset),
        .s_ready_i_reg(s_ready_i_reg),
        .s_ready_i_reg_0(s_ready_i_reg_0),
        .\storage_data1_reg[0]_0 (m_select_enc),
        .\storage_data1_reg[0]_1 (\storage_data1_reg[0] ));
endmodule

module design_1_xbar_0_axi_crossbar_v2_1_16_wdata_router
   (m_avalid,
    ss_wr_awready_0,
    m_select_enc,
    \gen_axi.s_axi_wready_i_reg ,
    \storage_data1_reg[0] ,
    aclk,
    areset_d1,
    reset,
    s_axi_awvalid,
    m_ready_d,
    s_axi_wvalid,
    s_axi_wlast,
    s_axi_awaddr,
    \gen_axi.s_axi_wready_i_reg_0 ,
    \m_ready_d_reg[1] ,
    m_select_enc_0);
  output m_avalid;
  output ss_wr_awready_0;
  output m_select_enc;
  output \gen_axi.s_axi_wready_i_reg ;
  output \storage_data1_reg[0] ;
  input aclk;
  input areset_d1;
  input reset;
  input [0:0]s_axi_awvalid;
  input [0:0]m_ready_d;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_wlast;
  input [1:0]s_axi_awaddr;
  input \gen_axi.s_axi_wready_i_reg_0 ;
  input \m_ready_d_reg[1] ;
  input m_select_enc_0;

  wire aclk;
  wire areset_d1;
  wire \gen_axi.s_axi_wready_i_reg ;
  wire \gen_axi.s_axi_wready_i_reg_0 ;
  wire m_avalid;
  wire [0:0]m_ready_d;
  wire \m_ready_d_reg[1] ;
  wire m_select_enc;
  wire m_select_enc_0;
  wire reset;
  wire [1:0]s_axi_awaddr;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wvalid;
  wire ss_wr_awready_0;
  wire \storage_data1_reg[0] ;

  design_1_xbar_0_axi_data_fifo_v2_1_14_axic_reg_srl_fifo_3 wrouter_aw_fifo
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .\gen_axi.s_axi_wready_i_reg (\gen_axi.s_axi_wready_i_reg ),
        .\gen_axi.s_axi_wready_i_reg_0 (\gen_axi.s_axi_wready_i_reg_0 ),
        .m_ready_d(m_ready_d),
        .\m_ready_d_reg[1] (\m_ready_d_reg[1] ),
        .m_select_enc(m_select_enc),
        .m_select_enc_0(m_select_enc_0),
        .reset(reset),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i_reg_0(ss_wr_awready_0),
        .\storage_data1_reg[0]_0 (m_avalid),
        .\storage_data1_reg[0]_1 (\storage_data1_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_16_wdata_router" *) 
module design_1_xbar_0_axi_crossbar_v2_1_16_wdata_router_1
   (areset_d1,
    m_avalid,
    ss_wr_awready_1,
    m_select_enc,
    \storage_data1_reg[0] ,
    \gen_axi.s_axi_wready_i_reg ,
    m_axi_wvalid,
    \storage_data1_reg[0]_0 ,
    aclk,
    reset,
    s_axi_awvalid,
    m_ready_d,
    s_axi_awaddr,
    \gen_axi.s_axi_wready_i_reg_0 ,
    s_axi_wvalid,
    s_axi_wlast,
    \m_ready_d_reg[1] ,
    m_avalid_0,
    p_8_in,
    m_select_enc_1,
    m_valid_i_reg,
    m_avalid_2,
    m_valid_i_reg_0,
    m_select_enc_3,
    m_select_enc_4);
  output areset_d1;
  output m_avalid;
  output ss_wr_awready_1;
  output m_select_enc;
  output \storage_data1_reg[0] ;
  output \gen_axi.s_axi_wready_i_reg ;
  output [0:0]m_axi_wvalid;
  output \storage_data1_reg[0]_0 ;
  input aclk;
  input reset;
  input [0:0]s_axi_awvalid;
  input [0:0]m_ready_d;
  input [1:0]s_axi_awaddr;
  input \gen_axi.s_axi_wready_i_reg_0 ;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_wlast;
  input \m_ready_d_reg[1] ;
  input m_avalid_0;
  input p_8_in;
  input m_select_enc_1;
  input m_valid_i_reg;
  input m_avalid_2;
  input m_valid_i_reg_0;
  input m_select_enc_3;
  input m_select_enc_4;

  wire aclk;
  wire areset_d1;
  wire \gen_axi.s_axi_wready_i_reg ;
  wire \gen_axi.s_axi_wready_i_reg_0 ;
  wire m_avalid;
  wire m_avalid_0;
  wire m_avalid_2;
  wire [0:0]m_axi_wvalid;
  wire [0:0]m_ready_d;
  wire \m_ready_d_reg[1] ;
  wire m_select_enc;
  wire m_select_enc_1;
  wire m_select_enc_3;
  wire m_select_enc_4;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire p_8_in;
  wire reset;
  wire [1:0]s_axi_awaddr;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wvalid;
  wire ss_wr_awready_1;
  wire \storage_data1_reg[0] ;
  wire \storage_data1_reg[0]_0 ;

  design_1_xbar_0_axi_data_fifo_v2_1_14_axic_reg_srl_fifo wrouter_aw_fifo
       (.aclk(aclk),
        .\gen_axi.s_axi_wready_i_reg (m_avalid),
        .\gen_axi.s_axi_wready_i_reg_0 (\gen_axi.s_axi_wready_i_reg ),
        .\gen_axi.s_axi_wready_i_reg_1 (\gen_axi.s_axi_wready_i_reg_0 ),
        .in1(areset_d1),
        .m_avalid_0(m_avalid_0),
        .m_avalid_2(m_avalid_2),
        .m_axi_wvalid(m_axi_wvalid),
        .m_ready_d(m_ready_d),
        .\m_ready_d_reg[1] (\m_ready_d_reg[1] ),
        .m_select_enc_1(m_select_enc_1),
        .m_select_enc_3(m_select_enc_3),
        .m_select_enc_4(m_select_enc_4),
        .m_valid_i_reg_0(m_valid_i_reg),
        .m_valid_i_reg_1(m_valid_i_reg_0),
        .p_8_in(p_8_in),
        .reset(reset),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i_reg_0(ss_wr_awready_1),
        .\storage_data1_reg[0]_0 (m_select_enc),
        .\storage_data1_reg[0]_1 (\storage_data1_reg[0] ),
        .\storage_data1_reg[0]_2 (\storage_data1_reg[0]_0 ));
endmodule

module design_1_xbar_0_axi_data_fifo_v2_1_14_axic_reg_srl_fifo
   (in1,
    \gen_axi.s_axi_wready_i_reg ,
    s_ready_i_reg_0,
    \storage_data1_reg[0]_0 ,
    \storage_data1_reg[0]_1 ,
    \gen_axi.s_axi_wready_i_reg_0 ,
    m_axi_wvalid,
    \storage_data1_reg[0]_2 ,
    aclk,
    reset,
    s_axi_awvalid,
    m_ready_d,
    s_axi_awaddr,
    \gen_axi.s_axi_wready_i_reg_1 ,
    s_axi_wvalid,
    s_axi_wlast,
    \m_ready_d_reg[1] ,
    m_avalid_0,
    p_8_in,
    m_select_enc_1,
    m_valid_i_reg_0,
    m_avalid_2,
    m_valid_i_reg_1,
    m_select_enc_3,
    m_select_enc_4);
  output in1;
  output \gen_axi.s_axi_wready_i_reg ;
  output s_ready_i_reg_0;
  output \storage_data1_reg[0]_0 ;
  output \storage_data1_reg[0]_1 ;
  output \gen_axi.s_axi_wready_i_reg_0 ;
  output [0:0]m_axi_wvalid;
  output \storage_data1_reg[0]_2 ;
  input aclk;
  input reset;
  input [0:0]s_axi_awvalid;
  input [0:0]m_ready_d;
  input [1:0]s_axi_awaddr;
  input \gen_axi.s_axi_wready_i_reg_1 ;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_wlast;
  input \m_ready_d_reg[1] ;
  input m_avalid_0;
  input p_8_in;
  input m_select_enc_1;
  input m_valid_i_reg_0;
  input m_avalid_2;
  input m_valid_i_reg_1;
  input m_select_enc_3;
  input m_select_enc_4;

  wire \/FSM_onehot_state[0]_i_1_n_0 ;
  wire \/FSM_onehot_state[1]_i_1_n_0 ;
  wire \/FSM_onehot_state[2]_i_1_n_0 ;
  wire \/FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_3__0_n_0 ;
  wire \FSM_onehot_state[3]_i_4__0_n_0 ;
  wire \FSM_onehot_state[3]_i_5__1_n_0 ;
  wire \FSM_onehot_state[3]_i_6__0_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire aclk;
  wire [1:0]fifoaddr;
  wire \gen_axi.s_axi_wready_i_reg ;
  wire \gen_axi.s_axi_wready_i_reg_0 ;
  wire \gen_axi.s_axi_wready_i_reg_1 ;
  wire \gen_rep[0].fifoaddr[0]_i_1__0_n_0 ;
  wire \gen_rep[0].fifoaddr[1]_i_1__0_n_0 ;
  wire \gen_srls[0].gen_rep[0].srl_nx1_n_1 ;
  wire in1;
  wire m_avalid_0;
  wire m_avalid_2;
  wire [0:0]m_axi_wvalid;
  wire [0:0]m_ready_d;
  wire \m_ready_d_reg[1] ;
  wire m_select_enc_1;
  wire m_select_enc_3;
  wire m_select_enc_4;
  wire m_valid_i;
  wire m_valid_i_i_1__0_n_0;
  wire m_valid_i_i_2_n_0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  (* RTL_KEEP = "yes" *) wire p_0_in8_in;
  wire p_8_in;
  (* RTL_KEEP = "yes" *) wire p_9_in;
  wire push;
  wire reset;
  wire [1:0]s_axi_awaddr;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i_i_1__0_n_0;
  wire s_ready_i_reg_0;
  wire \storage_data1[0]_i_3__0_n_0 ;
  wire \storage_data1_reg[0]_0 ;
  wire \storage_data1_reg[0]_1 ;
  wire \storage_data1_reg[0]_2 ;

  LUT5 #(
    .INIT(32'h00510000)) 
    \/FSM_onehot_state[0]_i_1 
       (.I0(p_9_in),
        .I1(s_axi_awvalid),
        .I2(m_ready_d),
        .I3(\FSM_onehot_state[3]_i_6__0_n_0 ),
        .I4(p_0_in8_in),
        .O(\/FSM_onehot_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444744)) 
    \/FSM_onehot_state[1]_i_1 
       (.I0(\m_ready_d_reg[1] ),
        .I1(p_9_in),
        .I2(push),
        .I3(\FSM_onehot_state[3]_i_5__1_n_0 ),
        .I4(\FSM_onehot_state[2]_i_2_n_0 ),
        .I5(p_0_in8_in),
        .O(\/FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBBB8BB)) 
    \/FSM_onehot_state[2]_i_1 
       (.I0(\m_ready_d_reg[1] ),
        .I1(p_9_in),
        .I2(push),
        .I3(\FSM_onehot_state[3]_i_5__1_n_0 ),
        .I4(\FSM_onehot_state[2]_i_2_n_0 ),
        .I5(p_0_in8_in),
        .O(\/FSM_onehot_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA08)) 
    \/FSM_onehot_state[3]_i_2 
       (.I0(p_0_in8_in),
        .I1(s_axi_awvalid),
        .I2(m_ready_d),
        .I3(\FSM_onehot_state[3]_i_6__0_n_0 ),
        .I4(p_9_in),
        .O(\/FSM_onehot_state[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(\gen_axi.s_axi_wready_i_reg_1 ),
        .I1(s_axi_wvalid),
        .I2(\gen_axi.s_axi_wready_i_reg ),
        .I3(s_axi_wlast),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEEEE)) 
    \FSM_onehot_state[3]_i_1__0 
       (.I0(\FSM_onehot_state[3]_i_3__0_n_0 ),
        .I1(\FSM_onehot_state[3]_i_4__0_n_0 ),
        .I2(push),
        .I3(\FSM_onehot_state[3]_i_5__1_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state[3]_i_6__0_n_0 ),
        .O(m_valid_i));
  LUT6 #(
    .INIT(64'h800000002AAAAAAA)) 
    \FSM_onehot_state[3]_i_3__0 
       (.I0(p_0_in8_in),
        .I1(s_axi_wlast),
        .I2(\gen_axi.s_axi_wready_i_reg ),
        .I3(s_axi_wvalid),
        .I4(\gen_axi.s_axi_wready_i_reg_1 ),
        .I5(\m_ready_d_reg[1] ),
        .O(\FSM_onehot_state[3]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_4__0 
       (.I0(p_9_in),
        .I1(s_axi_awvalid),
        .I2(m_ready_d),
        .O(\FSM_onehot_state[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_state[3]_i_5__1 
       (.I0(fifoaddr[0]),
        .I1(fifoaddr[1]),
        .O(\FSM_onehot_state[3]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_onehot_state[3]_i_6__0 
       (.I0(s_axi_wlast),
        .I1(\gen_axi.s_axi_wready_i_reg ),
        .I2(s_axi_wvalid),
        .I3(\gen_axi.s_axi_wready_i_reg_1 ),
        .O(\FSM_onehot_state[3]_i_6__0_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(aclk),
        .CE(m_valid_i),
        .D(\/FSM_onehot_state[0]_i_1_n_0 ),
        .Q(p_9_in),
        .S(in1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(aclk),
        .CE(m_valid_i),
        .D(\/FSM_onehot_state[1]_i_1_n_0 ),
        .Q(p_0_in8_in),
        .R(in1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(aclk),
        .CE(m_valid_i),
        .D(\/FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(in1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(aclk),
        .CE(m_valid_i),
        .D(\/FSM_onehot_state[3]_i_2_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(in1));
  FDRE areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(reset),
        .Q(in1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \gen_axi.write_cs[1]_i_2 
       (.I0(\storage_data1_reg[0]_0 ),
        .I1(m_select_enc_1),
        .I2(s_axi_wvalid),
        .I3(s_axi_wlast),
        .I4(\gen_axi.s_axi_wready_i_reg ),
        .I5(m_valid_i_reg_0),
        .O(\gen_axi.s_axi_wready_i_reg_0 ));
  LUT6 #(
    .INIT(64'hA5F7A2F75A085D08)) 
    \gen_rep[0].fifoaddr[0]_i_1__0 
       (.I0(\FSM_onehot_state[3]_i_6__0_n_0 ),
        .I1(p_0_in8_in),
        .I2(\m_ready_d_reg[1] ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(s_ready_i_reg_0),
        .I5(fifoaddr[0]),
        .O(\gen_rep[0].fifoaddr[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5DFBA204)) 
    \gen_rep[0].fifoaddr[1]_i_1__0 
       (.I0(fifoaddr[0]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state[3]_i_6__0_n_0 ),
        .I3(push),
        .I4(fifoaddr[1]),
        .O(\gen_rep[0].fifoaddr[1]_i_1__0_n_0 ));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_rep[0].fifoaddr[0]_i_1__0_n_0 ),
        .Q(fifoaddr[0]),
        .S(reset));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_rep[0].fifoaddr[1]_i_1__0_n_0 ),
        .Q(fifoaddr[1]),
        .S(reset));
  design_1_xbar_0_axi_data_fifo_v2_1_14_ndeep_srl \gen_srls[0].gen_rep[0].srl_nx1 
       (.\FSM_onehot_state_reg[0] (\FSM_onehot_state[3]_i_4__0_n_0 ),
        .\FSM_onehot_state_reg[1] (\storage_data1[0]_i_3__0_n_0 ),
        .aclk(aclk),
        .fifoaddr(fifoaddr),
        .\gen_axi.s_axi_wready_i_reg (\gen_axi.s_axi_wready_i_reg_1 ),
        .\m_ready_d_reg[1] (\m_ready_d_reg[1] ),
        .m_valid_i_reg(\gen_axi.s_axi_wready_i_reg ),
        .m_valid_i_reg_0(\FSM_onehot_state[3]_i_6__0_n_0 ),
        .out0({p_0_in8_in,\FSM_onehot_state_reg_n_0_[3] }),
        .push(push),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i_reg(s_ready_i_reg_0),
        .\storage_data1_reg[0] (\gen_srls[0].gen_rep[0].srl_nx1_n_1 ),
        .\storage_data1_reg[0]_0 (\storage_data1_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_wvalid[0]_INST_0 
       (.I0(\storage_data1_reg[0]_2 ),
        .I1(m_avalid_2),
        .O(m_axi_wvalid));
  LUT6 #(
    .INIT(64'h202000002020FF00)) 
    \m_axi_wvalid[0]_INST_0_i_1 
       (.I0(s_axi_wvalid),
        .I1(\storage_data1_reg[0]_0 ),
        .I2(\gen_axi.s_axi_wready_i_reg ),
        .I3(m_valid_i_reg_1),
        .I4(m_select_enc_3),
        .I5(m_select_enc_4),
        .O(\storage_data1_reg[0]_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    m_valid_i_i_1
       (.I0(\gen_axi.s_axi_wready_i_reg_0 ),
        .I1(m_avalid_0),
        .I2(p_8_in),
        .O(\storage_data1_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEEEE)) 
    m_valid_i_i_1__0
       (.I0(m_valid_i_i_2_n_0),
        .I1(\FSM_onehot_state[3]_i_4__0_n_0 ),
        .I2(push),
        .I3(\FSM_onehot_state[3]_i_5__1_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state[3]_i_6__0_n_0 ),
        .O(m_valid_i_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0222222222222222)) 
    m_valid_i_i_2
       (.I0(p_0_in8_in),
        .I1(\m_ready_d_reg[1] ),
        .I2(s_axi_wlast),
        .I3(\gen_axi.s_axi_wready_i_reg ),
        .I4(s_axi_wvalid),
        .I5(\gen_axi.s_axi_wready_i_reg_1 ),
        .O(m_valid_i_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(m_valid_i),
        .D(m_valid_i_i_1__0_n_0),
        .Q(\gen_axi.s_axi_wready_i_reg ),
        .R(in1));
  LUT6 #(
    .INIT(64'hFFFFDFFFDDDDDDDD)) 
    s_ready_i_i_1__0
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(in1),
        .I2(push),
        .I3(fifoaddr[1]),
        .I4(fifoaddr[0]),
        .I5(s_ready_i_reg_0),
        .O(s_ready_i_i_1__0_n_0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__0_n_0),
        .Q(s_ready_i_reg_0),
        .R(reset));
  LUT3 #(
    .INIT(8'h08)) 
    \storage_data1[0]_i_3__0 
       (.I0(p_0_in8_in),
        .I1(s_axi_awvalid),
        .I2(m_ready_d),
        .O(\storage_data1[0]_i_3__0_n_0 ));
  FDRE \storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_srls[0].gen_rep[0].srl_nx1_n_1 ),
        .Q(\storage_data1_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_14_axic_reg_srl_fifo" *) 
module design_1_xbar_0_axi_data_fifo_v2_1_14_axic_reg_srl_fifo_3
   (\storage_data1_reg[0]_0 ,
    s_ready_i_reg_0,
    m_select_enc,
    \gen_axi.s_axi_wready_i_reg ,
    \storage_data1_reg[0]_1 ,
    aclk,
    areset_d1,
    reset,
    s_axi_awvalid,
    m_ready_d,
    s_axi_wvalid,
    s_axi_wlast,
    s_axi_awaddr,
    \gen_axi.s_axi_wready_i_reg_0 ,
    \m_ready_d_reg[1] ,
    m_select_enc_0);
  output \storage_data1_reg[0]_0 ;
  output s_ready_i_reg_0;
  output m_select_enc;
  output \gen_axi.s_axi_wready_i_reg ;
  output \storage_data1_reg[0]_1 ;
  input aclk;
  input areset_d1;
  input reset;
  input [0:0]s_axi_awvalid;
  input [0:0]m_ready_d;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_wlast;
  input [1:0]s_axi_awaddr;
  input \gen_axi.s_axi_wready_i_reg_0 ;
  input \m_ready_d_reg[1] ;
  input m_select_enc_0;

  wire \/FSM_onehot_state[0]_i_1_n_0 ;
  wire \/FSM_onehot_state[1]_i_1_n_0 ;
  wire \/FSM_onehot_state[2]_i_1_n_0 ;
  wire \/FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state[2]_i_2__0_n_0 ;
  wire \FSM_onehot_state[3]_i_3_n_0 ;
  wire \FSM_onehot_state[3]_i_4_n_0 ;
  wire \FSM_onehot_state[3]_i_5__0_n_0 ;
  wire \FSM_onehot_state[3]_i_6__1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire aclk;
  wire areset_d1;
  wire [1:0]fifoaddr;
  wire \gen_axi.s_axi_wready_i_reg ;
  wire \gen_axi.s_axi_wready_i_reg_0 ;
  wire \gen_rep[0].fifoaddr[0]_i_1_n_0 ;
  wire \gen_rep[0].fifoaddr[1]_i_1_n_0 ;
  wire \gen_srls[0].gen_rep[0].srl_nx1_n_1 ;
  wire [0:0]m_ready_d;
  wire \m_ready_d_reg[1] ;
  wire m_select_enc;
  wire m_select_enc_0;
  wire m_valid_i;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_i_2_n_0;
  (* RTL_KEEP = "yes" *) wire p_0_in8_in;
  (* RTL_KEEP = "yes" *) wire p_9_in;
  wire push;
  wire reset;
  wire [1:0]s_axi_awaddr;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i_i_1_n_0;
  wire s_ready_i_reg_0;
  wire \storage_data1[0]_i_3_n_0 ;
  wire \storage_data1_reg[0]_0 ;
  wire \storage_data1_reg[0]_1 ;

  LUT5 #(
    .INIT(32'h00510000)) 
    \/FSM_onehot_state[0]_i_1 
       (.I0(p_9_in),
        .I1(s_axi_awvalid),
        .I2(m_ready_d),
        .I3(\FSM_onehot_state[3]_i_6__1_n_0 ),
        .I4(p_0_in8_in),
        .O(\/FSM_onehot_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444744)) 
    \/FSM_onehot_state[1]_i_1 
       (.I0(\m_ready_d_reg[1] ),
        .I1(p_9_in),
        .I2(push),
        .I3(\FSM_onehot_state[3]_i_5__0_n_0 ),
        .I4(\FSM_onehot_state[2]_i_2__0_n_0 ),
        .I5(p_0_in8_in),
        .O(\/FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBBB8BB)) 
    \/FSM_onehot_state[2]_i_1 
       (.I0(\m_ready_d_reg[1] ),
        .I1(p_9_in),
        .I2(push),
        .I3(\FSM_onehot_state[3]_i_5__0_n_0 ),
        .I4(\FSM_onehot_state[2]_i_2__0_n_0 ),
        .I5(p_0_in8_in),
        .O(\/FSM_onehot_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA08)) 
    \/FSM_onehot_state[3]_i_2 
       (.I0(p_0_in8_in),
        .I1(s_axi_awvalid),
        .I2(m_ready_d),
        .I3(\FSM_onehot_state[3]_i_6__1_n_0 ),
        .I4(p_9_in),
        .O(\/FSM_onehot_state[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \FSM_onehot_state[2]_i_2__0 
       (.I0(\gen_axi.s_axi_wready_i_reg_0 ),
        .I1(s_axi_wvalid),
        .I2(\storage_data1_reg[0]_0 ),
        .I3(s_axi_wlast),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEEEE)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state[3]_i_3_n_0 ),
        .I1(\FSM_onehot_state[3]_i_4_n_0 ),
        .I2(push),
        .I3(\FSM_onehot_state[3]_i_5__0_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state[3]_i_6__1_n_0 ),
        .O(m_valid_i));
  LUT6 #(
    .INIT(64'h800000002AAAAAAA)) 
    \FSM_onehot_state[3]_i_3 
       (.I0(p_0_in8_in),
        .I1(s_axi_wlast),
        .I2(\storage_data1_reg[0]_0 ),
        .I3(s_axi_wvalid),
        .I4(\gen_axi.s_axi_wready_i_reg_0 ),
        .I5(\m_ready_d_reg[1] ),
        .O(\FSM_onehot_state[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_4 
       (.I0(p_9_in),
        .I1(s_axi_awvalid),
        .I2(m_ready_d),
        .O(\FSM_onehot_state[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_state[3]_i_5__0 
       (.I0(fifoaddr[0]),
        .I1(fifoaddr[1]),
        .O(\FSM_onehot_state[3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_onehot_state[3]_i_6__1 
       (.I0(s_axi_wlast),
        .I1(\storage_data1_reg[0]_0 ),
        .I2(s_axi_wvalid),
        .I3(\gen_axi.s_axi_wready_i_reg_0 ),
        .O(\FSM_onehot_state[3]_i_6__1_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(aclk),
        .CE(m_valid_i),
        .D(\/FSM_onehot_state[0]_i_1_n_0 ),
        .Q(p_9_in),
        .S(areset_d1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(aclk),
        .CE(m_valid_i),
        .D(\/FSM_onehot_state[1]_i_1_n_0 ),
        .Q(p_0_in8_in),
        .R(areset_d1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(aclk),
        .CE(m_valid_i),
        .D(\/FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(areset_d1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(aclk),
        .CE(m_valid_i),
        .D(\/FSM_onehot_state[3]_i_2_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_axi.write_cs[1]_i_3 
       (.I0(s_axi_wvalid),
        .I1(\storage_data1_reg[0]_0 ),
        .I2(s_axi_wlast),
        .I3(m_select_enc),
        .I4(m_select_enc_0),
        .O(\gen_axi.s_axi_wready_i_reg ));
  LUT6 #(
    .INIT(64'hA5F7A2F75A085D08)) 
    \gen_rep[0].fifoaddr[0]_i_1 
       (.I0(\FSM_onehot_state[3]_i_6__1_n_0 ),
        .I1(p_0_in8_in),
        .I2(\m_ready_d_reg[1] ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(s_ready_i_reg_0),
        .I5(fifoaddr[0]),
        .O(\gen_rep[0].fifoaddr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5DFBA204)) 
    \gen_rep[0].fifoaddr[1]_i_1 
       (.I0(fifoaddr[0]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state[3]_i_6__1_n_0 ),
        .I3(push),
        .I4(fifoaddr[1]),
        .O(\gen_rep[0].fifoaddr[1]_i_1_n_0 ));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_rep[0].fifoaddr[0]_i_1_n_0 ),
        .Q(fifoaddr[0]),
        .S(reset));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_rep[0].fifoaddr[1]_i_1_n_0 ),
        .Q(fifoaddr[1]),
        .S(reset));
  design_1_xbar_0_axi_data_fifo_v2_1_14_ndeep_srl_4 \gen_srls[0].gen_rep[0].srl_nx1 
       (.\FSM_onehot_state_reg[0] (\FSM_onehot_state[3]_i_4_n_0 ),
        .\FSM_onehot_state_reg[1] (\storage_data1[0]_i_3_n_0 ),
        .aclk(aclk),
        .fifoaddr(fifoaddr),
        .\gen_axi.s_axi_wready_i_reg (\gen_axi.s_axi_wready_i_reg_0 ),
        .\m_ready_d_reg[1] (\m_ready_d_reg[1] ),
        .m_select_enc(m_select_enc),
        .m_valid_i_reg(\storage_data1_reg[0]_0 ),
        .m_valid_i_reg_0(\FSM_onehot_state[3]_i_6__1_n_0 ),
        .out0({p_0_in8_in,\FSM_onehot_state_reg_n_0_[3] }),
        .push(push),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i_reg(s_ready_i_reg_0),
        .\storage_data1_reg[0] (\gen_srls[0].gen_rep[0].srl_nx1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_wvalid[0]_INST_0_i_2 
       (.I0(\storage_data1_reg[0]_0 ),
        .I1(s_axi_wvalid),
        .O(\storage_data1_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEEEE)) 
    m_valid_i_i_1
       (.I0(m_valid_i_i_2_n_0),
        .I1(\FSM_onehot_state[3]_i_4_n_0 ),
        .I2(push),
        .I3(\FSM_onehot_state[3]_i_5__0_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state[3]_i_6__1_n_0 ),
        .O(m_valid_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h0222222222222222)) 
    m_valid_i_i_2
       (.I0(p_0_in8_in),
        .I1(\m_ready_d_reg[1] ),
        .I2(s_axi_wlast),
        .I3(\storage_data1_reg[0]_0 ),
        .I4(s_axi_wvalid),
        .I5(\gen_axi.s_axi_wready_i_reg_0 ),
        .O(m_valid_i_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(m_valid_i),
        .D(m_valid_i_i_1_n_0),
        .Q(\storage_data1_reg[0]_0 ),
        .R(areset_d1));
  LUT6 #(
    .INIT(64'hFFFFDFFFDDDDDDDD)) 
    s_ready_i_i_1
       (.I0(\FSM_onehot_state[2]_i_2__0_n_0 ),
        .I1(areset_d1),
        .I2(push),
        .I3(fifoaddr[1]),
        .I4(fifoaddr[0]),
        .I5(s_ready_i_reg_0),
        .O(s_ready_i_i_1_n_0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1_n_0),
        .Q(s_ready_i_reg_0),
        .R(reset));
  LUT3 #(
    .INIT(8'h08)) 
    \storage_data1[0]_i_3 
       (.I0(p_0_in8_in),
        .I1(s_axi_awvalid),
        .I2(m_ready_d),
        .O(\storage_data1[0]_i_3_n_0 ));
  FDRE \storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_srls[0].gen_rep[0].srl_nx1_n_1 ),
        .Q(m_select_enc),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_14_axic_reg_srl_fifo" *) 
module design_1_xbar_0_axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0
   (\storage_data1_reg[0]_0 ,
    \storage_data1_reg[0]_1 ,
    \m_axi_wlast[0] ,
    \gen_rep[0].fifoaddr_reg[2]_0 ,
    out0,
    s_axi_wready,
    m_axi_wstrb,
    m_axi_wdata,
    aa_wm_awgrant_enc,
    aclk,
    areset_d1,
    \storage_data1_reg[0]_2 ,
    aa_sa_awvalid,
    Q,
    m_ready_d,
    sa_wm_awvalid,
    m_axi_wready,
    s_axi_wlast,
    m_select_enc_0,
    m_select_enc_1,
    \gen_axi.s_axi_wready_i_reg ,
    m_avalid_2,
    m_select_enc_3,
    m_avalid_4,
    s_axi_wstrb,
    s_axi_wdata,
    \m_ready_d_reg[0] ,
    \m_ready_d_reg[0]_0 ,
    reset);
  output \storage_data1_reg[0]_0 ;
  output \storage_data1_reg[0]_1 ;
  output \m_axi_wlast[0] ;
  output \gen_rep[0].fifoaddr_reg[2]_0 ;
  output [1:0]out0;
  output [1:0]s_axi_wready;
  output [7:0]m_axi_wstrb;
  output [63:0]m_axi_wdata;
  input aa_wm_awgrant_enc;
  input aclk;
  input areset_d1;
  input \storage_data1_reg[0]_2 ;
  input aa_sa_awvalid;
  input [0:0]Q;
  input [0:0]m_ready_d;
  input [0:0]sa_wm_awvalid;
  input [0:0]m_axi_wready;
  input [1:0]s_axi_wlast;
  input m_select_enc_0;
  input m_select_enc_1;
  input \gen_axi.s_axi_wready_i_reg ;
  input m_avalid_2;
  input m_select_enc_3;
  input m_avalid_4;
  input [15:0]s_axi_wstrb;
  input [127:0]s_axi_wdata;
  input \m_ready_d_reg[0] ;
  input \m_ready_d_reg[0]_0 ;
  input reset;

  wire \/FSM_onehot_state[0]_i_1_n_0 ;
  wire \/FSM_onehot_state[1]_i_1_n_0 ;
  wire \/FSM_onehot_state[2]_i_1_n_0 ;
  wire \/FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_3_n_0 ;
  wire \FSM_onehot_state[3]_i_4_n_0 ;
  wire \FSM_onehot_state[3]_i_5_n_0 ;
  wire \FSM_onehot_state[3]_i_6_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [0:0]Q;
  wire aa_sa_awvalid;
  wire aa_wm_awgrant_enc;
  wire aclk;
  wire areset_d1;
  wire [2:0]fifoaddr;
  wire \gen_axi.s_axi_wready_i_reg ;
  wire \gen_rep[0].fifoaddr[0]_i_1_n_0 ;
  wire \gen_rep[0].fifoaddr[1]_i_1_n_0 ;
  wire \gen_rep[0].fifoaddr[2]_i_1_n_0 ;
  wire \gen_rep[0].fifoaddr_reg[2]_0 ;
  wire \gen_srls[0].gen_rep[0].srl_nx1_n_0 ;
  wire \gen_srls[0].gen_rep[0].srl_nx1_n_1 ;
  wire m_avalid_2;
  wire m_avalid_4;
  wire [63:0]m_axi_wdata;
  wire \m_axi_wlast[0] ;
  wire [0:0]m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire [0:0]m_ready_d;
  wire \m_ready_d_reg[0] ;
  wire \m_ready_d_reg[0]_0 ;
  wire m_select_enc_0;
  wire m_select_enc_1;
  wire m_select_enc_3;
  wire m_valid_i;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_i_2_n_0;
  (* RTL_KEEP = "yes" *) wire [1:0]out0;
  wire p_0_out;
  wire reset;
  wire [127:0]s_axi_wdata;
  wire [1:0]s_axi_wlast;
  wire [1:0]s_axi_wready;
  wire [15:0]s_axi_wstrb;
  wire [0:0]sa_wm_awvalid;
  wire \storage_data1_reg[0]_0 ;
  wire \storage_data1_reg[0]_1 ;
  wire \storage_data1_reg[0]_2 ;

  LUT6 #(
    .INIT(64'h4044444400000000)) 
    \/FSM_onehot_state[0]_i_1 
       (.I0(out0[1]),
        .I1(\gen_srls[0].gen_rep[0].srl_nx1_n_0 ),
        .I2(m_ready_d),
        .I3(Q),
        .I4(aa_sa_awvalid),
        .I5(out0[0]),
        .O(\/FSM_onehot_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888B888888)) 
    \/FSM_onehot_state[1]_i_1 
       (.I0(sa_wm_awvalid),
        .I1(out0[1]),
        .I2(fifoaddr[1]),
        .I3(\FSM_onehot_state[3]_i_5_n_0 ),
        .I4(\FSM_onehot_state[3]_i_6_n_0 ),
        .I5(out0[0]),
        .O(\/FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444474777777)) 
    \/FSM_onehot_state[2]_i_1 
       (.I0(sa_wm_awvalid),
        .I1(out0[1]),
        .I2(fifoaddr[1]),
        .I3(\FSM_onehot_state[3]_i_5_n_0 ),
        .I4(\FSM_onehot_state[3]_i_6_n_0 ),
        .I5(out0[0]),
        .O(\/FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002A222222)) 
    \/FSM_onehot_state[3]_i_2 
       (.I0(out0[0]),
        .I1(\gen_srls[0].gen_rep[0].srl_nx1_n_0 ),
        .I2(m_ready_d),
        .I3(Q),
        .I4(aa_sa_awvalid),
        .I5(out0[1]),
        .O(\/FSM_onehot_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEEEEEEEEEEE)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state[3]_i_3_n_0 ),
        .I1(\FSM_onehot_state[3]_i_4_n_0 ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(fifoaddr[1]),
        .I4(\FSM_onehot_state[3]_i_5_n_0 ),
        .I5(\FSM_onehot_state[3]_i_6_n_0 ),
        .O(m_valid_i));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \FSM_onehot_state[3]_i_3 
       (.I0(out0[0]),
        .I1(\storage_data1_reg[0]_0 ),
        .I2(m_axi_wready),
        .I3(\m_axi_wlast[0] ),
        .I4(\storage_data1_reg[0]_2 ),
        .I5(sa_wm_awvalid),
        .O(\FSM_onehot_state[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \FSM_onehot_state[3]_i_4 
       (.I0(out0[1]),
        .I1(m_ready_d),
        .I2(Q),
        .I3(aa_sa_awvalid),
        .O(\FSM_onehot_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00405555FFFFFFFF)) 
    \FSM_onehot_state[3]_i_5 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\storage_data1_reg[0]_2 ),
        .I2(\m_axi_wlast[0] ),
        .I3(\gen_rep[0].fifoaddr_reg[2]_0 ),
        .I4(out0[0]),
        .I5(sa_wm_awvalid),
        .O(\FSM_onehot_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \FSM_onehot_state[3]_i_6 
       (.I0(fifoaddr[0]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(fifoaddr[2]),
        .I3(\storage_data1_reg[0]_2 ),
        .I4(\m_axi_wlast[0] ),
        .I5(\gen_rep[0].fifoaddr_reg[2]_0 ),
        .O(\FSM_onehot_state[3]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(aclk),
        .CE(m_valid_i),
        .D(\/FSM_onehot_state[0]_i_1_n_0 ),
        .Q(out0[1]),
        .S(areset_d1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(aclk),
        .CE(m_valid_i),
        .D(\/FSM_onehot_state[1]_i_1_n_0 ),
        .Q(out0[0]),
        .R(areset_d1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(aclk),
        .CE(m_valid_i),
        .D(\/FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(areset_d1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(aclk),
        .CE(m_valid_i),
        .D(\/FSM_onehot_state[3]_i_2_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_d1));
  LUT5 #(
    .INIT(32'h9B9F6460)) 
    \gen_rep[0].fifoaddr[0]_i_1 
       (.I0(\gen_srls[0].gen_rep[0].srl_nx1_n_0 ),
        .I1(sa_wm_awvalid),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(out0[0]),
        .I4(fifoaddr[0]),
        .O(\gen_rep[0].fifoaddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAF57FF0050A800)) 
    \gen_rep[0].fifoaddr[1]_i_1 
       (.I0(fifoaddr[0]),
        .I1(out0[0]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(sa_wm_awvalid),
        .I4(\gen_srls[0].gen_rep[0].srl_nx1_n_0 ),
        .I5(fifoaddr[1]),
        .O(\gen_rep[0].fifoaddr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBDFF4200)) 
    \gen_rep[0].fifoaddr[2]_i_1 
       (.I0(\FSM_onehot_state[3]_i_5_n_0 ),
        .I1(fifoaddr[1]),
        .I2(fifoaddr[0]),
        .I3(p_0_out),
        .I4(fifoaddr[2]),
        .O(\gen_rep[0].fifoaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E00CE0E0E0)) 
    \gen_rep[0].fifoaddr[2]_i_2 
       (.I0(out0[0]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(sa_wm_awvalid),
        .I3(\storage_data1_reg[0]_2 ),
        .I4(\m_axi_wlast[0] ),
        .I5(\gen_rep[0].fifoaddr_reg[2]_0 ),
        .O(p_0_out));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_rep[0].fifoaddr[0]_i_1_n_0 ),
        .Q(fifoaddr[0]),
        .S(reset));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_rep[0].fifoaddr[1]_i_1_n_0 ),
        .Q(fifoaddr[1]),
        .S(reset));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_rep[0].fifoaddr[2]_i_1_n_0 ),
        .Q(fifoaddr[2]),
        .S(reset));
  design_1_xbar_0_axi_data_fifo_v2_1_14_ndeep_srl__parameterized0 \gen_srls[0].gen_rep[0].srl_nx1 
       (.A(fifoaddr),
        .Q(Q),
        .aa_sa_awvalid(aa_sa_awvalid),
        .aa_wm_awgrant_enc(aa_wm_awgrant_enc),
        .aclk(aclk),
        .m_axi_wready(m_axi_wready),
        .m_ready_d(m_ready_d),
        .\m_ready_d_reg[0] (\m_ready_d_reg[0] ),
        .\m_ready_d_reg[0]_0 (\m_ready_d_reg[0]_0 ),
        .m_valid_i_reg(\storage_data1_reg[0]_0 ),
        .out0({out0[0],\FSM_onehot_state_reg_n_0_[3] }),
        .s_axi_wlast(s_axi_wlast),
        .\storage_data1_reg[0] (\gen_srls[0].gen_rep[0].srl_nx1_n_0 ),
        .\storage_data1_reg[0]_0 (\gen_srls[0].gen_rep[0].srl_nx1_n_1 ),
        .\storage_data1_reg[0]_1 (\storage_data1_reg[0]_1 ),
        .\storage_data1_reg[0]_2 (\storage_data1_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[0]_INST_0 
       (.I0(s_axi_wdata[64]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[0]),
        .O(m_axi_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[10]_INST_0 
       (.I0(s_axi_wdata[74]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[10]),
        .O(m_axi_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[11]_INST_0 
       (.I0(s_axi_wdata[75]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[11]),
        .O(m_axi_wdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[12]_INST_0 
       (.I0(s_axi_wdata[76]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[12]),
        .O(m_axi_wdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[13]_INST_0 
       (.I0(s_axi_wdata[77]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[13]),
        .O(m_axi_wdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[14]_INST_0 
       (.I0(s_axi_wdata[78]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[14]),
        .O(m_axi_wdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[15]_INST_0 
       (.I0(s_axi_wdata[79]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[15]),
        .O(m_axi_wdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[16]_INST_0 
       (.I0(s_axi_wdata[80]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[16]),
        .O(m_axi_wdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[17]_INST_0 
       (.I0(s_axi_wdata[81]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[17]),
        .O(m_axi_wdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[18]_INST_0 
       (.I0(s_axi_wdata[82]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[18]),
        .O(m_axi_wdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[19]_INST_0 
       (.I0(s_axi_wdata[83]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[19]),
        .O(m_axi_wdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[1]_INST_0 
       (.I0(s_axi_wdata[65]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[1]),
        .O(m_axi_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[20]_INST_0 
       (.I0(s_axi_wdata[84]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[20]),
        .O(m_axi_wdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[21]_INST_0 
       (.I0(s_axi_wdata[85]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[21]),
        .O(m_axi_wdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[22]_INST_0 
       (.I0(s_axi_wdata[86]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[22]),
        .O(m_axi_wdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[23]_INST_0 
       (.I0(s_axi_wdata[87]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[23]),
        .O(m_axi_wdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[24]_INST_0 
       (.I0(s_axi_wdata[88]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[24]),
        .O(m_axi_wdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[25]_INST_0 
       (.I0(s_axi_wdata[89]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[25]),
        .O(m_axi_wdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[26]_INST_0 
       (.I0(s_axi_wdata[90]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[26]),
        .O(m_axi_wdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[27]_INST_0 
       (.I0(s_axi_wdata[91]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[27]),
        .O(m_axi_wdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[28]_INST_0 
       (.I0(s_axi_wdata[92]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[28]),
        .O(m_axi_wdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[29]_INST_0 
       (.I0(s_axi_wdata[93]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[29]),
        .O(m_axi_wdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[2]_INST_0 
       (.I0(s_axi_wdata[66]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[2]),
        .O(m_axi_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[30]_INST_0 
       (.I0(s_axi_wdata[94]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[30]),
        .O(m_axi_wdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[31]_INST_0 
       (.I0(s_axi_wdata[95]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[31]),
        .O(m_axi_wdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[32]_INST_0 
       (.I0(s_axi_wdata[96]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[32]),
        .O(m_axi_wdata[32]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[33]_INST_0 
       (.I0(s_axi_wdata[97]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[33]),
        .O(m_axi_wdata[33]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[34]_INST_0 
       (.I0(s_axi_wdata[98]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[34]),
        .O(m_axi_wdata[34]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[35]_INST_0 
       (.I0(s_axi_wdata[99]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[35]),
        .O(m_axi_wdata[35]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[36]_INST_0 
       (.I0(s_axi_wdata[100]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[36]),
        .O(m_axi_wdata[36]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[37]_INST_0 
       (.I0(s_axi_wdata[101]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[37]),
        .O(m_axi_wdata[37]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[38]_INST_0 
       (.I0(s_axi_wdata[102]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[38]),
        .O(m_axi_wdata[38]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[39]_INST_0 
       (.I0(s_axi_wdata[103]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[39]),
        .O(m_axi_wdata[39]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[3]_INST_0 
       (.I0(s_axi_wdata[67]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[3]),
        .O(m_axi_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[40]_INST_0 
       (.I0(s_axi_wdata[104]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[40]),
        .O(m_axi_wdata[40]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[41]_INST_0 
       (.I0(s_axi_wdata[105]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[41]),
        .O(m_axi_wdata[41]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[42]_INST_0 
       (.I0(s_axi_wdata[106]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[42]),
        .O(m_axi_wdata[42]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[43]_INST_0 
       (.I0(s_axi_wdata[107]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[43]),
        .O(m_axi_wdata[43]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[44]_INST_0 
       (.I0(s_axi_wdata[108]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[44]),
        .O(m_axi_wdata[44]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[45]_INST_0 
       (.I0(s_axi_wdata[109]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[45]),
        .O(m_axi_wdata[45]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[46]_INST_0 
       (.I0(s_axi_wdata[110]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[46]),
        .O(m_axi_wdata[46]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[47]_INST_0 
       (.I0(s_axi_wdata[111]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[47]),
        .O(m_axi_wdata[47]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[48]_INST_0 
       (.I0(s_axi_wdata[112]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[48]),
        .O(m_axi_wdata[48]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[49]_INST_0 
       (.I0(s_axi_wdata[113]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[49]),
        .O(m_axi_wdata[49]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[4]_INST_0 
       (.I0(s_axi_wdata[68]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[4]),
        .O(m_axi_wdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[50]_INST_0 
       (.I0(s_axi_wdata[114]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[50]),
        .O(m_axi_wdata[50]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[51]_INST_0 
       (.I0(s_axi_wdata[115]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[51]),
        .O(m_axi_wdata[51]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[52]_INST_0 
       (.I0(s_axi_wdata[116]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[52]),
        .O(m_axi_wdata[52]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[53]_INST_0 
       (.I0(s_axi_wdata[117]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[53]),
        .O(m_axi_wdata[53]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[54]_INST_0 
       (.I0(s_axi_wdata[118]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[54]),
        .O(m_axi_wdata[54]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[55]_INST_0 
       (.I0(s_axi_wdata[119]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[55]),
        .O(m_axi_wdata[55]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[56]_INST_0 
       (.I0(s_axi_wdata[120]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[56]),
        .O(m_axi_wdata[56]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[57]_INST_0 
       (.I0(s_axi_wdata[121]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[57]),
        .O(m_axi_wdata[57]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[58]_INST_0 
       (.I0(s_axi_wdata[122]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[58]),
        .O(m_axi_wdata[58]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[59]_INST_0 
       (.I0(s_axi_wdata[123]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[59]),
        .O(m_axi_wdata[59]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[5]_INST_0 
       (.I0(s_axi_wdata[69]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[5]),
        .O(m_axi_wdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[60]_INST_0 
       (.I0(s_axi_wdata[124]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[60]),
        .O(m_axi_wdata[60]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[61]_INST_0 
       (.I0(s_axi_wdata[125]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[61]),
        .O(m_axi_wdata[61]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[62]_INST_0 
       (.I0(s_axi_wdata[126]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[62]),
        .O(m_axi_wdata[62]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[63]_INST_0 
       (.I0(s_axi_wdata[127]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[63]),
        .O(m_axi_wdata[63]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[6]_INST_0 
       (.I0(s_axi_wdata[70]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[6]),
        .O(m_axi_wdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[7]_INST_0 
       (.I0(s_axi_wdata[71]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[7]),
        .O(m_axi_wdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[8]_INST_0 
       (.I0(s_axi_wdata[72]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[8]),
        .O(m_axi_wdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wdata[9]_INST_0 
       (.I0(s_axi_wdata[73]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wdata[9]),
        .O(m_axi_wdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wlast[0]_INST_0 
       (.I0(s_axi_wlast[1]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wlast[0]),
        .O(\m_axi_wlast[0] ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wstrb[0]_INST_0 
       (.I0(s_axi_wstrb[8]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wstrb[0]),
        .O(m_axi_wstrb[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wstrb[1]_INST_0 
       (.I0(s_axi_wstrb[9]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wstrb[1]),
        .O(m_axi_wstrb[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wstrb[2]_INST_0 
       (.I0(s_axi_wstrb[10]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wstrb[2]),
        .O(m_axi_wstrb[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wstrb[3]_INST_0 
       (.I0(s_axi_wstrb[11]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wstrb[3]),
        .O(m_axi_wstrb[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wstrb[4]_INST_0 
       (.I0(s_axi_wstrb[12]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wstrb[4]),
        .O(m_axi_wstrb[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wstrb[5]_INST_0 
       (.I0(s_axi_wstrb[13]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wstrb[5]),
        .O(m_axi_wstrb[5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wstrb[6]_INST_0 
       (.I0(s_axi_wstrb[14]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wstrb[6]),
        .O(m_axi_wstrb[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_wstrb[7]_INST_0 
       (.I0(s_axi_wstrb[15]),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(s_axi_wstrb[7]),
        .O(m_axi_wstrb[7]));
  LUT6 #(
    .INIT(64'hEEFEEEEEEEEEEEEE)) 
    m_valid_i_i_1
       (.I0(m_valid_i_i_2_n_0),
        .I1(\FSM_onehot_state[3]_i_4_n_0 ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(fifoaddr[1]),
        .I4(\FSM_onehot_state[3]_i_5_n_0 ),
        .I5(\FSM_onehot_state[3]_i_6_n_0 ),
        .O(m_valid_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h2AAAAAAA00000000)) 
    m_valid_i_i_2
       (.I0(out0[0]),
        .I1(\storage_data1_reg[0]_0 ),
        .I2(m_axi_wready),
        .I3(\m_axi_wlast[0] ),
        .I4(\storage_data1_reg[0]_2 ),
        .I5(sa_wm_awvalid),
        .O(m_valid_i_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(m_valid_i),
        .D(m_valid_i_i_1_n_0),
        .Q(\storage_data1_reg[0]_0 ),
        .R(areset_d1));
  LUT6 #(
    .INIT(64'h010101F100000000)) 
    \s_axi_wready[0]_INST_0 
       (.I0(\gen_rep[0].fifoaddr_reg[2]_0 ),
        .I1(\storage_data1_reg[0]_1 ),
        .I2(m_select_enc_3),
        .I3(m_select_enc_1),
        .I4(\gen_axi.s_axi_wready_i_reg ),
        .I5(m_avalid_4),
        .O(s_axi_wready[0]));
  LUT6 #(
    .INIT(64'h1010DC1000000000)) 
    \s_axi_wready[1]_INST_0 
       (.I0(\gen_rep[0].fifoaddr_reg[2]_0 ),
        .I1(m_select_enc_0),
        .I2(\storage_data1_reg[0]_1 ),
        .I3(m_select_enc_1),
        .I4(\gen_axi.s_axi_wready_i_reg ),
        .I5(m_avalid_2),
        .O(s_axi_wready[1]));
  LUT2 #(
    .INIT(4'h7)) 
    \s_axi_wready[1]_INST_0_i_1 
       (.I0(\storage_data1_reg[0]_0 ),
        .I1(m_axi_wready),
        .O(\gen_rep[0].fifoaddr_reg[2]_0 ));
  FDRE \storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_srls[0].gen_rep[0].srl_nx1_n_1 ),
        .Q(\storage_data1_reg[0]_1 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_14_axic_reg_srl_fifo" *) 
module design_1_xbar_0_axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1
   (m_avalid,
    \storage_data1_reg[0]_0 ,
    out0,
    s_ready_i_reg,
    s_ready_i_reg_0,
    push,
    aa_wm_awgrant_enc,
    aclk,
    areset_d1,
    \gen_arbiter.m_valid_i_reg ,
    \gen_axi.s_axi_wready_i_reg ,
    \storage_data1_reg[0]_1 ,
    p_8_in,
    m_select_enc_0,
    m_select_enc_1,
    m_valid_i_reg_0,
    m_select_enc_2,
    \FSM_onehot_state_reg[0]_0 ,
    m_valid_i_reg_1,
    \FSM_onehot_state_reg[1]_0 ,
    reset,
    m_ready_d,
    Q,
    aa_sa_awvalid);
  output m_avalid;
  output \storage_data1_reg[0]_0 ;
  output [2:0]out0;
  output s_ready_i_reg;
  output s_ready_i_reg_0;
  input push;
  input aa_wm_awgrant_enc;
  input aclk;
  input areset_d1;
  input \gen_arbiter.m_valid_i_reg ;
  input \gen_axi.s_axi_wready_i_reg ;
  input \storage_data1_reg[0]_1 ;
  input p_8_in;
  input m_select_enc_0;
  input m_select_enc_1;
  input m_valid_i_reg_0;
  input m_select_enc_2;
  input \FSM_onehot_state_reg[0]_0 ;
  input m_valid_i_reg_1;
  input \FSM_onehot_state_reg[1]_0 ;
  input reset;
  input [0:0]m_ready_d;
  input [0:0]Q;
  input aa_sa_awvalid;

  wire \/FSM_onehot_state[0]_i_1_n_0 ;
  wire \/FSM_onehot_state[1]_i_1_n_0 ;
  wire \/FSM_onehot_state[2]_i_1_n_0 ;
  wire \/FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire \FSM_onehot_state_reg[1]_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  wire [0:0]Q;
  wire aa_sa_awvalid;
  wire aa_wm_awgrant_enc;
  wire aclk;
  wire areset_d1;
  wire [1:0]fifoaddr;
  wire \gen_arbiter.m_valid_i_reg ;
  wire \gen_axi.s_axi_wready_i_reg ;
  wire \gen_rep[0].fifoaddr[0]_i_1__0_n_0 ;
  wire \gen_rep[0].fifoaddr[1]_i_1__0_n_0 ;
  wire \gen_srls[0].gen_rep[0].srl_nx1_n_0 ;
  wire m_avalid;
  wire [0:0]m_ready_d;
  wire m_select_enc_0;
  wire m_select_enc_1;
  wire m_select_enc_2;
  wire m_valid_i__0;
  wire m_valid_i_n_0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  (* RTL_KEEP = "yes" *) wire [2:0]out0;
  wire p_0_in3_out;
  wire p_8_in;
  wire push;
  wire reset;
  wire s_ready_i_reg;
  wire s_ready_i_reg_0;
  wire \storage_data1_reg[0]_0 ;
  wire \storage_data1_reg[0]_1 ;

  LUT6 #(
    .INIT(64'h4555000000000000)) 
    \/FSM_onehot_state[0]_i_1 
       (.I0(out0[2]),
        .I1(m_ready_d),
        .I2(Q),
        .I3(aa_sa_awvalid),
        .I4(m_valid_i_reg_1),
        .I5(out0[1]),
        .O(\/FSM_onehot_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000400040FF4000)) 
    \/FSM_onehot_state[1]_i_1 
       (.I0(m_ready_d),
        .I1(Q),
        .I2(aa_sa_awvalid),
        .I3(out0[2]),
        .I4(p_0_in3_out),
        .I5(out0[1]),
        .O(\/FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF700F700F700F7FF)) 
    \/FSM_onehot_state[2]_i_1 
       (.I0(aa_sa_awvalid),
        .I1(Q),
        .I2(m_ready_d),
        .I3(out0[2]),
        .I4(p_0_in3_out),
        .I5(out0[1]),
        .O(\/FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002000AAAA)) 
    \/FSM_onehot_state[3]_i_2 
       (.I0(out0[1]),
        .I1(m_ready_d),
        .I2(Q),
        .I3(aa_sa_awvalid),
        .I4(m_valid_i_reg_1),
        .I5(out0[2]),
        .O(\/FSM_onehot_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F488F488F4)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(m_valid_i_reg_1),
        .I1(out0[1]),
        .I2(out0[2]),
        .I3(\gen_arbiter.m_valid_i_reg ),
        .I4(out0[0]),
        .I5(p_0_in3_out),
        .O(m_valid_i__0));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(\/FSM_onehot_state[0]_i_1_n_0 ),
        .Q(out0[2]),
        .S(areset_d1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(\/FSM_onehot_state[1]_i_1_n_0 ),
        .Q(out0[1]),
        .R(areset_d1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(\/FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(areset_d1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(\/FSM_onehot_state[3]_i_2_n_0 ),
        .Q(out0[0]),
        .R(areset_d1));
  LUT6 #(
    .INIT(64'h808000008080FF00)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_4 
       (.I0(p_8_in),
        .I1(m_avalid),
        .I2(\storage_data1_reg[0]_0 ),
        .I3(m_select_enc_0),
        .I4(m_select_enc_1),
        .I5(m_valid_i_reg_0),
        .O(s_ready_i_reg));
  LUT6 #(
    .INIT(64'h08000800080008FF)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_4__0 
       (.I0(p_8_in),
        .I1(m_avalid),
        .I2(\storage_data1_reg[0]_0 ),
        .I3(m_select_enc_2),
        .I4(m_select_enc_0),
        .I5(m_valid_i_reg_0),
        .O(s_ready_i_reg_0));
  LUT5 #(
    .INIT(32'h3CFDC302)) 
    \gen_rep[0].fifoaddr[0]_i_1__0 
       (.I0(out0[1]),
        .I1(m_valid_i_reg_1),
        .I2(\gen_arbiter.m_valid_i_reg ),
        .I3(out0[0]),
        .I4(fifoaddr[0]),
        .O(\gen_rep[0].fifoaddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFF5BFF7400A4008)) 
    \gen_rep[0].fifoaddr[1]_i_1__0 
       (.I0(fifoaddr[0]),
        .I1(out0[0]),
        .I2(\gen_arbiter.m_valid_i_reg ),
        .I3(m_valid_i_reg_1),
        .I4(out0[1]),
        .I5(fifoaddr[1]),
        .O(\gen_rep[0].fifoaddr[1]_i_1__0_n_0 ));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_rep[0].fifoaddr[0]_i_1__0_n_0 ),
        .Q(fifoaddr[0]),
        .S(reset));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_rep[0].fifoaddr[1]_i_1__0_n_0 ),
        .Q(fifoaddr[1]),
        .S(reset));
  design_1_xbar_0_axi_data_fifo_v2_1_14_ndeep_srl_5 \gen_srls[0].gen_rep[0].srl_nx1 
       (.A(fifoaddr),
        .\FSM_onehot_state_reg[0] (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1]_0 ),
        .aa_wm_awgrant_enc(aa_wm_awgrant_enc),
        .aclk(aclk),
        .m_valid_i_reg(m_valid_i_reg_1),
        .out0(out0[0]),
        .push(push),
        .\storage_data1_reg[0] (\gen_srls[0].gen_rep[0].srl_nx1_n_0 ),
        .\storage_data1_reg[0]_0 (\storage_data1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF00F400F400F4)) 
    m_valid_i
       (.I0(m_valid_i_reg_1),
        .I1(out0[1]),
        .I2(out0[2]),
        .I3(\gen_arbiter.m_valid_i_reg ),
        .I4(out0[0]),
        .I5(p_0_in3_out),
        .O(m_valid_i_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    m_valid_i_i_3
       (.I0(\gen_arbiter.m_valid_i_reg ),
        .I1(fifoaddr[1]),
        .I2(out0[0]),
        .I3(fifoaddr[0]),
        .I4(\gen_axi.s_axi_wready_i_reg ),
        .I5(\storage_data1_reg[0]_1 ),
        .O(p_0_in3_out));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(m_valid_i_n_0),
        .Q(m_avalid),
        .R(areset_d1));
  FDRE \storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_srls[0].gen_rep[0].srl_nx1_n_0 ),
        .Q(\storage_data1_reg[0]_0 ),
        .R(1'b0));
endmodule

module design_1_xbar_0_axi_data_fifo_v2_1_14_ndeep_srl
   (push,
    \storage_data1_reg[0] ,
    fifoaddr,
    aclk,
    out0,
    s_axi_awaddr,
    \gen_axi.s_axi_wready_i_reg ,
    \m_ready_d_reg[1] ,
    s_ready_i_reg,
    s_axi_wvalid,
    m_valid_i_reg,
    s_axi_wlast,
    \FSM_onehot_state_reg[0] ,
    m_valid_i_reg_0,
    \FSM_onehot_state_reg[1] ,
    \storage_data1_reg[0]_0 );
  output push;
  output \storage_data1_reg[0] ;
  input [1:0]fifoaddr;
  input aclk;
  input [1:0]out0;
  input [1:0]s_axi_awaddr;
  input \gen_axi.s_axi_wready_i_reg ;
  input \m_ready_d_reg[1] ;
  input s_ready_i_reg;
  input [0:0]s_axi_wvalid;
  input m_valid_i_reg;
  input [0:0]s_axi_wlast;
  input \FSM_onehot_state_reg[0] ;
  input m_valid_i_reg_0;
  input \FSM_onehot_state_reg[1] ;
  input \storage_data1_reg[0]_0 ;

  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[1] ;
  wire aclk;
  wire [1:0]fifoaddr;
  wire \gen_axi.s_axi_wready_i_reg ;
  wire \gen_primitive_shifter.gen_srls[0].srl_inst_i_2_n_0 ;
  wire \gen_primitive_shifter.gen_srls[0].srl_inst_i_3_n_0 ;
  wire \m_ready_d_reg[1] ;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire [1:0]out0;
  wire push;
  wire [1:0]s_axi_awaddr;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i_reg;
  wire \storage_data1[0]_i_2_n_0 ;
  wire \storage_data1_reg[0] ;
  wire \storage_data1_reg[0]_0 ;
  wire storage_data2;
  wire \NLW_gen_primitive_shifter.gen_srls[0].srl_inst_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls " *) 
  (* srl_name = "inst/\gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst 
       (.A({1'b0,1'b0,1'b0,fifoaddr}),
        .CE(push),
        .CLK(aclk),
        .D(\gen_primitive_shifter.gen_srls[0].srl_inst_i_2_n_0 ),
        .Q(storage_data2),
        .Q31(\NLW_gen_primitive_shifter.gen_srls[0].srl_inst_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h00FF00B000B000B0)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_1__1 
       (.I0(\gen_primitive_shifter.gen_srls[0].srl_inst_i_3_n_0 ),
        .I1(\gen_axi.s_axi_wready_i_reg ),
        .I2(out0[1]),
        .I3(\m_ready_d_reg[1] ),
        .I4(out0[0]),
        .I5(s_ready_i_reg),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_2 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_awaddr[0]),
        .O(\gen_primitive_shifter.gen_srls[0].srl_inst_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_3 
       (.I0(s_axi_wvalid),
        .I1(m_valid_i_reg),
        .I2(s_axi_wlast),
        .O(\gen_primitive_shifter.gen_srls[0].srl_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFAAAFABA0AAA0A8)) 
    \storage_data1[0]_i_1__0 
       (.I0(\storage_data1[0]_i_2_n_0 ),
        .I1(out0[0]),
        .I2(\FSM_onehot_state_reg[0] ),
        .I3(m_valid_i_reg_0),
        .I4(\FSM_onehot_state_reg[1] ),
        .I5(\storage_data1_reg[0]_0 ),
        .O(\storage_data1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    \storage_data1[0]_i_2 
       (.I0(storage_data2),
        .I1(out0[0]),
        .I2(s_axi_awaddr[1]),
        .I3(s_axi_awaddr[0]),
        .O(\storage_data1[0]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_14_ndeep_srl" *) 
module design_1_xbar_0_axi_data_fifo_v2_1_14_ndeep_srl_4
   (push,
    \storage_data1_reg[0] ,
    fifoaddr,
    aclk,
    s_axi_wvalid,
    m_valid_i_reg,
    s_axi_wlast,
    out0,
    s_axi_awaddr,
    \gen_axi.s_axi_wready_i_reg ,
    \m_ready_d_reg[1] ,
    s_ready_i_reg,
    \FSM_onehot_state_reg[0] ,
    m_valid_i_reg_0,
    \FSM_onehot_state_reg[1] ,
    m_select_enc);
  output push;
  output \storage_data1_reg[0] ;
  input [1:0]fifoaddr;
  input aclk;
  input [0:0]s_axi_wvalid;
  input m_valid_i_reg;
  input [0:0]s_axi_wlast;
  input [1:0]out0;
  input [1:0]s_axi_awaddr;
  input \gen_axi.s_axi_wready_i_reg ;
  input \m_ready_d_reg[1] ;
  input s_ready_i_reg;
  input \FSM_onehot_state_reg[0] ;
  input m_valid_i_reg_0;
  input \FSM_onehot_state_reg[1] ;
  input m_select_enc;

  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[1] ;
  wire aclk;
  wire [1:0]fifoaddr;
  wire \gen_axi.s_axi_wready_i_reg ;
  wire \gen_primitive_shifter.gen_srls[0].srl_inst_i_2__0_n_0 ;
  wire \gen_primitive_shifter.gen_srls[0].srl_inst_i_3__0_n_0 ;
  wire \m_ready_d_reg[1] ;
  wire m_select_enc;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire [1:0]out0;
  wire push;
  wire [1:0]s_axi_awaddr;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i_reg;
  wire \storage_data1[0]_i_2__0_n_0 ;
  wire \storage_data1_reg[0] ;
  wire storage_data2;
  wire \NLW_gen_primitive_shifter.gen_srls[0].srl_inst_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls " *) 
  (* srl_name = "inst/\gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst 
       (.A({1'b0,1'b0,1'b0,fifoaddr}),
        .CE(push),
        .CLK(aclk),
        .D(\gen_primitive_shifter.gen_srls[0].srl_inst_i_2__0_n_0 ),
        .Q(storage_data2),
        .Q31(\NLW_gen_primitive_shifter.gen_srls[0].srl_inst_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h00FF00B000B000B0)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_1__2 
       (.I0(\gen_primitive_shifter.gen_srls[0].srl_inst_i_3__0_n_0 ),
        .I1(\gen_axi.s_axi_wready_i_reg ),
        .I2(out0[1]),
        .I3(\m_ready_d_reg[1] ),
        .I4(out0[0]),
        .I5(s_ready_i_reg),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_2__0 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_awaddr[0]),
        .O(\gen_primitive_shifter.gen_srls[0].srl_inst_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_3__0 
       (.I0(s_axi_wvalid),
        .I1(m_valid_i_reg),
        .I2(s_axi_wlast),
        .O(\gen_primitive_shifter.gen_srls[0].srl_inst_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFAAAFABA0AAA0A8)) 
    \storage_data1[0]_i_1 
       (.I0(\storage_data1[0]_i_2__0_n_0 ),
        .I1(out0[0]),
        .I2(\FSM_onehot_state_reg[0] ),
        .I3(m_valid_i_reg_0),
        .I4(\FSM_onehot_state_reg[1] ),
        .I5(m_select_enc),
        .O(\storage_data1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    \storage_data1[0]_i_2__0 
       (.I0(storage_data2),
        .I1(out0[0]),
        .I2(s_axi_awaddr[1]),
        .I3(s_axi_awaddr[0]),
        .O(\storage_data1[0]_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_14_ndeep_srl" *) 
module design_1_xbar_0_axi_data_fifo_v2_1_14_ndeep_srl_5
   (\storage_data1_reg[0] ,
    push,
    aa_wm_awgrant_enc,
    A,
    aclk,
    out0,
    \FSM_onehot_state_reg[0] ,
    m_valid_i_reg,
    \FSM_onehot_state_reg[1] ,
    \storage_data1_reg[0]_0 );
  output \storage_data1_reg[0] ;
  input push;
  input aa_wm_awgrant_enc;
  input [1:0]A;
  input aclk;
  input [0:0]out0;
  input \FSM_onehot_state_reg[0] ;
  input m_valid_i_reg;
  input \FSM_onehot_state_reg[1] ;
  input \storage_data1_reg[0]_0 ;

  wire [1:0]A;
  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[1] ;
  wire aa_wm_awgrant_enc;
  wire aclk;
  wire m_valid_i_reg;
  wire [0:0]out0;
  wire push;
  wire \storage_data1[0]_i_2__2_n_0 ;
  wire \storage_data1_reg[0] ;
  wire \storage_data1_reg[0]_0 ;
  wire storage_data2;
  wire \NLW_gen_primitive_shifter.gen_srls[0].srl_inst_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls " *) 
  (* srl_name = "inst/\gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst 
       (.A({1'b0,1'b0,1'b0,A}),
        .CE(push),
        .CLK(aclk),
        .D(aa_wm_awgrant_enc),
        .Q(storage_data2),
        .Q31(\NLW_gen_primitive_shifter.gen_srls[0].srl_inst_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'hAAAFABAFAAA0A8A0)) 
    \storage_data1[0]_i_1__2 
       (.I0(\storage_data1[0]_i_2__2_n_0 ),
        .I1(out0),
        .I2(\FSM_onehot_state_reg[0] ),
        .I3(m_valid_i_reg),
        .I4(\FSM_onehot_state_reg[1] ),
        .I5(\storage_data1_reg[0]_0 ),
        .O(\storage_data1_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[0]_i_2__2 
       (.I0(storage_data2),
        .I1(out0),
        .I2(aa_wm_awgrant_enc),
        .O(\storage_data1[0]_i_2__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_14_ndeep_srl" *) 
module design_1_xbar_0_axi_data_fifo_v2_1_14_ndeep_srl__parameterized0
   (\storage_data1_reg[0] ,
    \storage_data1_reg[0]_0 ,
    aa_wm_awgrant_enc,
    A,
    aclk,
    aa_sa_awvalid,
    Q,
    m_ready_d,
    out0,
    m_valid_i_reg,
    m_axi_wready,
    s_axi_wlast,
    \storage_data1_reg[0]_1 ,
    \storage_data1_reg[0]_2 ,
    \m_ready_d_reg[0] ,
    \m_ready_d_reg[0]_0 );
  output \storage_data1_reg[0] ;
  output \storage_data1_reg[0]_0 ;
  input aa_wm_awgrant_enc;
  input [2:0]A;
  input aclk;
  input aa_sa_awvalid;
  input [0:0]Q;
  input [0:0]m_ready_d;
  input [1:0]out0;
  input m_valid_i_reg;
  input [0:0]m_axi_wready;
  input [1:0]s_axi_wlast;
  input \storage_data1_reg[0]_1 ;
  input \storage_data1_reg[0]_2 ;
  input \m_ready_d_reg[0] ;
  input \m_ready_d_reg[0]_0 ;

  wire [2:0]A;
  wire [0:0]Q;
  wire aa_sa_awvalid;
  wire aa_wm_awgrant_enc;
  wire aclk;
  wire [0:0]m_axi_wready;
  wire [0:0]m_ready_d;
  wire \m_ready_d_reg[0] ;
  wire \m_ready_d_reg[0]_0 ;
  wire m_valid_i_reg;
  wire [1:0]out0;
  wire push;
  wire [1:0]s_axi_wlast;
  wire \storage_data1[0]_i_2__1_n_0 ;
  wire \storage_data1_reg[0] ;
  wire \storage_data1_reg[0]_0 ;
  wire \storage_data1_reg[0]_1 ;
  wire \storage_data1_reg[0]_2 ;
  wire storage_data2;
  wire \NLW_gen_primitive_shifter.gen_srls[0].srl_inst_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls " *) 
  (* srl_name = "inst/\gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst 
       (.A({1'b0,1'b0,A}),
        .CE(push),
        .CLK(aclk),
        .D(aa_wm_awgrant_enc),
        .Q(storage_data2),
        .Q31(\NLW_gen_primitive_shifter.gen_srls[0].srl_inst_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0808080800000800)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_1__0 
       (.I0(aa_sa_awvalid),
        .I1(Q),
        .I2(m_ready_d),
        .I3(out0[1]),
        .I4(\storage_data1_reg[0] ),
        .I5(out0[0]),
        .O(push));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_2__1 
       (.I0(m_valid_i_reg),
        .I1(m_axi_wready),
        .I2(s_axi_wlast[1]),
        .I3(\storage_data1_reg[0]_1 ),
        .I4(s_axi_wlast[0]),
        .I5(\storage_data1_reg[0]_2 ),
        .O(\storage_data1_reg[0] ));
  LUT6 #(
    .INIT(64'hAABBABBBAA88A888)) 
    \storage_data1[0]_i_1__1 
       (.I0(\storage_data1[0]_i_2__1_n_0 ),
        .I1(\m_ready_d_reg[0] ),
        .I2(out0[0]),
        .I3(\storage_data1_reg[0] ),
        .I4(\m_ready_d_reg[0]_0 ),
        .I5(\storage_data1_reg[0]_1 ),
        .O(\storage_data1_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[0]_i_2__1 
       (.I0(storage_data2),
        .I1(out0[0]),
        .I2(aa_wm_awgrant_enc),
        .O(\storage_data1[0]_i_2__1_n_0 ));
endmodule

module design_1_xbar_0_axi_register_slice_v2_1_15_axi_register_slice
   (st_mr_bvalid,
    s_ready_i_reg,
    grant_hot0,
    \gen_arbiter.qual_reg_reg[0] ,
    \gen_arbiter.qual_reg_reg[1] ,
    s_ready_i_reg_0,
    st_mr_bid,
    \gen_arbiter.qual_reg_reg[1]_0 ,
    m_valid_i_reg,
    m_axi_bready,
    s_ready_i_reg_1,
    st_mr_bmesg,
    aclk,
    aresetn,
    \gen_single_thread.accept_cnt_reg[1] ,
    \gen_arbiter.last_rr_hot_reg[0] ,
    \gen_single_thread.accept_cnt_reg[1]_0 ,
    \gen_arbiter.qual_reg_reg[1]_1 ,
    \gen_master_slots[0].w_issuing_cnt_reg[2] ,
    \gen_single_thread.active_target_enc_reg[0] ,
    w_issuing_cnt,
    s_axi_awaddr,
    \gen_single_thread.active_target_hot ,
    s_axi_bready,
    \gen_single_thread.active_target_hot_0 ,
    \gen_single_thread.active_target_hot_reg[0] ,
    m_axi_bvalid,
    m_valid_i_reg_0,
    p_15_in,
    m_axi_bid,
    m_axi_bresp);
  output [0:0]st_mr_bvalid;
  output s_ready_i_reg;
  output grant_hot0;
  output \gen_arbiter.qual_reg_reg[0] ;
  output \gen_arbiter.qual_reg_reg[1] ;
  output s_ready_i_reg_0;
  output [0:0]st_mr_bid;
  output \gen_arbiter.qual_reg_reg[1]_0 ;
  output m_valid_i_reg;
  output [0:0]m_axi_bready;
  output s_ready_i_reg_1;
  output [1:0]st_mr_bmesg;
  input aclk;
  input aresetn;
  input \gen_single_thread.accept_cnt_reg[1] ;
  input \gen_arbiter.last_rr_hot_reg[0] ;
  input \gen_single_thread.accept_cnt_reg[1]_0 ;
  input \gen_arbiter.qual_reg_reg[1]_1 ;
  input \gen_master_slots[0].w_issuing_cnt_reg[2] ;
  input \gen_single_thread.active_target_enc_reg[0] ;
  input [0:0]w_issuing_cnt;
  input [3:0]s_axi_awaddr;
  input [0:0]\gen_single_thread.active_target_hot ;
  input [1:0]s_axi_bready;
  input [0:0]\gen_single_thread.active_target_hot_0 ;
  input \gen_single_thread.active_target_hot_reg[0] ;
  input [0:0]m_axi_bvalid;
  input [0:0]m_valid_i_reg_0;
  input p_15_in;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;

  wire aclk;
  wire aresetn;
  wire \gen_arbiter.last_rr_hot_reg[0] ;
  wire \gen_arbiter.qual_reg_reg[0] ;
  wire \gen_arbiter.qual_reg_reg[1] ;
  wire \gen_arbiter.qual_reg_reg[1]_0 ;
  wire \gen_arbiter.qual_reg_reg[1]_1 ;
  wire \gen_master_slots[0].w_issuing_cnt_reg[2] ;
  wire \gen_single_thread.accept_cnt_reg[1] ;
  wire \gen_single_thread.accept_cnt_reg[1]_0 ;
  wire \gen_single_thread.active_target_enc_reg[0] ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire [0:0]\gen_single_thread.active_target_hot_0 ;
  wire \gen_single_thread.active_target_hot_reg[0] ;
  wire grant_hot0;
  wire [0:0]m_axi_bid;
  wire [0:0]m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_bvalid;
  wire m_valid_i_reg;
  wire [0:0]m_valid_i_reg_0;
  wire p_15_in;
  wire [3:0]s_axi_awaddr;
  wire [1:0]s_axi_bready;
  wire s_ready_i_reg;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire [0:0]st_mr_bid;
  wire [1:0]st_mr_bmesg;
  wire [0:0]st_mr_bvalid;
  wire [0:0]w_issuing_cnt;

  design_1_xbar_0_axi_register_slice_v2_1_15_axic_register_slice__parameterized1_6 \b.b_pipe 
       (.aclk(aclk),
        .aresetn(aresetn),
        .\gen_arbiter.last_rr_hot_reg[0] (\gen_arbiter.last_rr_hot_reg[0] ),
        .\gen_arbiter.qual_reg_reg[0] (\gen_arbiter.qual_reg_reg[0] ),
        .\gen_arbiter.qual_reg_reg[1] (\gen_arbiter.qual_reg_reg[1] ),
        .\gen_arbiter.qual_reg_reg[1]_0 (\gen_arbiter.qual_reg_reg[1]_0 ),
        .\gen_arbiter.qual_reg_reg[1]_1 (\gen_arbiter.qual_reg_reg[1]_1 ),
        .\gen_master_slots[0].w_issuing_cnt_reg[2] (\gen_master_slots[0].w_issuing_cnt_reg[2] ),
        .\gen_single_thread.accept_cnt_reg[1] (\gen_single_thread.accept_cnt_reg[1] ),
        .\gen_single_thread.accept_cnt_reg[1]_0 (\gen_single_thread.accept_cnt_reg[1]_0 ),
        .\gen_single_thread.active_target_enc_reg[0] (\gen_single_thread.active_target_enc_reg[0] ),
        .\gen_single_thread.active_target_hot (\gen_single_thread.active_target_hot ),
        .\gen_single_thread.active_target_hot_0 (\gen_single_thread.active_target_hot_0 ),
        .\gen_single_thread.active_target_hot_reg[0] (\gen_single_thread.active_target_hot_reg[0] ),
        .grant_hot0(grant_hot0),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .\m_payload_i_reg[2]_0 (st_mr_bid),
        .m_valid_i_reg_0(m_valid_i_reg),
        .m_valid_i_reg_1(m_valid_i_reg_0),
        .p_15_in(p_15_in),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_bready(s_axi_bready),
        .s_ready_i_reg_0(st_mr_bvalid),
        .s_ready_i_reg_1(s_ready_i_reg),
        .s_ready_i_reg_2(s_ready_i_reg_1),
        .s_ready_i_reg_3(s_ready_i_reg_0),
        .st_mr_bmesg(st_mr_bmesg),
        .w_issuing_cnt(w_issuing_cnt));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_15_axi_register_slice" *) 
module design_1_xbar_0_axi_register_slice_v2_1_15_axi_register_slice__parameterized0
   (mi_bready_1,
    \m_payload_i_reg[2] ,
    st_mr_bid,
    \gen_single_thread.accept_cnt_reg[1] ,
    s_ready_i_reg,
    \gen_arbiter.qual_reg_reg[1] ,
    \s_axi_bvalid[0] ,
    \aresetn_d_reg[1] ,
    aclk,
    s_ready_i_reg_0,
    \gen_single_thread.active_target_enc ,
    s_axi_bready,
    \m_payload_i_reg[2]_0 ,
    st_mr_bvalid,
    \gen_single_thread.active_target_enc_0 ,
    \m_payload_i_reg[2]_1 ,
    \gen_single_thread.active_target_hot ,
    p_18_in);
  output mi_bready_1;
  output [0:0]\m_payload_i_reg[2] ;
  output [0:0]st_mr_bid;
  output \gen_single_thread.accept_cnt_reg[1] ;
  output s_ready_i_reg;
  output \gen_arbiter.qual_reg_reg[1] ;
  output \s_axi_bvalid[0] ;
  input \aresetn_d_reg[1] ;
  input aclk;
  input s_ready_i_reg_0;
  input \gen_single_thread.active_target_enc ;
  input [1:0]s_axi_bready;
  input \m_payload_i_reg[2]_0 ;
  input [0:0]st_mr_bvalid;
  input \gen_single_thread.active_target_enc_0 ;
  input [0:0]\m_payload_i_reg[2]_1 ;
  input [0:0]\gen_single_thread.active_target_hot ;
  input p_18_in;

  wire aclk;
  wire \aresetn_d_reg[1] ;
  wire \gen_arbiter.qual_reg_reg[1] ;
  wire \gen_single_thread.accept_cnt_reg[1] ;
  wire \gen_single_thread.active_target_enc ;
  wire \gen_single_thread.active_target_enc_0 ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire [0:0]\m_payload_i_reg[2] ;
  wire \m_payload_i_reg[2]_0 ;
  wire [0:0]\m_payload_i_reg[2]_1 ;
  wire mi_bready_1;
  wire p_18_in;
  wire [1:0]s_axi_bready;
  wire \s_axi_bvalid[0] ;
  wire s_ready_i_reg;
  wire s_ready_i_reg_0;
  wire [0:0]st_mr_bid;
  wire [0:0]st_mr_bvalid;

  design_1_xbar_0_axi_register_slice_v2_1_15_axic_register_slice__parameterized1 \b.b_pipe 
       (.aclk(aclk),
        .\aresetn_d_reg[1] (\aresetn_d_reg[1] ),
        .\gen_arbiter.qual_reg_reg[1] (\gen_arbiter.qual_reg_reg[1] ),
        .\gen_single_thread.accept_cnt_reg[1] (\gen_single_thread.accept_cnt_reg[1] ),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc ),
        .\gen_single_thread.active_target_enc_0 (\gen_single_thread.active_target_enc_0 ),
        .\gen_single_thread.active_target_hot (\gen_single_thread.active_target_hot ),
        .\m_payload_i_reg[2]_0 (\m_payload_i_reg[2] ),
        .\m_payload_i_reg[2]_1 (st_mr_bid),
        .\m_payload_i_reg[2]_2 (\m_payload_i_reg[2]_0 ),
        .\m_payload_i_reg[2]_3 (\m_payload_i_reg[2]_1 ),
        .mi_bready_1(mi_bready_1),
        .p_18_in(p_18_in),
        .s_axi_bready(s_axi_bready),
        .\s_axi_bvalid[0] (\s_axi_bvalid[0] ),
        .s_ready_i_reg_0(s_ready_i_reg),
        .s_ready_i_reg_1(s_ready_i_reg_0),
        .st_mr_bvalid(st_mr_bvalid));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_15_axic_register_slice" *) 
module design_1_xbar_0_axi_register_slice_v2_1_15_axic_register_slice__parameterized1
   (mi_bready_1,
    \m_payload_i_reg[2]_0 ,
    \m_payload_i_reg[2]_1 ,
    \gen_single_thread.accept_cnt_reg[1] ,
    s_ready_i_reg_0,
    \gen_arbiter.qual_reg_reg[1] ,
    \s_axi_bvalid[0] ,
    \aresetn_d_reg[1] ,
    aclk,
    s_ready_i_reg_1,
    \gen_single_thread.active_target_enc ,
    s_axi_bready,
    \m_payload_i_reg[2]_2 ,
    st_mr_bvalid,
    \gen_single_thread.active_target_enc_0 ,
    \m_payload_i_reg[2]_3 ,
    \gen_single_thread.active_target_hot ,
    p_18_in);
  output mi_bready_1;
  output \m_payload_i_reg[2]_0 ;
  output \m_payload_i_reg[2]_1 ;
  output \gen_single_thread.accept_cnt_reg[1] ;
  output s_ready_i_reg_0;
  output \gen_arbiter.qual_reg_reg[1] ;
  output \s_axi_bvalid[0] ;
  input \aresetn_d_reg[1] ;
  input aclk;
  input s_ready_i_reg_1;
  input \gen_single_thread.active_target_enc ;
  input [1:0]s_axi_bready;
  input \m_payload_i_reg[2]_2 ;
  input [0:0]st_mr_bvalid;
  input \gen_single_thread.active_target_enc_0 ;
  input [0:0]\m_payload_i_reg[2]_3 ;
  input [0:0]\gen_single_thread.active_target_hot ;
  input p_18_in;

  wire aclk;
  wire \aresetn_d_reg[1] ;
  wire \gen_arbiter.qual_reg_reg[1] ;
  wire \gen_single_thread.accept_cnt_reg[1] ;
  wire \gen_single_thread.active_target_enc ;
  wire \gen_single_thread.active_target_enc_0 ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire \m_payload_i[2]_i_1_n_0 ;
  wire \m_payload_i_reg[2]_0 ;
  wire \m_payload_i_reg[2]_1 ;
  wire \m_payload_i_reg[2]_2 ;
  wire [0:0]\m_payload_i_reg[2]_3 ;
  wire mi_bready_1;
  wire p_18_in;
  wire [1:0]s_axi_bready;
  wire \s_axi_bvalid[0] ;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire [0:0]st_mr_bvalid;

  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_arbiter.m_grant_enc_i[0]_i_12 
       (.I0(\m_payload_i_reg[2]_0 ),
        .I1(s_axi_bready[1]),
        .I2(\gen_single_thread.active_target_enc ),
        .I3(\m_payload_i_reg[2]_1 ),
        .O(\gen_arbiter.qual_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \gen_single_thread.accept_cnt[1]_i_2 
       (.I0(\m_payload_i_reg[2]_1 ),
        .I1(\gen_single_thread.active_target_enc ),
        .I2(s_axi_bready[1]),
        .I3(\m_payload_i_reg[2]_0 ),
        .I4(\m_payload_i_reg[2]_2 ),
        .I5(st_mr_bvalid),
        .O(\gen_single_thread.accept_cnt_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(\m_payload_i_reg[2]_1 ),
        .I1(\m_payload_i_reg[2]_0 ),
        .I2(p_18_in),
        .O(\m_payload_i[2]_i_1_n_0 ));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i[2]_i_1_n_0 ),
        .Q(\m_payload_i_reg[2]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_reg_1),
        .Q(\m_payload_i_reg[2]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    \s_axi_bvalid[0]_INST_0 
       (.I0(\m_payload_i_reg[2]_0 ),
        .I1(\gen_single_thread.active_target_enc_0 ),
        .I2(\m_payload_i_reg[2]_1 ),
        .I3(\m_payload_i_reg[2]_3 ),
        .I4(st_mr_bvalid),
        .I5(\gen_single_thread.active_target_hot ),
        .O(\s_axi_bvalid[0] ));
  LUT6 #(
    .INIT(64'hF808080800000000)) 
    s_ready_i_i_2__0
       (.I0(s_axi_bready[0]),
        .I1(\gen_single_thread.active_target_enc_0 ),
        .I2(\m_payload_i_reg[2]_1 ),
        .I3(\gen_single_thread.active_target_enc ),
        .I4(s_axi_bready[1]),
        .I5(\m_payload_i_reg[2]_0 ),
        .O(s_ready_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[1] ),
        .Q(mi_bready_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_15_axic_register_slice" *) 
module design_1_xbar_0_axi_register_slice_v2_1_15_axic_register_slice__parameterized1_6
   (s_ready_i_reg_0,
    s_ready_i_reg_1,
    s_ready_i_reg_2,
    grant_hot0,
    \gen_arbiter.qual_reg_reg[0] ,
    \gen_arbiter.qual_reg_reg[1] ,
    s_ready_i_reg_3,
    \m_payload_i_reg[2]_0 ,
    \gen_arbiter.qual_reg_reg[1]_0 ,
    m_valid_i_reg_0,
    m_axi_bready,
    st_mr_bmesg,
    aclk,
    aresetn,
    m_valid_i_reg_1,
    p_15_in,
    \gen_single_thread.active_target_enc_reg[0] ,
    \gen_single_thread.accept_cnt_reg[1] ,
    \gen_arbiter.last_rr_hot_reg[0] ,
    \gen_single_thread.accept_cnt_reg[1]_0 ,
    \gen_arbiter.qual_reg_reg[1]_1 ,
    \gen_master_slots[0].w_issuing_cnt_reg[2] ,
    w_issuing_cnt,
    s_axi_awaddr,
    \gen_single_thread.active_target_hot ,
    s_axi_bready,
    \gen_single_thread.active_target_hot_0 ,
    \gen_single_thread.active_target_hot_reg[0] ,
    m_axi_bvalid,
    m_axi_bid,
    m_axi_bresp);
  output s_ready_i_reg_0;
  output s_ready_i_reg_1;
  output s_ready_i_reg_2;
  output grant_hot0;
  output \gen_arbiter.qual_reg_reg[0] ;
  output \gen_arbiter.qual_reg_reg[1] ;
  output s_ready_i_reg_3;
  output \m_payload_i_reg[2]_0 ;
  output \gen_arbiter.qual_reg_reg[1]_0 ;
  output m_valid_i_reg_0;
  output [0:0]m_axi_bready;
  output [1:0]st_mr_bmesg;
  input aclk;
  input aresetn;
  input [0:0]m_valid_i_reg_1;
  input p_15_in;
  input \gen_single_thread.active_target_enc_reg[0] ;
  input \gen_single_thread.accept_cnt_reg[1] ;
  input \gen_arbiter.last_rr_hot_reg[0] ;
  input \gen_single_thread.accept_cnt_reg[1]_0 ;
  input \gen_arbiter.qual_reg_reg[1]_1 ;
  input \gen_master_slots[0].w_issuing_cnt_reg[2] ;
  input [0:0]w_issuing_cnt;
  input [3:0]s_axi_awaddr;
  input [0:0]\gen_single_thread.active_target_hot ;
  input [1:0]s_axi_bready;
  input [0:0]\gen_single_thread.active_target_hot_0 ;
  input \gen_single_thread.active_target_hot_reg[0] ;
  input [0:0]m_axi_bvalid;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;

  wire aclk;
  wire aresetn;
  wire \aresetn_d[1]_i_1_n_0 ;
  wire \aresetn_d_reg_n_0_[0] ;
  wire \gen_arbiter.last_rr_hot_reg[0] ;
  wire \gen_arbiter.qual_reg_reg[0] ;
  wire \gen_arbiter.qual_reg_reg[1] ;
  wire \gen_arbiter.qual_reg_reg[1]_0 ;
  wire \gen_arbiter.qual_reg_reg[1]_1 ;
  wire \gen_master_slots[0].w_issuing_cnt_reg[2] ;
  wire \gen_single_thread.accept_cnt_reg[1] ;
  wire \gen_single_thread.accept_cnt_reg[1]_0 ;
  wire \gen_single_thread.active_target_enc_reg[0] ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire [0:0]\gen_single_thread.active_target_hot_0 ;
  wire \gen_single_thread.active_target_hot_reg[0] ;
  wire grant_hot0;
  wire [0:0]m_axi_bid;
  wire [0:0]m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_bvalid;
  wire \m_payload_i[0]_i_1_n_0 ;
  wire \m_payload_i[1]_i_1_n_0 ;
  wire \m_payload_i[2]_i_1_n_0 ;
  wire \m_payload_i_reg[2]_0 ;
  wire m_valid_i_i_1__0_n_0;
  wire m_valid_i_reg_0;
  wire [0:0]m_valid_i_reg_1;
  wire p_15_in;
  wire [3:0]s_axi_awaddr;
  wire [1:0]s_axi_bready;
  wire s_ready_i_i_1__0_n_0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire s_ready_i_reg_2;
  wire s_ready_i_reg_3;
  wire [1:0]st_mr_bmesg;
  wire [0:0]w_issuing_cnt;

  LUT2 #(
    .INIT(4'h8)) 
    \aresetn_d[1]_i_1 
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(aresetn),
        .O(\aresetn_d[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d[1]_i_1_n_0 ),
        .Q(s_ready_i_reg_1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h02020202FF020202)) 
    \gen_arbiter.any_grant_i_2 
       (.I0(\gen_single_thread.accept_cnt_reg[1] ),
        .I1(\gen_arbiter.qual_reg_reg[0] ),
        .I2(\gen_arbiter.last_rr_hot_reg[0] ),
        .I3(\gen_single_thread.accept_cnt_reg[1]_0 ),
        .I4(\gen_arbiter.qual_reg_reg[1]_1 ),
        .I5(\gen_arbiter.qual_reg_reg[1] ),
        .O(grant_hot0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_arbiter.m_grant_enc_i[0]_i_11 
       (.I0(s_ready_i_reg_0),
        .I1(s_axi_bready[1]),
        .I2(\gen_single_thread.active_target_hot_0 ),
        .I3(\m_payload_i_reg[2]_0 ),
        .O(\gen_arbiter.qual_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0F000F000F008888)) 
    \gen_arbiter.m_grant_enc_i[0]_i_4 
       (.I0(s_ready_i_reg_3),
        .I1(\gen_master_slots[0].w_issuing_cnt_reg[2] ),
        .I2(\gen_single_thread.active_target_enc_reg[0] ),
        .I3(w_issuing_cnt),
        .I4(s_axi_awaddr[3]),
        .I5(s_axi_awaddr[2]),
        .O(\gen_arbiter.qual_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h0F000F000F008888)) 
    \gen_arbiter.qual_reg[0]_i_2 
       (.I0(s_ready_i_reg_3),
        .I1(\gen_master_slots[0].w_issuing_cnt_reg[2] ),
        .I2(\gen_single_thread.active_target_enc_reg[0] ),
        .I3(w_issuing_cnt),
        .I4(s_axi_awaddr[1]),
        .I5(s_axi_awaddr[0]),
        .O(\gen_arbiter.qual_reg_reg[0] ));
  LUT3 #(
    .INIT(8'hE2)) 
    \m_payload_i[0]_i_1 
       (.I0(m_axi_bresp[0]),
        .I1(s_ready_i_reg_0),
        .I2(st_mr_bmesg[0]),
        .O(\m_payload_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_payload_i[1]_i_1 
       (.I0(m_axi_bresp[1]),
        .I1(s_ready_i_reg_0),
        .I2(st_mr_bmesg[1]),
        .O(\m_payload_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_payload_i[2]_i_1 
       (.I0(m_axi_bid),
        .I1(s_ready_i_reg_0),
        .I2(\m_payload_i_reg[2]_0 ),
        .O(\m_payload_i[2]_i_1_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i[0]_i_1_n_0 ),
        .Q(st_mr_bmesg[0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i[1]_i_1_n_0 ),
        .Q(st_mr_bmesg[1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i[2]_i_1_n_0 ),
        .Q(\m_payload_i_reg[2]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEA400000)) 
    m_valid_i_i_1__0
       (.I0(m_axi_bready),
        .I1(\gen_single_thread.active_target_hot_reg[0] ),
        .I2(m_valid_i_reg_0),
        .I3(m_axi_bvalid),
        .I4(s_ready_i_reg_1),
        .O(m_valid_i_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    m_valid_i_i_3__0
       (.I0(\m_payload_i_reg[2]_0 ),
        .I1(\gen_single_thread.active_target_hot_0 ),
        .I2(s_axi_bready[1]),
        .O(m_valid_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__0_n_0),
        .Q(s_ready_i_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF570000)) 
    s_ready_i_i_1
       (.I0(s_ready_i_reg_1),
        .I1(m_valid_i_reg_1),
        .I2(p_15_in),
        .I3(\gen_single_thread.active_target_enc_reg[0] ),
        .I4(\aresetn_d_reg_n_0_[0] ),
        .O(s_ready_i_reg_2));
  LUT5 #(
    .INIT(32'h57FF0000)) 
    s_ready_i_i_1__0
       (.I0(s_ready_i_reg_1),
        .I1(s_ready_i_reg_0),
        .I2(m_axi_bvalid),
        .I3(s_ready_i_reg_3),
        .I4(\aresetn_d_reg_n_0_[0] ),
        .O(s_ready_i_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h13DFDFDFFFFFFFFF)) 
    s_ready_i_i_2
       (.I0(\gen_single_thread.active_target_hot ),
        .I1(\m_payload_i_reg[2]_0 ),
        .I2(s_axi_bready[0]),
        .I3(\gen_single_thread.active_target_hot_0 ),
        .I4(s_axi_bready[1]),
        .I5(s_ready_i_reg_0),
        .O(s_ready_i_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__0_n_0),
        .Q(m_axi_bready),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_xbar_0,axi_crossbar_v2_1_16_axi_crossbar,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_crossbar_v2_1_16_axi_crossbar,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module design_1_xbar_0
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLKIF, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, ASSOCIATED_BUSIF M00_AXI:M01_AXI:M02_AXI:M03_AXI:M04_AXI:M05_AXI:M06_AXI:M07_AXI:M08_AXI:M09_AXI:M10_AXI:M11_AXI:M12_AXI:M13_AXI:M14_AXI:M15_AXI:S00_AXI:S01_AXI:S02_AXI:S03_AXI:S04_AXI:S05_AXI:S06_AXI:S07_AXI:S08_AXI:S09_AXI:S10_AXI:S11_AXI:S12_AXI:S13_AXI:S14_AXI:S15_AXI, ASSOCIATED_RESET ARESETN" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RSTIF RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, TYPE INTERCONNECT" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWID [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI AWID [0:0] [1:1]" *) input [1:0]s_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 S01_AXI AWADDR [31:0] [63:32]" *) input [63:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLEN [7:0] [7:0], xilinx.com:interface:aximm:1.0 S01_AXI AWLEN [7:0] [15:8]" *) input [15:0]s_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWSIZE [2:0] [2:0], xilinx.com:interface:aximm:1.0 S01_AXI AWSIZE [2:0] [5:3]" *) input [5:0]s_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWBURST [1:0] [1:0], xilinx.com:interface:aximm:1.0 S01_AXI AWBURST [1:0] [3:2]" *) input [3:0]s_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLOCK [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI AWLOCK [0:0] [1:1]" *) input [1:0]s_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWCACHE [3:0] [3:0], xilinx.com:interface:aximm:1.0 S01_AXI AWCACHE [3:0] [7:4]" *) input [7:0]s_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 S01_AXI AWPROT [2:0] [5:3]" *) input [5:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWQOS [3:0] [3:0], xilinx.com:interface:aximm:1.0 S01_AXI AWQOS [3:0] [7:4]" *) input [7:0]s_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI AWVALID [0:0] [1:1]" *) input [1:0]s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI AWREADY [0:0] [1:1]" *) output [1:0]s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA [63:0] [63:0], xilinx.com:interface:aximm:1.0 S01_AXI WDATA [63:0] [127:64]" *) input [127:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB [7:0] [7:0], xilinx.com:interface:aximm:1.0 S01_AXI WSTRB [7:0] [15:8]" *) input [15:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WLAST [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI WLAST [0:0] [1:1]" *) input [1:0]s_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI WVALID [0:0] [1:1]" *) input [1:0]s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI WREADY [0:0] [1:1]" *) output [1:0]s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BID [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI BID [0:0] [1:1]" *) output [1:0]s_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 S01_AXI BRESP [1:0] [3:2]" *) output [3:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI BVALID [0:0] [1:1]" *) output [1:0]s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI BREADY [0:0] [1:1]" *) input [1:0]s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARID [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI ARID [0:0] [1:1]" *) input [1:0]s_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 S01_AXI ARADDR [31:0] [63:32]" *) input [63:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARLEN [7:0] [7:0], xilinx.com:interface:aximm:1.0 S01_AXI ARLEN [7:0] [15:8]" *) input [15:0]s_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARSIZE [2:0] [2:0], xilinx.com:interface:aximm:1.0 S01_AXI ARSIZE [2:0] [5:3]" *) input [5:0]s_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARBURST [1:0] [1:0], xilinx.com:interface:aximm:1.0 S01_AXI ARBURST [1:0] [3:2]" *) input [3:0]s_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARLOCK [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI ARLOCK [0:0] [1:1]" *) input [1:0]s_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARCACHE [3:0] [3:0], xilinx.com:interface:aximm:1.0 S01_AXI ARCACHE [3:0] [7:4]" *) input [7:0]s_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 S01_AXI ARPROT [2:0] [5:3]" *) input [5:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARQOS [3:0] [3:0], xilinx.com:interface:aximm:1.0 S01_AXI ARQOS [3:0] [7:4]" *) input [7:0]s_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI ARVALID [0:0] [1:1]" *) input [1:0]s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI ARREADY [0:0] [1:1]" *) output [1:0]s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RID [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI RID [0:0] [1:1]" *) output [1:0]s_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA [63:0] [63:0], xilinx.com:interface:aximm:1.0 S01_AXI RDATA [63:0] [127:64]" *) output [127:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 S01_AXI RRESP [1:0] [3:2]" *) output [3:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RLAST [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI RLAST [0:0] [1:1]" *) output [1:0]s_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI RVALID [0:0] [1:1]" *) output [1:0]s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 S01_AXI RREADY [0:0] [1:1]" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 150000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, XIL_INTERFACENAME S01_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 150000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input [1:0]s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWID" *) output [0:0]m_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWLOCK" *) output [0:0]m_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWREGION" *) output [3:0]m_axi_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWQOS" *) output [3:0]m_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWVALID" *) output [0:0]m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWREADY" *) input [0:0]m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WDATA" *) output [63:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WSTRB" *) output [7:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WLAST" *) output [0:0]m_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WVALID" *) output [0:0]m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WREADY" *) input [0:0]m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BID" *) input [0:0]m_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BVALID" *) input [0:0]m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BREADY" *) output [0:0]m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARID" *) output [0:0]m_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARLOCK" *) output [0:0]m_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARREGION" *) output [3:0]m_axi_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARQOS" *) output [3:0]m_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARVALID" *) output [0:0]m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARREADY" *) input [0:0]m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RID" *) input [0:0]m_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RDATA" *) input [63:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RLAST" *) input [0:0]m_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RVALID" *) input [0:0]m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 150000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 8, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output [0:0]m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire [0:0]m_axi_arready;
  wire [3:0]m_axi_arregion;
  wire [2:0]m_axi_arsize;
  wire [0:0]m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire [0:0]m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire [0:0]m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire [0:0]m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire [0:0]m_axi_rlast;
  wire [0:0]m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire [0:0]m_axi_wlast;
  wire [0:0]m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire [0:0]m_axi_wvalid;
  wire [63:0]s_axi_araddr;
  wire [3:0]s_axi_arburst;
  wire [7:0]s_axi_arcache;
  wire [1:0]s_axi_arid;
  wire [15:0]s_axi_arlen;
  wire [1:0]s_axi_arlock;
  wire [5:0]s_axi_arprot;
  wire [7:0]s_axi_arqos;
  wire [1:0]s_axi_arready;
  wire [5:0]s_axi_arsize;
  wire [1:0]s_axi_arvalid;
  wire [63:0]s_axi_awaddr;
  wire [3:0]s_axi_awburst;
  wire [7:0]s_axi_awcache;
  wire [1:0]s_axi_awid;
  wire [15:0]s_axi_awlen;
  wire [1:0]s_axi_awlock;
  wire [5:0]s_axi_awprot;
  wire [7:0]s_axi_awqos;
  wire [1:0]s_axi_awready;
  wire [5:0]s_axi_awsize;
  wire [1:0]s_axi_awvalid;
  wire [1:0]s_axi_bid;
  wire [1:0]s_axi_bready;
  wire [3:0]s_axi_bresp;
  wire [1:0]s_axi_bvalid;
  wire [127:0]s_axi_rdata;
  wire [1:0]s_axi_rid;
  wire [1:0]s_axi_rlast;
  wire [1:0]s_axi_rready;
  wire [3:0]s_axi_rresp;
  wire [1:0]s_axi_rvalid;
  wire [127:0]s_axi_wdata;
  wire [1:0]s_axi_wlast;
  wire [1:0]s_axi_wready;
  wire [15:0]s_axi_wstrb;
  wire [1:0]s_axi_wvalid;
  wire [0:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_ruser_UNCONNECTED;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_PROTOCOL = "0" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_CONNECTIVITY_MODE = "1" *) 
  (* C_DEBUG = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_M_AXI_ADDR_WIDTH = "30" *) 
  (* C_M_AXI_BASE_ADDR = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_M_AXI_READ_CONNECTIVITY = "0" *) 
  (* C_M_AXI_READ_ISSUING = "8" *) 
  (* C_M_AXI_SECURE = "0" *) 
  (* C_M_AXI_WRITE_CONNECTIVITY = "3" *) 
  (* C_M_AXI_WRITE_ISSUING = "8" *) 
  (* C_NUM_ADDR_RANGES = "1" *) 
  (* C_NUM_MASTER_SLOTS = "1" *) 
  (* C_NUM_SLAVE_SLOTS = "2" *) 
  (* C_R_REGISTER = "0" *) 
  (* C_S_AXI_ARB_PRIORITY = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_S_AXI_BASE_ID = "64'b0000000000000000000000000000000100000000000000000000000000000000" *) 
  (* C_S_AXI_READ_ACCEPTANCE = "64'b0000000000000000000000000000001000000000000000000000000000000010" *) 
  (* C_S_AXI_SINGLE_THREAD = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_S_AXI_THREAD_ID_WIDTH = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_S_AXI_WRITE_ACCEPTANCE = "64'b0000000000000000000000000000001000000000000000000000000000000010" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* P_ADDR_DECODE = "1" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_AXILITE_SIZE = "3'b010" *) 
  (* P_FAMILY = "zynq" *) 
  (* P_INCR = "2'b01" *) 
  (* P_LEN = "8" *) 
  (* P_LOCK = "1" *) 
  (* P_M_AXI_ERR_MODE = "32'b00000000000000000000000000000000" *) 
  (* P_M_AXI_SUPPORTS_READ = "1'b0" *) 
  (* P_M_AXI_SUPPORTS_WRITE = "1'b1" *) 
  (* P_ONES = "65'b11111111111111111111111111111111111111111111111111111111111111111" *) 
  (* P_RANGE_CHECK = "1" *) 
  (* P_S_AXI_BASE_ID = "128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_HIGH_ID = "128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_SUPPORTS_READ = "2'b00" *) 
  (* P_S_AXI_SUPPORTS_WRITE = "2'b11" *) 
  design_1_xbar_0_axi_crossbar_v2_1_16_axi_crossbar inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arcache(s_axi_arcache),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arlock(s_axi_arlock),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_aruser({1'b0,1'b0}),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awuser({1'b0,1'b0}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wid({1'b0,1'b0}),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wuser({1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
