0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/12204/Desktop/Verilog_project/lab1/lab1.sim/sim_1/impl/timing/xsim/lab1_tb_time_impl.v,1618927417,verilog,,C:/Users/12204/Desktop/Verilog_project/lab1/lab1.srcs/sim_1/imports/实验1 - Vivado 设计流程_v3_2/lab1_tb.v,,glbl;lab1,,,,,,,,
C:/Users/12204/Desktop/Verilog_project/lab1/lab1.srcs/sim_1/imports/实验1 - Vivado 设计流程_v3_2/lab1_tb.v,1374174548,verilog,,,,lab1_tb,,,,,,,,
