library ieee;
use ieee.std_logic_1164.all;

entity regfile is
    port(
        clk : in std_logic;
        rst : in std_logic;
        input : in std_logic_vector(15 downto 0);
        output : out std_logic_vector(15 downto 0)
    );
end entity;

architecture behavioral of regfile is
    signal storage_reg : std_logic_vector(15 downto 0);
begin 
output <= storage_reg;
register_process: process(clk, rst)
begin
        if rst = '1' then
            storage_reg <= (others => '0');
        elsif rising_edge(clk) then
            storage_reg <= input;
        end if;
    end process;
  

end architecture;