INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sources_1/new/gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate_lad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Drive/S6/SR/RomanMichal/lab2/p_1/p_1.srcs/sim_1/new/gen1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Drive/S6/SR/RomanMichal/lab2/p_3/p_3.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
