Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_cr_max/src/netlist_0/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_0.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_0
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4211
Number of terminals:      128
Number of snets:          2
Number of nets:           1399

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 364.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 67425.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 13315.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 693.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 669.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1357 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 358 unique inst patterns.
[INFO DRT-0084]   Complete 1277 groups.
#scanned instances     = 4211
#unique  instances     = 364
#stdCellGenAp          = 10982
#stdCellValidPlanarAp  = 383
#stdCellValidViaAp     = 8081
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4836
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:04, memory = 136.27 (MB), peak = 136.27 (MB)

Number of guides:     15535

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 5030.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4532.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2599.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 156.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 21.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7650 vertical wires in 1 frboxes and 4688 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 647 vertical wires in 1 frboxes and 1505 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 155.72 (MB), peak = 166.50 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 156.64 (MB), peak = 166.50 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 190.44 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 249.39 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 265.06 (MB).
    Completing 40% with 194 violations.
    elapsed time = 00:00:00, memory = 288.25 (MB).
    Completing 50% with 194 violations.
    elapsed time = 00:00:01, memory = 315.97 (MB).
    Completing 60% with 369 violations.
    elapsed time = 00:00:01, memory = 319.17 (MB).
    Completing 70% with 369 violations.
    elapsed time = 00:00:02, memory = 330.38 (MB).
    Completing 80% with 369 violations.
    elapsed time = 00:00:03, memory = 332.50 (MB).
    Completing 90% with 610 violations.
    elapsed time = 00:00:03, memory = 375.39 (MB).
    Completing 100% with 802 violations.
    elapsed time = 00:00:04, memory = 373.14 (MB).
[INFO DRT-0199]   Number of violations = 1261.
Viol/Layer         li1   mcon   met1    via   met2   met3
Cut Spacing          0      2      0      1      0      0
Metal Spacing        4      0    133      0     50     10
Min Hole             0      0      2      0      0      0
Recheck              1      0    303      0    142     13
Short                0      0    509      0     91      0
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:04, memory = 379.75 (MB), peak = 615.70 (MB)
Total wire length = 82896 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37854 um.
Total wire length on LAYER met2 = 39372 um.
Total wire length on LAYER met3 = 4031 um.
Total wire length on LAYER met4 = 1637 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14030.
Up-via summary (total 14030):.

------------------------
 FR_MASTERSLICE        0
            li1     6227
           met1     7464
           met2      297
           met3       42
           met4        0
------------------------
                   14030


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1261 violations.
    elapsed time = 00:00:00, memory = 391.20 (MB).
    Completing 20% with 1261 violations.
    elapsed time = 00:00:00, memory = 402.16 (MB).
    Completing 30% with 1261 violations.
    elapsed time = 00:00:00, memory = 404.88 (MB).
    Completing 40% with 1039 violations.
    elapsed time = 00:00:00, memory = 416.20 (MB).
    Completing 50% with 1039 violations.
    elapsed time = 00:00:01, memory = 420.19 (MB).
    Completing 60% with 766 violations.
    elapsed time = 00:00:02, memory = 427.50 (MB).
    Completing 70% with 766 violations.
    elapsed time = 00:00:02, memory = 428.81 (MB).
    Completing 80% with 766 violations.
    elapsed time = 00:00:03, memory = 429.00 (MB).
    Completing 90% with 552 violations.
    elapsed time = 00:00:03, memory = 428.66 (MB).
    Completing 100% with 353 violations.
    elapsed time = 00:00:04, memory = 428.77 (MB).
[INFO DRT-0199]   Number of violations = 353.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     41     33
Short                0    264     14
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:04, memory = 431.83 (MB), peak = 665.03 (MB)
Total wire length = 82163 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37641 um.
Total wire length on LAYER met2 = 38955 um.
Total wire length on LAYER met3 = 3933 um.
Total wire length on LAYER met4 = 1632 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13966.
Up-via summary (total 13966):.

------------------------
 FR_MASTERSLICE        0
            li1     6222
           met1     7439
           met2      265
           met3       40
           met4        0
------------------------
                   13966


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 353 violations.
    elapsed time = 00:00:00, memory = 431.83 (MB).
    Completing 20% with 353 violations.
    elapsed time = 00:00:00, memory = 431.83 (MB).
    Completing 30% with 353 violations.
    elapsed time = 00:00:00, memory = 437.34 (MB).
    Completing 40% with 340 violations.
    elapsed time = 00:00:01, memory = 437.23 (MB).
    Completing 50% with 340 violations.
    elapsed time = 00:00:01, memory = 438.77 (MB).
    Completing 60% with 320 violations.
    elapsed time = 00:00:02, memory = 438.31 (MB).
    Completing 70% with 320 violations.
    elapsed time = 00:00:03, memory = 438.73 (MB).
    Completing 80% with 320 violations.
    elapsed time = 00:00:03, memory = 438.75 (MB).
    Completing 90% with 310 violations.
    elapsed time = 00:00:04, memory = 438.75 (MB).
    Completing 100% with 310 violations.
    elapsed time = 00:00:04, memory = 438.75 (MB).
[INFO DRT-0199]   Number of violations = 312.
Viol/Layer        met1   met2
Metal Spacing       61     39
Recheck              1      1
Short              206      4
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:04, memory = 439.33 (MB), peak = 671.59 (MB)
Total wire length = 81685 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37374 um.
Total wire length on LAYER met2 = 38710 um.
Total wire length on LAYER met3 = 3965 um.
Total wire length on LAYER met4 = 1634 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13794.
Up-via summary (total 13794):.

------------------------
 FR_MASTERSLICE        0
            li1     6222
           met1     7268
           met2      264
           met3       40
           met4        0
------------------------
                   13794


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 312 violations.
    elapsed time = 00:00:00, memory = 439.33 (MB).
    Completing 20% with 312 violations.
    elapsed time = 00:00:00, memory = 439.33 (MB).
    Completing 30% with 312 violations.
    elapsed time = 00:00:00, memory = 439.77 (MB).
    Completing 40% with 248 violations.
    elapsed time = 00:00:01, memory = 439.77 (MB).
    Completing 50% with 248 violations.
    elapsed time = 00:00:01, memory = 439.77 (MB).
    Completing 60% with 196 violations.
    elapsed time = 00:00:01, memory = 439.77 (MB).
    Completing 70% with 196 violations.
    elapsed time = 00:00:01, memory = 440.19 (MB).
    Completing 80% with 196 violations.
    elapsed time = 00:00:03, memory = 440.47 (MB).
    Completing 90% with 112 violations.
    elapsed time = 00:00:03, memory = 440.27 (MB).
    Completing 100% with 36 violations.
    elapsed time = 00:00:06, memory = 440.27 (MB).
[INFO DRT-0199]   Number of violations = 41.
Viol/Layer        met1    via   met2   met3
Metal Spacing        0      0      3      0
Recheck              1      0      3      1
Short               12      1     20      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:06, memory = 446.30 (MB), peak = 679.14 (MB)
Total wire length = 81704 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36710 um.
Total wire length on LAYER met2 = 38728 um.
Total wire length on LAYER met3 = 4532 um.
Total wire length on LAYER met4 = 1732 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14020.
Up-via summary (total 14020):.

------------------------
 FR_MASTERSLICE        0
            li1     6222
           met1     7365
           met2      383
           met3       50
           met4        0
------------------------
                   14020


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 41 violations.
    elapsed time = 00:00:00, memory = 446.30 (MB).
    Completing 20% with 41 violations.
    elapsed time = 00:00:00, memory = 446.30 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:00, memory = 446.30 (MB).
    Completing 40% with 36 violations.
    elapsed time = 00:00:00, memory = 446.30 (MB).
    Completing 50% with 36 violations.
    elapsed time = 00:00:00, memory = 446.30 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:00, memory = 446.30 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:00, memory = 446.30 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:00, memory = 446.41 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:00, memory = 446.41 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 446.41 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.11 (MB), peak = 679.14 (MB)
Total wire length = 81704 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36698 um.
Total wire length on LAYER met2 = 38714 um.
Total wire length on LAYER met3 = 4554 um.
Total wire length on LAYER met4 = 1737 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14018.
Up-via summary (total 14018):.

------------------------
 FR_MASTERSLICE        0
            li1     6222
           met1     7359
           met2      387
           met3       50
           met4        0
------------------------
                   14018


[INFO DRT-0198] Complete detail routing.
Total wire length = 81704 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36698 um.
Total wire length on LAYER met2 = 38714 um.
Total wire length on LAYER met3 = 4554 um.
Total wire length on LAYER met4 = 1737 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14018.
Up-via summary (total 14018):.

------------------------
 FR_MASTERSLICE        0
            li1     6222
           met1     7359
           met2      387
           met3       50
           met4        0
------------------------
                   14018


[INFO DRT-0267] cpu time = 00:00:59, elapsed time = 00:00:20, memory = 447.11 (MB), peak = 679.14 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_cr_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_cr_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_cr_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_cr_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_cr_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.sdc'…
