# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do RISC_V_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:25 on Apr 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v 
# -- Compiling module rv32i_rob
# 
# Top level modules:
# 	rv32i_rob
# End time: 15:49:25 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/simple_dual_port_ram_dual_clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:25 on Apr 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/simple_dual_port_ram_dual_clock.v 
# -- Compiling module simple_dual_port_ram_dual_clock
# 
# Top level modules:
# 	simple_dual_port_ram_dual_clock
# End time: 15:49:25 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/tb_rv32i_rob.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:25 on Apr 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/tb_rv32i_rob.v 
# -- Compiling module tb_rv32i_rob
# 
# Top level modules:
# 	tb_rv32i_rob
# End time: 15:49:25 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_rv32i_rob
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_rv32i_rob 
# Start time: 15:49:25 on Apr 11,2019
# Loading work.tb_rv32i_rob
# Loading work.rv32i_rob
# Loading work.simple_dual_port_ram_dual_clock
# ** Warning: (vsim-3017) E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/tb_rv32i_rob.v(23): [TFMPC] - Too few port connections. Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_rv32i_rob/DUT File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v
# ** Error: (vsim-3063) E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/tb_rv32i_rob.v(23): Port 'wr_data' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_rv32i_rob/DUT File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v
# ** Error: (vsim-3063) E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/tb_rv32i_rob.v(23): Port 'rd_data' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_rv32i_rob/DUT File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/rv32i_rob.v
# ** Warning: (vsim-3722) E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/tb_rv32i_rob.v(23): [TFMPC] - Missing connection for port 'wr_tag_val'.
# ** Warning: (vsim-3722) E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/tb_rv32i_rob.v(23): [TFMPC] - Missing connection for port 'rd_tag_val'.
# ** Warning: (vsim-3722) E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/tb_rv32i_rob.v(23): [TFMPC] - Missing connection for port 'wr_reg_val'.
# ** Warning: (vsim-3722) E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_ROB/tb_rv32i_rob.v(23): [TFMPC] - Missing connection for port 'rd_reg_val'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./RISC_V_run_msim_rtl_verilog.do PAUSED at line 13
# End time: 15:49:45 on Apr 11,2019, Elapsed time: 0:00:20
# Errors: 2, Warnings: 5
