

================================================================
== Vitis HLS Report for 'krnl_mmult'
================================================================
* Date:           Tue Dec  5 21:21:54 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        systolic_hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer_i   |        ?|        ?|         ?|          -|          -|  1024|        no|
        | + outer_j  |        ?|        ?|         ?|          -|          -|  1024|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 153
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 2 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 75 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 154 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 155 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%indvars_iv87 = alloca i32 1"   --->   Operation 156 'alloca' 'indvars_iv87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%indvars_iv89 = alloca i32 1"   --->   Operation 157 'alloca' 'indvars_iv89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%indvars_iv92 = alloca i32 1"   --->   Operation 158 'alloca' 'indvars_iv92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%localC_0_0_0 = alloca i32 1"   --->   Operation 159 'alloca' 'localC_0_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%localC_0_1_0 = alloca i32 1"   --->   Operation 160 'alloca' 'localC_0_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%localC_0_2_0 = alloca i32 1"   --->   Operation 161 'alloca' 'localC_0_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%localC_0_3_0 = alloca i32 1"   --->   Operation 162 'alloca' 'localC_0_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%localC_1_0_0 = alloca i32 1"   --->   Operation 163 'alloca' 'localC_1_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%localC_1_1_0 = alloca i32 1"   --->   Operation 164 'alloca' 'localC_1_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%localC_1_2_0 = alloca i32 1"   --->   Operation 165 'alloca' 'localC_1_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%localC_1_3_0 = alloca i32 1"   --->   Operation 166 'alloca' 'localC_1_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%localC_2_0_0 = alloca i32 1"   --->   Operation 167 'alloca' 'localC_2_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%localC_2_1_0 = alloca i32 1"   --->   Operation 168 'alloca' 'localC_2_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%localC_2_2_0 = alloca i32 1"   --->   Operation 169 'alloca' 'localC_2_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%localC_2_3_0 = alloca i32 1"   --->   Operation 170 'alloca' 'localC_2_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%localC_3_0_0 = alloca i32 1"   --->   Operation 171 'alloca' 'localC_3_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%localC_3_1_0 = alloca i32 1"   --->   Operation 172 'alloca' 'localC_3_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%localC_3_2_0 = alloca i32 1"   --->   Operation 173 'alloca' 'localC_3_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%localC_3_3_0 = alloca i32 1"   --->   Operation 174 'alloca' 'localC_3_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %c"   --->   Operation 175 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 176 [1/1] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %b"   --->   Operation 176 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 177 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %a"   --->   Operation 177 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%localC_0_0_4_loc = alloca i64 1"   --->   Operation 178 'alloca' 'localC_0_0_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%localC_0_1_4_loc = alloca i64 1"   --->   Operation 179 'alloca' 'localC_0_1_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%localC_0_2_4_loc = alloca i64 1"   --->   Operation 180 'alloca' 'localC_0_2_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%localC_0_3_4_loc = alloca i64 1"   --->   Operation 181 'alloca' 'localC_0_3_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%localC_1_0_4_loc = alloca i64 1"   --->   Operation 182 'alloca' 'localC_1_0_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%localC_1_1_4_loc = alloca i64 1"   --->   Operation 183 'alloca' 'localC_1_1_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%localC_1_2_4_loc = alloca i64 1"   --->   Operation 184 'alloca' 'localC_1_2_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%localC_1_3_4_loc = alloca i64 1"   --->   Operation 185 'alloca' 'localC_1_3_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%localC_2_0_4_loc = alloca i64 1"   --->   Operation 186 'alloca' 'localC_2_0_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%localC_2_1_4_loc = alloca i64 1"   --->   Operation 187 'alloca' 'localC_2_1_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%localC_2_2_4_loc = alloca i64 1"   --->   Operation 188 'alloca' 'localC_2_2_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%localC_2_3_4_loc = alloca i64 1"   --->   Operation 189 'alloca' 'localC_2_3_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%localC_3_0_4_loc = alloca i64 1"   --->   Operation 190 'alloca' 'localC_3_0_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%localC_3_1_4_loc = alloca i64 1"   --->   Operation 191 'alloca' 'localC_3_1_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%localC_3_2_4_loc = alloca i64 1"   --->   Operation 192 'alloca' 'localC_3_2_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%localC_3_3_4_loc = alloca i64 1"   --->   Operation 193 'alloca' 'localC_3_3_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%bufC_0_0_0_0_loc = alloca i64 1"   --->   Operation 194 'alloca' 'bufC_0_0_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%bufC_0_0_1_0_loc = alloca i64 1"   --->   Operation 195 'alloca' 'bufC_0_0_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%bufC_0_0_2_0_loc = alloca i64 1"   --->   Operation 196 'alloca' 'bufC_0_0_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%bufC_0_0_3_0_loc = alloca i64 1"   --->   Operation 197 'alloca' 'bufC_0_0_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%bufC_0_1_0_0_loc = alloca i64 1"   --->   Operation 198 'alloca' 'bufC_0_1_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%bufC_0_1_1_0_loc = alloca i64 1"   --->   Operation 199 'alloca' 'bufC_0_1_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%bufC_0_1_2_0_loc = alloca i64 1"   --->   Operation 200 'alloca' 'bufC_0_1_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%bufC_0_1_3_0_loc = alloca i64 1"   --->   Operation 201 'alloca' 'bufC_0_1_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%bufC_0_2_0_0_loc = alloca i64 1"   --->   Operation 202 'alloca' 'bufC_0_2_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%bufC_0_2_1_0_loc = alloca i64 1"   --->   Operation 203 'alloca' 'bufC_0_2_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%bufC_0_2_2_0_loc = alloca i64 1"   --->   Operation 204 'alloca' 'bufC_0_2_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%bufC_0_2_3_0_loc = alloca i64 1"   --->   Operation 205 'alloca' 'bufC_0_2_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%bufC_0_3_0_0_loc = alloca i64 1"   --->   Operation 206 'alloca' 'bufC_0_3_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%bufC_0_3_1_0_loc = alloca i64 1"   --->   Operation 207 'alloca' 'bufC_0_3_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%bufC_0_3_2_0_loc = alloca i64 1"   --->   Operation 208 'alloca' 'bufC_0_3_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%bufC_0_3_3_0_loc = alloca i64 1"   --->   Operation 209 'alloca' 'bufC_0_3_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%bufC_1_0_0_0_loc = alloca i64 1"   --->   Operation 210 'alloca' 'bufC_1_0_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%bufC_1_0_1_0_loc = alloca i64 1"   --->   Operation 211 'alloca' 'bufC_1_0_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%bufC_1_0_2_0_loc = alloca i64 1"   --->   Operation 212 'alloca' 'bufC_1_0_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%bufC_1_0_3_0_loc = alloca i64 1"   --->   Operation 213 'alloca' 'bufC_1_0_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%bufC_1_1_0_0_loc = alloca i64 1"   --->   Operation 214 'alloca' 'bufC_1_1_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%bufC_1_1_1_0_loc = alloca i64 1"   --->   Operation 215 'alloca' 'bufC_1_1_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%bufC_1_1_2_0_loc = alloca i64 1"   --->   Operation 216 'alloca' 'bufC_1_1_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%bufC_1_1_3_0_loc = alloca i64 1"   --->   Operation 217 'alloca' 'bufC_1_1_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%bufC_1_2_0_0_loc = alloca i64 1"   --->   Operation 218 'alloca' 'bufC_1_2_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%bufC_1_2_1_0_loc = alloca i64 1"   --->   Operation 219 'alloca' 'bufC_1_2_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%bufC_1_2_2_0_loc = alloca i64 1"   --->   Operation 220 'alloca' 'bufC_1_2_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%bufC_1_2_3_0_loc = alloca i64 1"   --->   Operation 221 'alloca' 'bufC_1_2_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%bufC_1_3_0_0_loc = alloca i64 1"   --->   Operation 222 'alloca' 'bufC_1_3_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%bufC_1_3_1_0_loc = alloca i64 1"   --->   Operation 223 'alloca' 'bufC_1_3_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%bufC_1_3_2_0_loc = alloca i64 1"   --->   Operation 224 'alloca' 'bufC_1_3_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%bufC_1_3_3_0_loc = alloca i64 1"   --->   Operation 225 'alloca' 'bufC_1_3_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%bufC_2_0_0_0_loc = alloca i64 1"   --->   Operation 226 'alloca' 'bufC_2_0_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%bufC_2_0_1_0_loc = alloca i64 1"   --->   Operation 227 'alloca' 'bufC_2_0_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%bufC_2_0_2_0_loc = alloca i64 1"   --->   Operation 228 'alloca' 'bufC_2_0_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%bufC_2_0_3_0_loc = alloca i64 1"   --->   Operation 229 'alloca' 'bufC_2_0_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%bufC_2_1_0_0_loc = alloca i64 1"   --->   Operation 230 'alloca' 'bufC_2_1_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%bufC_2_1_1_0_loc = alloca i64 1"   --->   Operation 231 'alloca' 'bufC_2_1_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%bufC_2_1_2_0_loc = alloca i64 1"   --->   Operation 232 'alloca' 'bufC_2_1_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%bufC_2_1_3_0_loc = alloca i64 1"   --->   Operation 233 'alloca' 'bufC_2_1_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%bufC_2_2_0_0_loc = alloca i64 1"   --->   Operation 234 'alloca' 'bufC_2_2_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%bufC_2_2_1_0_loc = alloca i64 1"   --->   Operation 235 'alloca' 'bufC_2_2_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%bufC_2_2_2_0_loc = alloca i64 1"   --->   Operation 236 'alloca' 'bufC_2_2_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%bufC_2_2_3_0_loc = alloca i64 1"   --->   Operation 237 'alloca' 'bufC_2_2_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%bufC_2_3_0_0_loc = alloca i64 1"   --->   Operation 238 'alloca' 'bufC_2_3_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%bufC_2_3_1_0_loc = alloca i64 1"   --->   Operation 239 'alloca' 'bufC_2_3_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%bufC_2_3_2_0_loc = alloca i64 1"   --->   Operation 240 'alloca' 'bufC_2_3_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%bufC_2_3_3_0_loc = alloca i64 1"   --->   Operation 241 'alloca' 'bufC_2_3_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%bufC_3_0_0_0_loc = alloca i64 1"   --->   Operation 242 'alloca' 'bufC_3_0_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%bufC_3_0_1_0_loc = alloca i64 1"   --->   Operation 243 'alloca' 'bufC_3_0_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%bufC_3_0_2_0_loc = alloca i64 1"   --->   Operation 244 'alloca' 'bufC_3_0_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%bufC_3_0_3_0_loc = alloca i64 1"   --->   Operation 245 'alloca' 'bufC_3_0_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%bufC_3_1_0_0_loc = alloca i64 1"   --->   Operation 246 'alloca' 'bufC_3_1_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%bufC_3_1_1_0_loc = alloca i64 1"   --->   Operation 247 'alloca' 'bufC_3_1_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%bufC_3_1_2_0_loc = alloca i64 1"   --->   Operation 248 'alloca' 'bufC_3_1_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%bufC_3_1_3_0_loc = alloca i64 1"   --->   Operation 249 'alloca' 'bufC_3_1_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%bufC_3_2_0_0_loc = alloca i64 1"   --->   Operation 250 'alloca' 'bufC_3_2_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%bufC_3_2_1_0_loc = alloca i64 1"   --->   Operation 251 'alloca' 'bufC_3_2_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%bufC_3_2_2_0_loc = alloca i64 1"   --->   Operation 252 'alloca' 'bufC_3_2_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%bufC_3_2_3_0_loc = alloca i64 1"   --->   Operation 253 'alloca' 'bufC_3_2_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%bufC_3_3_0_0_loc = alloca i64 1"   --->   Operation 254 'alloca' 'bufC_3_3_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%bufC_3_3_1_0_loc = alloca i64 1"   --->   Operation 255 'alloca' 'bufC_3_3_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%bufC_3_3_2_0_loc = alloca i64 1"   --->   Operation 256 'alloca' 'bufC_3_3_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%bufC_3_3_3_0_loc = alloca i64 1"   --->   Operation 257 'alloca' 'bufC_3_3_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%localC_0_0_2_loc = alloca i64 1"   --->   Operation 258 'alloca' 'localC_0_0_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%localC_0_1_2_loc = alloca i64 1"   --->   Operation 259 'alloca' 'localC_0_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%localC_0_2_2_loc = alloca i64 1"   --->   Operation 260 'alloca' 'localC_0_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%localC_0_3_2_loc = alloca i64 1"   --->   Operation 261 'alloca' 'localC_0_3_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%localC_1_0_2_loc = alloca i64 1"   --->   Operation 262 'alloca' 'localC_1_0_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%localC_1_1_2_loc = alloca i64 1"   --->   Operation 263 'alloca' 'localC_1_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%localC_1_2_2_loc = alloca i64 1"   --->   Operation 264 'alloca' 'localC_1_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%localC_1_3_2_loc = alloca i64 1"   --->   Operation 265 'alloca' 'localC_1_3_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%localC_2_0_2_loc = alloca i64 1"   --->   Operation 266 'alloca' 'localC_2_0_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%localC_2_1_2_loc = alloca i64 1"   --->   Operation 267 'alloca' 'localC_2_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%localC_2_2_2_loc = alloca i64 1"   --->   Operation 268 'alloca' 'localC_2_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%localC_2_3_2_loc = alloca i64 1"   --->   Operation 269 'alloca' 'localC_2_3_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%localC_3_0_2_loc = alloca i64 1"   --->   Operation 270 'alloca' 'localC_3_0_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%localC_3_1_2_loc = alloca i64 1"   --->   Operation 271 'alloca' 'localC_3_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%localC_3_2_2_loc = alloca i64 1"   --->   Operation 272 'alloca' 'localC_3_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%localC_3_3_2_loc = alloca i64 1"   --->   Operation 273 'alloca' 'localC_3_3_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 274 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_8, i32 0, i32 0, void @empty_18, i32 64, i32 0, void @empty_7, void @empty, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 277 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_22, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_2"   --->   Operation 278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_3, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_2"   --->   Operation 279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_22, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_0, void @empty_4, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_2"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_3, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_2"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_22, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_0, void @empty_5, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_2"   --->   Operation 282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_3, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_2"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_row"   --->   Operation 284 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_row, void @empty_22, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_0, void @empty_6, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_row, void @empty_3, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_col"   --->   Operation 287 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_col, void @empty_22, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_0, void @empty_20, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 288 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_col, void @empty_3, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_col"   --->   Operation 290 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_col, void @empty_22, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_0, void @empty_21, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_col, void @empty_3, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 292 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_0, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%localA_0_0 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 294 'alloca' 'localA_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%localA_0_1 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 295 'alloca' 'localA_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%localA_0_2 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 296 'alloca' 'localA_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%localA_0_3 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 297 'alloca' 'localA_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%localA_1_0 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 298 'alloca' 'localA_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%localA_1_1 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 299 'alloca' 'localA_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%localA_1_2 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 300 'alloca' 'localA_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%localA_1_3 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 301 'alloca' 'localA_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%localA_2_0 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 302 'alloca' 'localA_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%localA_2_1 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 303 'alloca' 'localA_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%localA_2_2 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 304 'alloca' 'localA_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%localA_2_3 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 305 'alloca' 'localA_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%localA_3_0 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 306 'alloca' 'localA_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%localA_3_1 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 307 'alloca' 'localA_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%localA_3_2 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 308 'alloca' 'localA_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%localA_3_3 = alloca i64 1" [krnl_mmult.cpp:180]   --->   Operation 309 'alloca' 'localA_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%localB_0_0 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 310 'alloca' 'localB_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%localB_0_1 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 311 'alloca' 'localB_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%localB_0_2 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 312 'alloca' 'localB_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%localB_0_3 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 313 'alloca' 'localB_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%localB_1_0 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 314 'alloca' 'localB_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%localB_1_1 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 315 'alloca' 'localB_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%localB_1_2 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 316 'alloca' 'localB_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%localB_1_3 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 317 'alloca' 'localB_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%localB_2_0 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 318 'alloca' 'localB_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%localB_2_1 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 319 'alloca' 'localB_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%localB_2_2 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 320 'alloca' 'localB_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%localB_2_3 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 321 'alloca' 'localB_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%localB_3_0 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 322 'alloca' 'localB_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%localB_3_1 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 323 'alloca' 'localB_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%localB_3_2 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 324 'alloca' 'localB_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%localB_3_3 = alloca i64 1" [krnl_mmult.cpp:185]   --->   Operation 325 'alloca' 'localB_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%empty = trunc i64 %c_read"   --->   Operation 326 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.48ns)   --->   "%store_ln202 = store i13 0, i13 %indvars_iv92" [krnl_mmult.cpp:202]   --->   Operation 327 'store' 'store_ln202' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 328 [1/1] (0.48ns)   --->   "%store_ln202 = store i13 0, i13 %indvars_iv89" [krnl_mmult.cpp:202]   --->   Operation 328 'store' 'store_ln202' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 329 [1/1] (0.48ns)   --->   "%store_ln202 = store i13 4, i13 %indvars_iv87" [krnl_mmult.cpp:202]   --->   Operation 329 'store' 'store_ln202' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 330 [1/1] (0.48ns)   --->   "%store_ln202 = store i11 0, i11 %indvar" [krnl_mmult.cpp:202]   --->   Operation 330 'store' 'store_ln202' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 331 [1/1] (0.48ns)   --->   "%store_ln202 = store i13 0, i13 %i" [krnl_mmult.cpp:202]   --->   Operation 331 'store' 'store_ln202' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln202 = br void" [krnl_mmult.cpp:202]   --->   Operation 332 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%indvar_load = load i11 %indvar"   --->   Operation 333 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%indvars_iv92_load = load i13 %indvars_iv92"   --->   Operation 334 'load' 'indvars_iv92_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln202 = sext i13 %indvars_iv92_load" [krnl_mmult.cpp:202]   --->   Operation 335 'sext' 'sext_ln202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.85ns)   --->   "%icmp_ln202 = icmp_eq  i11 %indvar_load, i11 1024" [krnl_mmult.cpp:202]   --->   Operation 336 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 337 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.94ns)   --->   "%add_ln202 = add i11 %indvar_load, i11 1" [krnl_mmult.cpp:202]   --->   Operation 338 'add' 'add_ln202' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %.split45, void" [krnl_mmult.cpp:202]   --->   Operation 339 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%empty_46 = trunc i11 %indvar_load"   --->   Operation 340 'trunc' 'empty_46' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i10.i16, i10 %empty_46, i16 0"   --->   Operation 341 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%p_cast88 = zext i26 %tmp_s"   --->   Operation 342 'zext' 'p_cast88' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (1.47ns)   --->   "%empty_47 = add i64 %p_cast88, i64 %a_read"   --->   Operation 343 'add' 'empty_47' <Predicate = (!icmp_ln202)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_47, i32 6, i32 63" [krnl_mmult.cpp:214]   --->   Operation 344 'partselect' 'trunc_ln' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%ret_ln338 = ret" [krnl_mmult.cpp:338]   --->   Operation 345 'ret' 'ret_ln338' <Predicate = (icmp_ln202)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i58 %trunc_ln" [krnl_mmult.cpp:214]   --->   Operation 346 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln214" [krnl_mmult.cpp:214]   --->   Operation 347 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [70/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 348 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 349 [69/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 349 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 350 [68/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 350 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 351 [67/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 351 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 352 [66/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 352 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 353 [65/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 353 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 354 [64/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 354 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 355 [63/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 355 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 356 [62/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 356 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 357 [61/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 357 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 358 [60/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 358 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 359 [59/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 359 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 360 [58/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 360 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 361 [57/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 361 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 362 [56/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 362 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 363 [55/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 363 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 364 [54/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 364 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 365 [53/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 365 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 366 [52/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 366 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 367 [51/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 367 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 368 [50/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 368 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 369 [49/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 369 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 370 [48/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 370 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 371 [47/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 371 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 372 [46/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 372 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 373 [45/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 373 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 374 [44/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 374 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 375 [43/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 375 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 376 [42/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 376 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 377 [41/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 377 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 378 [40/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 378 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 379 [39/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 379 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 380 [38/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 380 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 381 [37/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 381 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 382 [36/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 382 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 383 [35/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 383 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 384 [34/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 384 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 385 [33/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 385 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 386 [32/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 386 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 387 [31/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 387 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 388 [30/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 388 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 389 [29/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 389 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 390 [28/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 390 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 391 [27/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 391 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 392 [26/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 392 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 393 [25/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 393 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 394 [24/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 394 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 395 [23/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 395 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 396 [22/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 396 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 397 [21/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 397 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 398 [20/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 398 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 399 [19/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 399 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 400 [18/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 400 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 401 [17/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 401 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 402 [16/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 402 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 403 [15/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 403 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 404 [14/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 404 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 405 [13/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 405 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 406 [12/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 406 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 407 [11/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 407 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 408 [10/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 408 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 409 [9/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 409 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 410 [8/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 410 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 411 [7/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 411 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 412 [6/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 412 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 413 [5/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 413 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 414 [4/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 414 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 415 [3/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 415 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 416 [2/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 416 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 417 [1/70] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 1024" [krnl_mmult.cpp:214]   --->   Operation 417 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.32>
ST_73 : Operation 418 [1/1] (0.00ns)   --->   "%i_load = load i13 %i" [krnl_mmult.cpp:202]   --->   Operation 418 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 419 [1/1] (0.00ns)   --->   "%indvars_iv87_load_1 = load i13 %indvars_iv87"   --->   Operation 419 'load' 'indvars_iv87_load_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 420 [1/1] (0.00ns)   --->   "%indvars_iv89_load_1 = load i13 %indvars_iv89"   --->   Operation 420 'load' 'indvars_iv89_load_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 421 [1/1] (0.86ns)   --->   "%empty_44 = icmp_ugt  i13 %indvars_iv87_load_1, i13 %indvars_iv89_load_1"   --->   Operation 421 'icmp' 'empty_44' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node empty_45)   --->   "%smax91 = select i1 %empty_44, i13 %indvars_iv87_load_1, i13 %indvars_iv89_load_1"   --->   Operation 422 'select' 'smax91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node empty_45)   --->   "%smax91_cast = zext i13 %smax91"   --->   Operation 423 'zext' 'smax91_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 424 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_45 = add i14 %smax91_cast, i14 %sext_ln202" [krnl_mmult.cpp:202]   --->   Operation 424 'add' 'empty_45' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i13 %i_load" [krnl_mmult.cpp:202]   --->   Operation 425 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 426 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i14.i12, i14 %empty_45, i12 0" [krnl_mmult.cpp:202]   --->   Operation 426 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln202_1 = sext i26 %tmp" [krnl_mmult.cpp:202]   --->   Operation 427 'sext' 'sext_ln202_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 428 [2/2] (0.48ns)   --->   "%call_ln202 = call void @krnl_mmult_Pipeline_readA_readA_i_readA_k, i12 %trunc_ln202, i512 %gmem, i58 %trunc_ln, i76 %sext_ln202_1, i32 %localA_0_0, i32 %localA_0_1, i32 %localA_0_2, i32 %localA_0_3, i32 %localA_1_0, i32 %localA_1_1, i32 %localA_1_2, i32 %localA_1_3, i32 %localA_2_0, i32 %localA_2_1, i32 %localA_2_2, i32 %localA_2_3, i32 %localA_3_0, i32 %localA_3_1, i32 %localA_3_2, i32 %localA_3_3" [krnl_mmult.cpp:202]   --->   Operation 428 'call' 'call_ln202' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 0.97>
ST_74 : Operation 429 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [krnl_mmult.cpp:202]   --->   Operation 429 'specloopname' 'specloopname_ln202' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 430 [1/1] (0.97ns)   --->   "%indvars_iv_next109 = add i13 %i_load, i13 4" [krnl_mmult.cpp:202]   --->   Operation 430 'add' 'indvars_iv_next109' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 431 [1/2] (0.00ns)   --->   "%call_ln202 = call void @krnl_mmult_Pipeline_readA_readA_i_readA_k, i12 %trunc_ln202, i512 %gmem, i58 %trunc_ln, i76 %sext_ln202_1, i32 %localA_0_0, i32 %localA_0_1, i32 %localA_0_2, i32 %localA_0_3, i32 %localA_1_0, i32 %localA_1_1, i32 %localA_1_2, i32 %localA_1_3, i32 %localA_2_0, i32 %localA_2_1, i32 %localA_2_2, i32 %localA_2_3, i32 %localA_3_0, i32 %localA_3_1, i32 %localA_3_2, i32 %localA_3_3" [krnl_mmult.cpp:202]   --->   Operation 431 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln238_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i10.i14, i10 %empty_46, i14 0" [krnl_mmult.cpp:238]   --->   Operation 432 'bitconcatenate' 'shl_ln238_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln238 = sext i14 %empty_45" [krnl_mmult.cpp:238]   --->   Operation 433 'sext' 'sext_ln238' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln238_1 = zext i64 %sext_ln238" [krnl_mmult.cpp:238]   --->   Operation 434 'zext' 'zext_ln238_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 435 [1/1] (0.48ns)   --->   "%br_ln226 = br void %.preheader2" [krnl_mmult.cpp:226]   --->   Operation 435 'br' 'br_ln226' <Predicate = true> <Delay = 0.48>

State 75 <SV = 74> <Delay = 1.83>
ST_75 : Operation 436 [1/1] (0.00ns)   --->   "%indvars_iv99 = phi i13 %indvars_iv_next100, void %.split43, i13 0, void %.split45"   --->   Operation 436 'phi' 'indvars_iv99' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 437 [1/1] (0.00ns)   --->   "%indvars_iv96 = phi i13 %indvars_iv_next97, void %.split43, i13 0, void %.split45"   --->   Operation 437 'phi' 'indvars_iv96' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 438 [1/1] (0.00ns)   --->   "%indvars_iv94 = phi i13 %indvars_iv_next95, void %.split43, i13 4, void %.split45"   --->   Operation 438 'phi' 'indvars_iv94' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 439 [1/1] (0.00ns)   --->   "%indvar172 = phi i11 %add_ln226, void %.split43, i11 0, void %.split45" [krnl_mmult.cpp:226]   --->   Operation 439 'phi' 'indvar172' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 440 [1/1] (0.00ns)   --->   "%j0 = phi i13 %indvars_iv_next131, void %.split43, i13 0, void %.split45"   --->   Operation 440 'phi' 'j0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln226 = sext i13 %indvars_iv99" [krnl_mmult.cpp:226]   --->   Operation 441 'sext' 'sext_ln226' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 442 [1/1] (0.85ns)   --->   "%icmp_ln226 = icmp_eq  i11 %indvar172, i11 1024" [krnl_mmult.cpp:226]   --->   Operation 442 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 443 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 443 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 444 [1/1] (0.94ns)   --->   "%add_ln226 = add i11 %indvar172, i11 1" [krnl_mmult.cpp:226]   --->   Operation 444 'add' 'add_ln226' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln226, void %.split43, void" [krnl_mmult.cpp:226]   --->   Operation 445 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 446 [1/1] (0.86ns)   --->   "%empty_50 = icmp_ugt  i13 %indvars_iv94, i13 %indvars_iv96"   --->   Operation 446 'icmp' 'empty_50' <Predicate = (!icmp_ln226)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node empty_51)   --->   "%smax98 = select i1 %empty_50, i13 %indvars_iv94, i13 %indvars_iv96"   --->   Operation 447 'select' 'smax98' <Predicate = (!icmp_ln226)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node empty_51)   --->   "%smax98_cast = zext i13 %smax98"   --->   Operation 448 'zext' 'smax98_cast' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_75 : Operation 449 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_51 = add i14 %smax98_cast, i14 %sext_ln226" [krnl_mmult.cpp:226]   --->   Operation 449 'add' 'empty_51' <Predicate = (!icmp_ln226)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln238 = trunc i11 %indvar172" [krnl_mmult.cpp:238]   --->   Operation 450 'trunc' 'trunc_ln238' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_75 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i10.i16, i10 %trunc_ln238, i16 0" [krnl_mmult.cpp:238]   --->   Operation 451 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_75 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i26 %shl_ln" [krnl_mmult.cpp:238]   --->   Operation 452 'zext' 'zext_ln238' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_75 : Operation 453 [1/1] (1.47ns)   --->   "%add_ln238 = add i64 %zext_ln238, i64 %b_read" [krnl_mmult.cpp:238]   --->   Operation 453 'add' 'add_ln238' <Predicate = (!icmp_ln226)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln238, i32 6, i32 63" [krnl_mmult.cpp:265]   --->   Operation 454 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_75 : Operation 455 [1/1] (0.97ns)   --->   "%indvars_iv_next95 = add i13 %indvars_iv94, i13 4"   --->   Operation 455 'add' 'indvars_iv_next95' <Predicate = (!icmp_ln226)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 456 [1/1] (0.97ns)   --->   "%indvars_iv_next97 = add i13 %indvars_iv96, i13 4"   --->   Operation 456 'add' 'indvars_iv_next97' <Predicate = (!icmp_ln226)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 457 [1/1] (0.97ns)   --->   "%indvars_iv_next100 = add i13 %indvars_iv99, i13 8188"   --->   Operation 457 'add' 'indvars_iv_next100' <Predicate = (!icmp_ln226)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 458 [1/1] (0.00ns)   --->   "%indvars_iv87_load = load i13 %indvars_iv87"   --->   Operation 458 'load' 'indvars_iv87_load' <Predicate = (icmp_ln226)> <Delay = 0.00>
ST_75 : Operation 459 [1/1] (0.00ns)   --->   "%indvars_iv89_load = load i13 %indvars_iv89"   --->   Operation 459 'load' 'indvars_iv89_load' <Predicate = (icmp_ln226)> <Delay = 0.00>
ST_75 : Operation 460 [1/1] (0.97ns)   --->   "%indvars_iv_next88 = add i13 %indvars_iv87_load, i13 4"   --->   Operation 460 'add' 'indvars_iv_next88' <Predicate = (icmp_ln226)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 461 [1/1] (0.97ns)   --->   "%indvars_iv_next90 = add i13 %indvars_iv89_load, i13 4"   --->   Operation 461 'add' 'indvars_iv_next90' <Predicate = (icmp_ln226)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 462 [1/1] (0.97ns)   --->   "%indvars_iv_next93 = add i13 %indvars_iv92_load, i13 8188"   --->   Operation 462 'add' 'indvars_iv_next93' <Predicate = (icmp_ln226)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 463 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 %indvars_iv_next93, i13 %indvars_iv92"   --->   Operation 463 'store' 'store_ln0' <Predicate = (icmp_ln226)> <Delay = 0.48>
ST_75 : Operation 464 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 %indvars_iv_next90, i13 %indvars_iv89"   --->   Operation 464 'store' 'store_ln0' <Predicate = (icmp_ln226)> <Delay = 0.48>
ST_75 : Operation 465 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 %indvars_iv_next88, i13 %indvars_iv87"   --->   Operation 465 'store' 'store_ln0' <Predicate = (icmp_ln226)> <Delay = 0.48>
ST_75 : Operation 466 [1/1] (0.48ns)   --->   "%store_ln202 = store i11 %add_ln202, i11 %indvar" [krnl_mmult.cpp:202]   --->   Operation 466 'store' 'store_ln202' <Predicate = (icmp_ln226)> <Delay = 0.48>
ST_75 : Operation 467 [1/1] (0.48ns)   --->   "%store_ln202 = store i13 %indvars_iv_next109, i13 %i" [krnl_mmult.cpp:202]   --->   Operation 467 'store' 'store_ln202' <Predicate = (icmp_ln226)> <Delay = 0.48>
ST_75 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 468 'br' 'br_ln0' <Predicate = (icmp_ln226)> <Delay = 0.00>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln265 = sext i58 %trunc_ln2" [krnl_mmult.cpp:265]   --->   Operation 469 'sext' 'sext_ln265' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 470 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i512 %gmem, i64 %sext_ln265" [krnl_mmult.cpp:265]   --->   Operation 470 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 471 [70/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 471 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 472 [69/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 472 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 473 [68/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 473 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 474 [67/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 474 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 475 [66/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 475 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 476 [65/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 476 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 477 [64/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 477 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 478 [63/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 478 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 479 [62/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 479 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 480 [61/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 480 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 481 [60/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 481 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 482 [59/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 482 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 483 [58/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 483 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 7.30>
ST_89 : Operation 484 [57/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 484 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 7.30>
ST_90 : Operation 485 [56/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 485 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 486 [55/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 486 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 487 [54/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 487 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 488 [53/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 488 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : Operation 489 [52/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 489 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 490 [51/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 490 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 7.30>
ST_96 : Operation 491 [50/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 491 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 7.30>
ST_97 : Operation 492 [49/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 492 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 7.30>
ST_98 : Operation 493 [48/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 493 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 7.30>
ST_99 : Operation 494 [47/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 494 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 7.30>
ST_100 : Operation 495 [46/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 495 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 7.30>
ST_101 : Operation 496 [45/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 496 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 7.30>
ST_102 : Operation 497 [44/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 497 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 7.30>
ST_103 : Operation 498 [43/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 498 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 7.30>
ST_104 : Operation 499 [42/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 499 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 7.30>
ST_105 : Operation 500 [41/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 500 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : Operation 501 [40/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 501 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.30>
ST_107 : Operation 502 [39/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 502 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 503 [38/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 503 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 7.30>
ST_109 : Operation 504 [37/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 504 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 7.30>
ST_110 : Operation 505 [36/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 505 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 7.30>
ST_111 : Operation 506 [35/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 506 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 507 [34/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 507 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 7.30>
ST_113 : Operation 508 [33/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 508 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 7.30>
ST_114 : Operation 509 [32/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 509 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.30>
ST_115 : Operation 510 [31/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 510 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.30>
ST_116 : Operation 511 [30/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 511 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.30>
ST_117 : Operation 512 [29/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 512 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 7.30>
ST_118 : Operation 513 [28/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 513 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.30>
ST_119 : Operation 514 [27/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 514 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.30>
ST_120 : Operation 515 [26/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 515 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 7.30>
ST_121 : Operation 516 [25/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 516 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 7.30>
ST_122 : Operation 517 [24/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 517 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 7.30>
ST_123 : Operation 518 [23/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 518 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 7.30>
ST_124 : Operation 519 [22/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 519 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 7.30>
ST_125 : Operation 520 [21/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 520 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 7.30>
ST_126 : Operation 521 [20/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 521 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 7.30>
ST_127 : Operation 522 [19/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 522 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 7.30>
ST_128 : Operation 523 [18/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 523 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 7.30>
ST_129 : Operation 524 [17/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 524 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 7.30>
ST_130 : Operation 525 [16/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 525 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 7.30>
ST_131 : Operation 526 [15/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 526 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 7.30>
ST_132 : Operation 527 [14/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 527 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 7.30>
ST_133 : Operation 528 [13/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 528 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 7.30>
ST_134 : Operation 529 [12/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 529 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 7.30>
ST_135 : Operation 530 [11/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 530 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 7.30>
ST_136 : Operation 531 [10/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 531 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 7.30>
ST_137 : Operation 532 [9/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 532 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 7.30>
ST_138 : Operation 533 [8/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 533 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 7.30>
ST_139 : Operation 534 [7/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 534 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 7.30>
ST_140 : Operation 535 [6/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 535 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 7.30>
ST_141 : Operation 536 [5/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 536 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 7.30>
ST_142 : Operation 537 [4/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 537 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 7.30>
ST_143 : Operation 538 [3/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 538 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 7.30>
ST_144 : Operation 539 [2/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 539 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 7.30>
ST_145 : Operation 540 [1/70] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_1, i32 1024" [krnl_mmult.cpp:265]   --->   Operation 540 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 5.55>
ST_146 : Operation 541 [1/1] (0.00ns)   --->   "%localC_0_0_0_load = load i32 %localC_0_0_0"   --->   Operation 541 'load' 'localC_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 542 [1/1] (0.00ns)   --->   "%localC_0_1_0_load = load i32 %localC_0_1_0"   --->   Operation 542 'load' 'localC_0_1_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 543 [1/1] (0.00ns)   --->   "%localC_0_2_0_load = load i32 %localC_0_2_0"   --->   Operation 543 'load' 'localC_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 544 [1/1] (0.00ns)   --->   "%localC_0_3_0_load = load i32 %localC_0_3_0"   --->   Operation 544 'load' 'localC_0_3_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 545 [1/1] (0.00ns)   --->   "%localC_1_0_0_load = load i32 %localC_1_0_0"   --->   Operation 545 'load' 'localC_1_0_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 546 [1/1] (0.00ns)   --->   "%localC_1_1_0_load = load i32 %localC_1_1_0"   --->   Operation 546 'load' 'localC_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 547 [1/1] (0.00ns)   --->   "%localC_1_2_0_load = load i32 %localC_1_2_0"   --->   Operation 547 'load' 'localC_1_2_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 548 [1/1] (0.00ns)   --->   "%localC_1_3_0_load = load i32 %localC_1_3_0"   --->   Operation 548 'load' 'localC_1_3_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 549 [1/1] (0.00ns)   --->   "%localC_2_0_0_load = load i32 %localC_2_0_0"   --->   Operation 549 'load' 'localC_2_0_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 550 [1/1] (0.00ns)   --->   "%localC_2_1_0_load = load i32 %localC_2_1_0"   --->   Operation 550 'load' 'localC_2_1_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 551 [1/1] (0.00ns)   --->   "%localC_2_2_0_load = load i32 %localC_2_2_0"   --->   Operation 551 'load' 'localC_2_2_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 552 [1/1] (0.00ns)   --->   "%localC_2_3_0_load = load i32 %localC_2_3_0"   --->   Operation 552 'load' 'localC_2_3_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 553 [1/1] (0.00ns)   --->   "%localC_3_0_0_load = load i32 %localC_3_0_0"   --->   Operation 553 'load' 'localC_3_0_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 554 [1/1] (0.00ns)   --->   "%localC_3_1_0_load = load i32 %localC_3_1_0"   --->   Operation 554 'load' 'localC_3_1_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 555 [1/1] (0.00ns)   --->   "%localC_3_2_0_load = load i32 %localC_3_2_0"   --->   Operation 555 'load' 'localC_3_2_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 556 [1/1] (0.00ns)   --->   "%localC_3_3_0_load = load i32 %localC_3_3_0"   --->   Operation 556 'load' 'localC_3_3_0_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln226 = trunc i13 %j0" [krnl_mmult.cpp:226]   --->   Operation 557 'trunc' 'trunc_ln226' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 558 [2/2] (0.48ns)   --->   "%call_ln0 = call void @krnl_mmult_Pipeline_fill_localC_fill_localC_inner, i32 %localC_3_3_0_load, i32 %localC_3_2_0_load, i32 %localC_3_1_0_load, i32 %localC_3_0_0_load, i32 %localC_2_3_0_load, i32 %localC_2_2_0_load, i32 %localC_2_1_0_load, i32 %localC_2_0_0_load, i32 %localC_1_3_0_load, i32 %localC_1_2_0_load, i32 %localC_1_1_0_load, i32 %localC_1_0_0_load, i32 %localC_0_3_0_load, i32 %localC_0_2_0_load, i32 %localC_0_1_0_load, i32 %localC_0_0_0_load, i32 %localC_3_3_2_loc, i32 %localC_3_2_2_loc, i32 %localC_3_1_2_loc, i32 %localC_3_0_2_loc, i32 %localC_2_3_2_loc, i32 %localC_2_2_2_loc, i32 %localC_2_1_2_loc, i32 %localC_2_0_2_loc, i32 %localC_1_3_2_loc, i32 %localC_1_2_2_loc, i32 %localC_1_1_2_loc, i32 %localC_1_0_2_loc, i32 %localC_0_3_2_loc, i32 %localC_0_2_2_loc, i32 %localC_0_1_2_loc, i32 %localC_0_0_2_loc"   --->   Operation 558 'call' 'call_ln0' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_146 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i14.i12, i14 %empty_51, i12 0" [krnl_mmult.cpp:238]   --->   Operation 559 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln238_1 = sext i26 %tmp_3" [krnl_mmult.cpp:238]   --->   Operation 560 'sext' 'sext_ln238_1' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 561 [2/2] (0.48ns)   --->   "%call_ln226 = call void @krnl_mmult_Pipeline_readB_readB_j_readB_k, i12 %trunc_ln226, i512 %gmem, i58 %trunc_ln2, i76 %sext_ln238_1, i32 %localB_0_0, i32 %localB_0_1, i32 %localB_0_2, i32 %localB_0_3, i32 %localB_1_0, i32 %localB_1_1, i32 %localB_1_2, i32 %localB_1_3, i32 %localB_2_0, i32 %localB_2_1, i32 %localB_2_2, i32 %localB_2_3, i32 %localB_3_0, i32 %localB_3_1, i32 %localB_3_2, i32 %localB_3_3" [krnl_mmult.cpp:226]   --->   Operation 561 'call' 'call_ln226' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_146 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln238_2 = sext i14 %empty_51" [krnl_mmult.cpp:238]   --->   Operation 562 'sext' 'sext_ln238_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln238_2 = zext i64 %sext_ln238_2" [krnl_mmult.cpp:238]   --->   Operation 563 'zext' 'zext_ln238_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 564 [1/1] (5.55ns)   --->   "%mul_ln238 = mul i128 %zext_ln238_1, i128 %zext_ln238_2" [krnl_mmult.cpp:238]   --->   Operation 564 'mul' 'mul_ln238' <Predicate = true> <Delay = 5.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 1.36>
ST_147 : Operation 565 [1/2] (1.36ns)   --->   "%call_ln0 = call void @krnl_mmult_Pipeline_fill_localC_fill_localC_inner, i32 %localC_3_3_0_load, i32 %localC_3_2_0_load, i32 %localC_3_1_0_load, i32 %localC_3_0_0_load, i32 %localC_2_3_0_load, i32 %localC_2_2_0_load, i32 %localC_2_1_0_load, i32 %localC_2_0_0_load, i32 %localC_1_3_0_load, i32 %localC_1_2_0_load, i32 %localC_1_1_0_load, i32 %localC_1_0_0_load, i32 %localC_0_3_0_load, i32 %localC_0_2_0_load, i32 %localC_0_1_0_load, i32 %localC_0_0_0_load, i32 %localC_3_3_2_loc, i32 %localC_3_2_2_loc, i32 %localC_3_1_2_loc, i32 %localC_3_0_2_loc, i32 %localC_2_3_2_loc, i32 %localC_2_2_2_loc, i32 %localC_2_1_2_loc, i32 %localC_2_0_2_loc, i32 %localC_1_3_2_loc, i32 %localC_1_2_2_loc, i32 %localC_1_1_2_loc, i32 %localC_1_0_2_loc, i32 %localC_0_3_2_loc, i32 %localC_0_2_2_loc, i32 %localC_0_1_2_loc, i32 %localC_0_0_2_loc"   --->   Operation 565 'call' 'call_ln0' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_147 : Operation 566 [1/2] (0.00ns)   --->   "%call_ln226 = call void @krnl_mmult_Pipeline_readB_readB_j_readB_k, i12 %trunc_ln226, i512 %gmem, i58 %trunc_ln2, i76 %sext_ln238_1, i32 %localB_0_0, i32 %localB_0_1, i32 %localB_0_2, i32 %localB_0_3, i32 %localB_1_0, i32 %localB_1_1, i32 %localB_1_2, i32 %localB_1_3, i32 %localB_2_0, i32 %localB_2_1, i32 %localB_2_2, i32 %localB_2_3, i32 %localB_3_0, i32 %localB_3_1, i32 %localB_3_2, i32 %localB_3_3" [krnl_mmult.cpp:226]   --->   Operation 566 'call' 'call_ln226' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 148 <SV = 147> <Delay = 0.00>
ST_148 : Operation 567 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_mmult_Pipeline_systolick, i32 %localA_0_3, i32 %localA_0_2, i32 %localA_0_1, i32 %localA_0_0, i32 %localB_0_3, i32 %localB_0_2, i32 %localB_0_1, i32 %localB_0_0, i32 %localA_1_3, i32 %localA_1_2, i32 %localA_1_1, i32 %localA_1_0, i32 %localB_1_3, i32 %localB_1_2, i32 %localB_1_1, i32 %localB_1_0, i32 %localA_2_3, i32 %localA_2_2, i32 %localA_2_1, i32 %localA_2_0, i32 %localB_2_3, i32 %localB_2_2, i32 %localB_2_1, i32 %localB_2_0, i32 %localA_3_3, i32 %localA_3_2, i32 %localA_3_1, i32 %localA_3_0, i32 %localB_3_3, i32 %localB_3_2, i32 %localB_3_1, i32 %localB_3_0, i32 %bufC_3_3_3_0_loc, i32 %bufC_3_3_2_0_loc, i32 %bufC_3_3_1_0_loc, i32 %bufC_3_3_0_0_loc, i32 %bufC_3_2_3_0_loc, i32 %bufC_3_2_2_0_loc, i32 %bufC_3_2_1_0_loc, i32 %bufC_3_2_0_0_loc, i32 %bufC_3_1_3_0_loc, i32 %bufC_3_1_2_0_loc, i32 %bufC_3_1_1_0_loc, i32 %bufC_3_1_0_0_loc, i32 %bufC_3_0_3_0_loc, i32 %bufC_3_0_2_0_loc, i32 %bufC_3_0_1_0_loc, i32 %bufC_3_0_0_0_loc, i32 %bufC_2_3_3_0_loc, i32 %bufC_2_3_2_0_loc, i32 %bufC_2_3_1_0_loc, i32 %bufC_2_3_0_0_loc, i32 %bufC_2_2_3_0_loc, i32 %bufC_2_2_2_0_loc, i32 %bufC_2_2_1_0_loc, i32 %bufC_2_2_0_0_loc, i32 %bufC_2_1_3_0_loc, i32 %bufC_2_1_2_0_loc, i32 %bufC_2_1_1_0_loc, i32 %bufC_2_1_0_0_loc, i32 %bufC_2_0_3_0_loc, i32 %bufC_2_0_2_0_loc, i32 %bufC_2_0_1_0_loc, i32 %bufC_2_0_0_0_loc, i32 %bufC_1_3_3_0_loc, i32 %bufC_1_3_2_0_loc, i32 %bufC_1_3_1_0_loc, i32 %bufC_1_3_0_0_loc, i32 %bufC_1_2_3_0_loc, i32 %bufC_1_2_2_0_loc, i32 %bufC_1_2_1_0_loc, i32 %bufC_1_2_0_0_loc, i32 %bufC_1_1_3_0_loc, i32 %bufC_1_1_2_0_loc, i32 %bufC_1_1_1_0_loc, i32 %bufC_1_1_0_0_loc, i32 %bufC_1_0_3_0_loc, i32 %bufC_1_0_2_0_loc, i32 %bufC_1_0_1_0_loc, i32 %bufC_1_0_0_0_loc, i32 %bufC_0_3_3_0_loc, i32 %bufC_0_3_2_0_loc, i32 %bufC_0_3_1_0_loc, i32 %bufC_0_3_0_0_loc, i32 %bufC_0_2_3_0_loc, i32 %bufC_0_2_2_0_loc, i32 %bufC_0_2_1_0_loc, i32 %bufC_0_2_0_0_loc, i32 %bufC_0_1_3_0_loc, i32 %bufC_0_1_2_0_loc, i32 %bufC_0_1_1_0_loc, i32 %bufC_0_1_0_0_loc, i32 %bufC_0_0_3_0_loc, i32 %bufC_0_0_2_0_loc, i32 %bufC_0_0_1_0_loc, i32 %bufC_0_0_0_0_loc"   --->   Operation 567 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 148> <Delay = 0.00>
ST_149 : Operation 568 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_mmult_Pipeline_systolick, i32 %localA_0_3, i32 %localA_0_2, i32 %localA_0_1, i32 %localA_0_0, i32 %localB_0_3, i32 %localB_0_2, i32 %localB_0_1, i32 %localB_0_0, i32 %localA_1_3, i32 %localA_1_2, i32 %localA_1_1, i32 %localA_1_0, i32 %localB_1_3, i32 %localB_1_2, i32 %localB_1_1, i32 %localB_1_0, i32 %localA_2_3, i32 %localA_2_2, i32 %localA_2_1, i32 %localA_2_0, i32 %localB_2_3, i32 %localB_2_2, i32 %localB_2_1, i32 %localB_2_0, i32 %localA_3_3, i32 %localA_3_2, i32 %localA_3_1, i32 %localA_3_0, i32 %localB_3_3, i32 %localB_3_2, i32 %localB_3_1, i32 %localB_3_0, i32 %bufC_3_3_3_0_loc, i32 %bufC_3_3_2_0_loc, i32 %bufC_3_3_1_0_loc, i32 %bufC_3_3_0_0_loc, i32 %bufC_3_2_3_0_loc, i32 %bufC_3_2_2_0_loc, i32 %bufC_3_2_1_0_loc, i32 %bufC_3_2_0_0_loc, i32 %bufC_3_1_3_0_loc, i32 %bufC_3_1_2_0_loc, i32 %bufC_3_1_1_0_loc, i32 %bufC_3_1_0_0_loc, i32 %bufC_3_0_3_0_loc, i32 %bufC_3_0_2_0_loc, i32 %bufC_3_0_1_0_loc, i32 %bufC_3_0_0_0_loc, i32 %bufC_2_3_3_0_loc, i32 %bufC_2_3_2_0_loc, i32 %bufC_2_3_1_0_loc, i32 %bufC_2_3_0_0_loc, i32 %bufC_2_2_3_0_loc, i32 %bufC_2_2_2_0_loc, i32 %bufC_2_2_1_0_loc, i32 %bufC_2_2_0_0_loc, i32 %bufC_2_1_3_0_loc, i32 %bufC_2_1_2_0_loc, i32 %bufC_2_1_1_0_loc, i32 %bufC_2_1_0_0_loc, i32 %bufC_2_0_3_0_loc, i32 %bufC_2_0_2_0_loc, i32 %bufC_2_0_1_0_loc, i32 %bufC_2_0_0_0_loc, i32 %bufC_1_3_3_0_loc, i32 %bufC_1_3_2_0_loc, i32 %bufC_1_3_1_0_loc, i32 %bufC_1_3_0_0_loc, i32 %bufC_1_2_3_0_loc, i32 %bufC_1_2_2_0_loc, i32 %bufC_1_2_1_0_loc, i32 %bufC_1_2_0_0_loc, i32 %bufC_1_1_3_0_loc, i32 %bufC_1_1_2_0_loc, i32 %bufC_1_1_1_0_loc, i32 %bufC_1_1_0_0_loc, i32 %bufC_1_0_3_0_loc, i32 %bufC_1_0_2_0_loc, i32 %bufC_1_0_1_0_loc, i32 %bufC_1_0_0_0_loc, i32 %bufC_0_3_3_0_loc, i32 %bufC_0_3_2_0_loc, i32 %bufC_0_3_1_0_loc, i32 %bufC_0_3_0_0_loc, i32 %bufC_0_2_3_0_loc, i32 %bufC_0_2_2_0_loc, i32 %bufC_0_2_1_0_loc, i32 %bufC_0_2_0_0_loc, i32 %bufC_0_1_3_0_loc, i32 %bufC_0_1_2_0_loc, i32 %bufC_0_1_1_0_loc, i32 %bufC_0_1_0_0_loc, i32 %bufC_0_0_3_0_loc, i32 %bufC_0_0_2_0_loc, i32 %bufC_0_0_1_0_loc, i32 %bufC_0_0_0_0_loc"   --->   Operation 568 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 149> <Delay = 0.48>
ST_150 : Operation 569 [1/1] (0.00ns)   --->   "%localC_3_3_2_loc_load = load i32 %localC_3_3_2_loc"   --->   Operation 569 'load' 'localC_3_3_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 570 [1/1] (0.00ns)   --->   "%localC_3_2_2_loc_load = load i32 %localC_3_2_2_loc"   --->   Operation 570 'load' 'localC_3_2_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 571 [1/1] (0.00ns)   --->   "%localC_3_1_2_loc_load = load i32 %localC_3_1_2_loc"   --->   Operation 571 'load' 'localC_3_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 572 [1/1] (0.00ns)   --->   "%localC_3_0_2_loc_load = load i32 %localC_3_0_2_loc"   --->   Operation 572 'load' 'localC_3_0_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 573 [1/1] (0.00ns)   --->   "%localC_2_3_2_loc_load = load i32 %localC_2_3_2_loc"   --->   Operation 573 'load' 'localC_2_3_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 574 [1/1] (0.00ns)   --->   "%localC_2_2_2_loc_load = load i32 %localC_2_2_2_loc"   --->   Operation 574 'load' 'localC_2_2_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 575 [1/1] (0.00ns)   --->   "%localC_2_1_2_loc_load = load i32 %localC_2_1_2_loc"   --->   Operation 575 'load' 'localC_2_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 576 [1/1] (0.00ns)   --->   "%localC_2_0_2_loc_load = load i32 %localC_2_0_2_loc"   --->   Operation 576 'load' 'localC_2_0_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 577 [1/1] (0.00ns)   --->   "%localC_1_3_2_loc_load = load i32 %localC_1_3_2_loc"   --->   Operation 577 'load' 'localC_1_3_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 578 [1/1] (0.00ns)   --->   "%localC_1_2_2_loc_load = load i32 %localC_1_2_2_loc"   --->   Operation 578 'load' 'localC_1_2_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 579 [1/1] (0.00ns)   --->   "%localC_1_1_2_loc_load = load i32 %localC_1_1_2_loc"   --->   Operation 579 'load' 'localC_1_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 580 [1/1] (0.00ns)   --->   "%localC_1_0_2_loc_load = load i32 %localC_1_0_2_loc"   --->   Operation 580 'load' 'localC_1_0_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 581 [1/1] (0.00ns)   --->   "%localC_0_3_2_loc_load = load i32 %localC_0_3_2_loc"   --->   Operation 581 'load' 'localC_0_3_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 582 [1/1] (0.00ns)   --->   "%localC_0_2_2_loc_load = load i32 %localC_0_2_2_loc"   --->   Operation 582 'load' 'localC_0_2_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 583 [1/1] (0.00ns)   --->   "%localC_0_1_2_loc_load = load i32 %localC_0_1_2_loc"   --->   Operation 583 'load' 'localC_0_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 584 [1/1] (0.00ns)   --->   "%localC_0_0_2_loc_load = load i32 %localC_0_0_2_loc"   --->   Operation 584 'load' 'localC_0_0_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 585 [1/1] (0.00ns)   --->   "%bufC_3_3_3_0_loc_load = load i32 %bufC_3_3_3_0_loc"   --->   Operation 585 'load' 'bufC_3_3_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 586 [1/1] (0.00ns)   --->   "%bufC_3_3_2_0_loc_load = load i32 %bufC_3_3_2_0_loc"   --->   Operation 586 'load' 'bufC_3_3_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 587 [1/1] (0.00ns)   --->   "%bufC_3_3_1_0_loc_load = load i32 %bufC_3_3_1_0_loc"   --->   Operation 587 'load' 'bufC_3_3_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 588 [1/1] (0.00ns)   --->   "%bufC_3_3_0_0_loc_load = load i32 %bufC_3_3_0_0_loc"   --->   Operation 588 'load' 'bufC_3_3_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 589 [1/1] (0.00ns)   --->   "%bufC_3_2_3_0_loc_load = load i32 %bufC_3_2_3_0_loc"   --->   Operation 589 'load' 'bufC_3_2_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 590 [1/1] (0.00ns)   --->   "%bufC_3_2_2_0_loc_load = load i32 %bufC_3_2_2_0_loc"   --->   Operation 590 'load' 'bufC_3_2_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 591 [1/1] (0.00ns)   --->   "%bufC_3_2_1_0_loc_load = load i32 %bufC_3_2_1_0_loc"   --->   Operation 591 'load' 'bufC_3_2_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 592 [1/1] (0.00ns)   --->   "%bufC_3_2_0_0_loc_load = load i32 %bufC_3_2_0_0_loc"   --->   Operation 592 'load' 'bufC_3_2_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 593 [1/1] (0.00ns)   --->   "%bufC_3_1_3_0_loc_load = load i32 %bufC_3_1_3_0_loc"   --->   Operation 593 'load' 'bufC_3_1_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 594 [1/1] (0.00ns)   --->   "%bufC_3_1_2_0_loc_load = load i32 %bufC_3_1_2_0_loc"   --->   Operation 594 'load' 'bufC_3_1_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 595 [1/1] (0.00ns)   --->   "%bufC_3_1_1_0_loc_load = load i32 %bufC_3_1_1_0_loc"   --->   Operation 595 'load' 'bufC_3_1_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 596 [1/1] (0.00ns)   --->   "%bufC_3_1_0_0_loc_load = load i32 %bufC_3_1_0_0_loc"   --->   Operation 596 'load' 'bufC_3_1_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 597 [1/1] (0.00ns)   --->   "%bufC_3_0_3_0_loc_load = load i32 %bufC_3_0_3_0_loc"   --->   Operation 597 'load' 'bufC_3_0_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 598 [1/1] (0.00ns)   --->   "%bufC_3_0_2_0_loc_load = load i32 %bufC_3_0_2_0_loc"   --->   Operation 598 'load' 'bufC_3_0_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 599 [1/1] (0.00ns)   --->   "%bufC_3_0_1_0_loc_load = load i32 %bufC_3_0_1_0_loc"   --->   Operation 599 'load' 'bufC_3_0_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 600 [1/1] (0.00ns)   --->   "%bufC_3_0_0_0_loc_load = load i32 %bufC_3_0_0_0_loc"   --->   Operation 600 'load' 'bufC_3_0_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 601 [1/1] (0.00ns)   --->   "%bufC_2_3_3_0_loc_load = load i32 %bufC_2_3_3_0_loc"   --->   Operation 601 'load' 'bufC_2_3_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 602 [1/1] (0.00ns)   --->   "%bufC_2_3_2_0_loc_load = load i32 %bufC_2_3_2_0_loc"   --->   Operation 602 'load' 'bufC_2_3_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 603 [1/1] (0.00ns)   --->   "%bufC_2_3_1_0_loc_load = load i32 %bufC_2_3_1_0_loc"   --->   Operation 603 'load' 'bufC_2_3_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 604 [1/1] (0.00ns)   --->   "%bufC_2_3_0_0_loc_load = load i32 %bufC_2_3_0_0_loc"   --->   Operation 604 'load' 'bufC_2_3_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 605 [1/1] (0.00ns)   --->   "%bufC_2_2_3_0_loc_load = load i32 %bufC_2_2_3_0_loc"   --->   Operation 605 'load' 'bufC_2_2_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 606 [1/1] (0.00ns)   --->   "%bufC_2_2_2_0_loc_load = load i32 %bufC_2_2_2_0_loc"   --->   Operation 606 'load' 'bufC_2_2_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 607 [1/1] (0.00ns)   --->   "%bufC_2_2_1_0_loc_load = load i32 %bufC_2_2_1_0_loc"   --->   Operation 607 'load' 'bufC_2_2_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 608 [1/1] (0.00ns)   --->   "%bufC_2_2_0_0_loc_load = load i32 %bufC_2_2_0_0_loc"   --->   Operation 608 'load' 'bufC_2_2_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 609 [1/1] (0.00ns)   --->   "%bufC_2_1_3_0_loc_load = load i32 %bufC_2_1_3_0_loc"   --->   Operation 609 'load' 'bufC_2_1_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 610 [1/1] (0.00ns)   --->   "%bufC_2_1_2_0_loc_load = load i32 %bufC_2_1_2_0_loc"   --->   Operation 610 'load' 'bufC_2_1_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 611 [1/1] (0.00ns)   --->   "%bufC_2_1_1_0_loc_load = load i32 %bufC_2_1_1_0_loc"   --->   Operation 611 'load' 'bufC_2_1_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 612 [1/1] (0.00ns)   --->   "%bufC_2_1_0_0_loc_load = load i32 %bufC_2_1_0_0_loc"   --->   Operation 612 'load' 'bufC_2_1_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 613 [1/1] (0.00ns)   --->   "%bufC_2_0_3_0_loc_load = load i32 %bufC_2_0_3_0_loc"   --->   Operation 613 'load' 'bufC_2_0_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 614 [1/1] (0.00ns)   --->   "%bufC_2_0_2_0_loc_load = load i32 %bufC_2_0_2_0_loc"   --->   Operation 614 'load' 'bufC_2_0_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 615 [1/1] (0.00ns)   --->   "%bufC_2_0_1_0_loc_load = load i32 %bufC_2_0_1_0_loc"   --->   Operation 615 'load' 'bufC_2_0_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 616 [1/1] (0.00ns)   --->   "%bufC_2_0_0_0_loc_load = load i32 %bufC_2_0_0_0_loc"   --->   Operation 616 'load' 'bufC_2_0_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 617 [1/1] (0.00ns)   --->   "%bufC_1_3_3_0_loc_load = load i32 %bufC_1_3_3_0_loc"   --->   Operation 617 'load' 'bufC_1_3_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 618 [1/1] (0.00ns)   --->   "%bufC_1_3_2_0_loc_load = load i32 %bufC_1_3_2_0_loc"   --->   Operation 618 'load' 'bufC_1_3_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 619 [1/1] (0.00ns)   --->   "%bufC_1_3_1_0_loc_load = load i32 %bufC_1_3_1_0_loc"   --->   Operation 619 'load' 'bufC_1_3_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 620 [1/1] (0.00ns)   --->   "%bufC_1_3_0_0_loc_load = load i32 %bufC_1_3_0_0_loc"   --->   Operation 620 'load' 'bufC_1_3_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 621 [1/1] (0.00ns)   --->   "%bufC_1_2_3_0_loc_load = load i32 %bufC_1_2_3_0_loc"   --->   Operation 621 'load' 'bufC_1_2_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 622 [1/1] (0.00ns)   --->   "%bufC_1_2_2_0_loc_load = load i32 %bufC_1_2_2_0_loc"   --->   Operation 622 'load' 'bufC_1_2_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 623 [1/1] (0.00ns)   --->   "%bufC_1_2_1_0_loc_load = load i32 %bufC_1_2_1_0_loc"   --->   Operation 623 'load' 'bufC_1_2_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 624 [1/1] (0.00ns)   --->   "%bufC_1_2_0_0_loc_load = load i32 %bufC_1_2_0_0_loc"   --->   Operation 624 'load' 'bufC_1_2_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 625 [1/1] (0.00ns)   --->   "%bufC_1_1_3_0_loc_load = load i32 %bufC_1_1_3_0_loc"   --->   Operation 625 'load' 'bufC_1_1_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 626 [1/1] (0.00ns)   --->   "%bufC_1_1_2_0_loc_load = load i32 %bufC_1_1_2_0_loc"   --->   Operation 626 'load' 'bufC_1_1_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 627 [1/1] (0.00ns)   --->   "%bufC_1_1_1_0_loc_load = load i32 %bufC_1_1_1_0_loc"   --->   Operation 627 'load' 'bufC_1_1_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 628 [1/1] (0.00ns)   --->   "%bufC_1_1_0_0_loc_load = load i32 %bufC_1_1_0_0_loc"   --->   Operation 628 'load' 'bufC_1_1_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 629 [1/1] (0.00ns)   --->   "%bufC_1_0_3_0_loc_load = load i32 %bufC_1_0_3_0_loc"   --->   Operation 629 'load' 'bufC_1_0_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 630 [1/1] (0.00ns)   --->   "%bufC_1_0_2_0_loc_load = load i32 %bufC_1_0_2_0_loc"   --->   Operation 630 'load' 'bufC_1_0_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 631 [1/1] (0.00ns)   --->   "%bufC_1_0_1_0_loc_load = load i32 %bufC_1_0_1_0_loc"   --->   Operation 631 'load' 'bufC_1_0_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 632 [1/1] (0.00ns)   --->   "%bufC_1_0_0_0_loc_load = load i32 %bufC_1_0_0_0_loc"   --->   Operation 632 'load' 'bufC_1_0_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 633 [1/1] (0.00ns)   --->   "%bufC_0_3_3_0_loc_load = load i32 %bufC_0_3_3_0_loc"   --->   Operation 633 'load' 'bufC_0_3_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 634 [1/1] (0.00ns)   --->   "%bufC_0_3_2_0_loc_load = load i32 %bufC_0_3_2_0_loc"   --->   Operation 634 'load' 'bufC_0_3_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 635 [1/1] (0.00ns)   --->   "%bufC_0_3_1_0_loc_load = load i32 %bufC_0_3_1_0_loc"   --->   Operation 635 'load' 'bufC_0_3_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 636 [1/1] (0.00ns)   --->   "%bufC_0_3_0_0_loc_load = load i32 %bufC_0_3_0_0_loc"   --->   Operation 636 'load' 'bufC_0_3_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 637 [1/1] (0.00ns)   --->   "%bufC_0_2_3_0_loc_load = load i32 %bufC_0_2_3_0_loc"   --->   Operation 637 'load' 'bufC_0_2_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 638 [1/1] (0.00ns)   --->   "%bufC_0_2_2_0_loc_load = load i32 %bufC_0_2_2_0_loc"   --->   Operation 638 'load' 'bufC_0_2_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 639 [1/1] (0.00ns)   --->   "%bufC_0_2_1_0_loc_load = load i32 %bufC_0_2_1_0_loc"   --->   Operation 639 'load' 'bufC_0_2_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 640 [1/1] (0.00ns)   --->   "%bufC_0_2_0_0_loc_load = load i32 %bufC_0_2_0_0_loc"   --->   Operation 640 'load' 'bufC_0_2_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 641 [1/1] (0.00ns)   --->   "%bufC_0_1_3_0_loc_load = load i32 %bufC_0_1_3_0_loc"   --->   Operation 641 'load' 'bufC_0_1_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 642 [1/1] (0.00ns)   --->   "%bufC_0_1_2_0_loc_load = load i32 %bufC_0_1_2_0_loc"   --->   Operation 642 'load' 'bufC_0_1_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 643 [1/1] (0.00ns)   --->   "%bufC_0_1_1_0_loc_load = load i32 %bufC_0_1_1_0_loc"   --->   Operation 643 'load' 'bufC_0_1_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 644 [1/1] (0.00ns)   --->   "%bufC_0_1_0_0_loc_load = load i32 %bufC_0_1_0_0_loc"   --->   Operation 644 'load' 'bufC_0_1_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 645 [1/1] (0.00ns)   --->   "%bufC_0_0_3_0_loc_load = load i32 %bufC_0_0_3_0_loc"   --->   Operation 645 'load' 'bufC_0_0_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 646 [1/1] (0.00ns)   --->   "%bufC_0_0_2_0_loc_load = load i32 %bufC_0_0_2_0_loc"   --->   Operation 646 'load' 'bufC_0_0_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 647 [1/1] (0.00ns)   --->   "%bufC_0_0_1_0_loc_load = load i32 %bufC_0_0_1_0_loc"   --->   Operation 647 'load' 'bufC_0_0_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 648 [1/1] (0.00ns)   --->   "%bufC_0_0_0_0_loc_load = load i32 %bufC_0_0_0_0_loc"   --->   Operation 648 'load' 'bufC_0_0_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 649 [2/2] (0.48ns)   --->   "%call_ln0 = call void @krnl_mmult_Pipeline_Accum_C, i32 %localC_3_3_2_loc_load, i32 %localC_3_2_2_loc_load, i32 %localC_3_1_2_loc_load, i32 %localC_3_0_2_loc_load, i32 %localC_2_3_2_loc_load, i32 %localC_2_2_2_loc_load, i32 %localC_2_1_2_loc_load, i32 %localC_2_0_2_loc_load, i32 %localC_1_3_2_loc_load, i32 %localC_1_2_2_loc_load, i32 %localC_1_1_2_loc_load, i32 %localC_1_0_2_loc_load, i32 %localC_0_3_2_loc_load, i32 %localC_0_2_2_loc_load, i32 %localC_0_1_2_loc_load, i32 %localC_0_0_2_loc_load, i32 %bufC_0_0_0_0_loc_load, i32 %bufC_1_0_0_0_loc_load, i32 %bufC_2_0_0_0_loc_load, i32 %bufC_3_0_0_0_loc_load, i32 %bufC_0_0_1_0_loc_load, i32 %bufC_1_0_1_0_loc_load, i32 %bufC_2_0_1_0_loc_load, i32 %bufC_3_0_1_0_loc_load, i32 %bufC_0_0_2_0_loc_load, i32 %bufC_1_0_2_0_loc_load, i32 %bufC_2_0_2_0_loc_load, i32 %bufC_3_0_2_0_loc_load, i32 %bufC_0_0_3_0_loc_load, i32 %bufC_1_0_3_0_loc_load, i32 %bufC_2_0_3_0_loc_load, i32 %bufC_3_0_3_0_loc_load, i32 %bufC_0_1_0_0_loc_load, i32 %bufC_1_1_0_0_loc_load, i32 %bufC_2_1_0_0_loc_load, i32 %bufC_3_1_0_0_loc_load, i32 %bufC_0_1_1_0_loc_load, i32 %bufC_1_1_1_0_loc_load, i32 %bufC_2_1_1_0_loc_load, i32 %bufC_3_1_1_0_loc_load, i32 %bufC_0_1_2_0_loc_load, i32 %bufC_1_1_2_0_loc_load, i32 %bufC_2_1_2_0_loc_load, i32 %bufC_3_1_2_0_loc_load, i32 %bufC_0_1_3_0_loc_load, i32 %bufC_1_1_3_0_loc_load, i32 %bufC_2_1_3_0_loc_load, i32 %bufC_3_1_3_0_loc_load, i32 %bufC_0_2_0_0_loc_load, i32 %bufC_1_2_0_0_loc_load, i32 %bufC_2_2_0_0_loc_load, i32 %bufC_3_2_0_0_loc_load, i32 %bufC_0_2_1_0_loc_load, i32 %bufC_1_2_1_0_loc_load, i32 %bufC_2_2_1_0_loc_load, i32 %bufC_3_2_1_0_loc_load, i32 %bufC_0_2_2_0_loc_load, i32 %bufC_1_2_2_0_loc_load, i32 %bufC_2_2_2_0_loc_load, i32 %bufC_3_2_2_0_loc_load, i32 %bufC_0_2_3_0_loc_load, i32 %bufC_1_2_3_0_loc_load, i32 %bufC_2_2_3_0_loc_load, i32 %bufC_3_2_3_0_loc_load, i32 %bufC_0_3_0_0_loc_load, i32 %bufC_1_3_0_0_loc_load, i32 %bufC_2_3_0_0_loc_load, i32 %bufC_3_3_0_0_loc_load, i32 %bufC_0_3_1_0_loc_load, i32 %bufC_1_3_1_0_loc_load, i32 %bufC_2_3_1_0_loc_load, i32 %bufC_3_3_1_0_loc_load, i32 %bufC_0_3_2_0_loc_load, i32 %bufC_1_3_2_0_loc_load, i32 %bufC_2_3_2_0_loc_load, i32 %bufC_3_3_2_0_loc_load, i32 %bufC_0_3_3_0_loc_load, i32 %bufC_1_3_3_0_loc_load, i32 %bufC_2_3_3_0_loc_load, i32 %bufC_3_3_3_0_loc_load, i32 %localC_3_3_4_loc, i32 %localC_3_2_4_loc, i32 %localC_3_1_4_loc, i32 %localC_3_0_4_loc, i32 %localC_2_3_4_loc, i32 %localC_2_2_4_loc, i32 %localC_2_1_4_loc, i32 %localC_2_0_4_loc, i32 %localC_1_3_4_loc, i32 %localC_1_2_4_loc, i32 %localC_1_1_4_loc, i32 %localC_1_0_4_loc, i32 %localC_0_3_4_loc, i32 %localC_0_2_4_loc, i32 %localC_0_1_4_loc, i32 %localC_0_0_4_loc"   --->   Operation 649 'call' 'call_ln0' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 150> <Delay = 0.69>
ST_151 : Operation 650 [1/2] (0.69ns)   --->   "%call_ln0 = call void @krnl_mmult_Pipeline_Accum_C, i32 %localC_3_3_2_loc_load, i32 %localC_3_2_2_loc_load, i32 %localC_3_1_2_loc_load, i32 %localC_3_0_2_loc_load, i32 %localC_2_3_2_loc_load, i32 %localC_2_2_2_loc_load, i32 %localC_2_1_2_loc_load, i32 %localC_2_0_2_loc_load, i32 %localC_1_3_2_loc_load, i32 %localC_1_2_2_loc_load, i32 %localC_1_1_2_loc_load, i32 %localC_1_0_2_loc_load, i32 %localC_0_3_2_loc_load, i32 %localC_0_2_2_loc_load, i32 %localC_0_1_2_loc_load, i32 %localC_0_0_2_loc_load, i32 %bufC_0_0_0_0_loc_load, i32 %bufC_1_0_0_0_loc_load, i32 %bufC_2_0_0_0_loc_load, i32 %bufC_3_0_0_0_loc_load, i32 %bufC_0_0_1_0_loc_load, i32 %bufC_1_0_1_0_loc_load, i32 %bufC_2_0_1_0_loc_load, i32 %bufC_3_0_1_0_loc_load, i32 %bufC_0_0_2_0_loc_load, i32 %bufC_1_0_2_0_loc_load, i32 %bufC_2_0_2_0_loc_load, i32 %bufC_3_0_2_0_loc_load, i32 %bufC_0_0_3_0_loc_load, i32 %bufC_1_0_3_0_loc_load, i32 %bufC_2_0_3_0_loc_load, i32 %bufC_3_0_3_0_loc_load, i32 %bufC_0_1_0_0_loc_load, i32 %bufC_1_1_0_0_loc_load, i32 %bufC_2_1_0_0_loc_load, i32 %bufC_3_1_0_0_loc_load, i32 %bufC_0_1_1_0_loc_load, i32 %bufC_1_1_1_0_loc_load, i32 %bufC_2_1_1_0_loc_load, i32 %bufC_3_1_1_0_loc_load, i32 %bufC_0_1_2_0_loc_load, i32 %bufC_1_1_2_0_loc_load, i32 %bufC_2_1_2_0_loc_load, i32 %bufC_3_1_2_0_loc_load, i32 %bufC_0_1_3_0_loc_load, i32 %bufC_1_1_3_0_loc_load, i32 %bufC_2_1_3_0_loc_load, i32 %bufC_3_1_3_0_loc_load, i32 %bufC_0_2_0_0_loc_load, i32 %bufC_1_2_0_0_loc_load, i32 %bufC_2_2_0_0_loc_load, i32 %bufC_3_2_0_0_loc_load, i32 %bufC_0_2_1_0_loc_load, i32 %bufC_1_2_1_0_loc_load, i32 %bufC_2_2_1_0_loc_load, i32 %bufC_3_2_1_0_loc_load, i32 %bufC_0_2_2_0_loc_load, i32 %bufC_1_2_2_0_loc_load, i32 %bufC_2_2_2_0_loc_load, i32 %bufC_3_2_2_0_loc_load, i32 %bufC_0_2_3_0_loc_load, i32 %bufC_1_2_3_0_loc_load, i32 %bufC_2_2_3_0_loc_load, i32 %bufC_3_2_3_0_loc_load, i32 %bufC_0_3_0_0_loc_load, i32 %bufC_1_3_0_0_loc_load, i32 %bufC_2_3_0_0_loc_load, i32 %bufC_3_3_0_0_loc_load, i32 %bufC_0_3_1_0_loc_load, i32 %bufC_1_3_1_0_loc_load, i32 %bufC_2_3_1_0_loc_load, i32 %bufC_3_3_1_0_loc_load, i32 %bufC_0_3_2_0_loc_load, i32 %bufC_1_3_2_0_loc_load, i32 %bufC_2_3_2_0_loc_load, i32 %bufC_3_3_2_0_loc_load, i32 %bufC_0_3_3_0_loc_load, i32 %bufC_1_3_3_0_loc_load, i32 %bufC_2_3_3_0_loc_load, i32 %bufC_3_3_3_0_loc_load, i32 %localC_3_3_4_loc, i32 %localC_3_2_4_loc, i32 %localC_3_1_4_loc, i32 %localC_3_0_4_loc, i32 %localC_2_3_4_loc, i32 %localC_2_2_4_loc, i32 %localC_2_1_4_loc, i32 %localC_2_0_4_loc, i32 %localC_1_3_4_loc, i32 %localC_1_2_4_loc, i32 %localC_1_1_4_loc, i32 %localC_1_0_4_loc, i32 %localC_0_3_4_loc, i32 %localC_0_2_4_loc, i32 %localC_0_1_4_loc, i32 %localC_0_0_4_loc"   --->   Operation 650 'call' 'call_ln0' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 151> <Delay = 1.46>
ST_152 : Operation 651 [1/1] (0.97ns)   --->   "%indvars_iv_next131 = add i13 %j0, i13 4"   --->   Operation 651 'add' 'indvars_iv_next131' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 652 [1/1] (0.00ns)   --->   "%localC_3_3_4_loc_load = load i32 %localC_3_3_4_loc"   --->   Operation 652 'load' 'localC_3_3_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 653 [1/1] (0.00ns)   --->   "%localC_3_2_4_loc_load = load i32 %localC_3_2_4_loc"   --->   Operation 653 'load' 'localC_3_2_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 654 [1/1] (0.00ns)   --->   "%localC_3_1_4_loc_load = load i32 %localC_3_1_4_loc"   --->   Operation 654 'load' 'localC_3_1_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 655 [1/1] (0.00ns)   --->   "%localC_3_0_4_loc_load = load i32 %localC_3_0_4_loc"   --->   Operation 655 'load' 'localC_3_0_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 656 [1/1] (0.00ns)   --->   "%localC_2_3_4_loc_load = load i32 %localC_2_3_4_loc"   --->   Operation 656 'load' 'localC_2_3_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 657 [1/1] (0.00ns)   --->   "%localC_2_2_4_loc_load = load i32 %localC_2_2_4_loc"   --->   Operation 657 'load' 'localC_2_2_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 658 [1/1] (0.00ns)   --->   "%localC_2_1_4_loc_load = load i32 %localC_2_1_4_loc"   --->   Operation 658 'load' 'localC_2_1_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 659 [1/1] (0.00ns)   --->   "%localC_2_0_4_loc_load = load i32 %localC_2_0_4_loc"   --->   Operation 659 'load' 'localC_2_0_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 660 [1/1] (0.00ns)   --->   "%localC_1_3_4_loc_load = load i32 %localC_1_3_4_loc"   --->   Operation 660 'load' 'localC_1_3_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 661 [1/1] (0.00ns)   --->   "%localC_1_2_4_loc_load = load i32 %localC_1_2_4_loc"   --->   Operation 661 'load' 'localC_1_2_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 662 [1/1] (0.00ns)   --->   "%localC_1_1_4_loc_load = load i32 %localC_1_1_4_loc"   --->   Operation 662 'load' 'localC_1_1_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 663 [1/1] (0.00ns)   --->   "%localC_1_0_4_loc_load = load i32 %localC_1_0_4_loc"   --->   Operation 663 'load' 'localC_1_0_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 664 [1/1] (0.00ns)   --->   "%localC_0_3_4_loc_load = load i32 %localC_0_3_4_loc"   --->   Operation 664 'load' 'localC_0_3_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 665 [1/1] (0.00ns)   --->   "%localC_0_2_4_loc_load = load i32 %localC_0_2_4_loc"   --->   Operation 665 'load' 'localC_0_2_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 666 [1/1] (0.00ns)   --->   "%localC_0_1_4_loc_load = load i32 %localC_0_1_4_loc"   --->   Operation 666 'load' 'localC_0_1_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 667 [1/1] (0.00ns)   --->   "%localC_0_0_4_loc_load = load i32 %localC_0_0_4_loc"   --->   Operation 667 'load' 'localC_0_0_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 668 [2/2] (0.48ns)   --->   "%call_ln202 = call void @krnl_mmult_Pipeline_writeC_writeC_inner, i12 %trunc_ln202, i12 %trunc_ln226, i24 %shl_ln238_1, i10 %trunc_ln238, i128 %mul_ln238, i13 %indvars_iv_next131, i32 %localC_0_0_4_loc_load, i32 %localC_0_1_4_loc_load, i32 %localC_0_2_4_loc_load, i32 %localC_0_3_4_loc_load, i32 %localC_1_0_4_loc_load, i32 %localC_1_1_4_loc_load, i32 %localC_1_2_4_loc_load, i32 %localC_1_3_4_loc_load, i32 %localC_2_0_4_loc_load, i32 %localC_2_1_4_loc_load, i32 %localC_2_2_4_loc_load, i32 %localC_2_3_4_loc_load, i32 %localC_3_0_4_loc_load, i32 %localC_3_1_4_loc_load, i32 %localC_3_2_4_loc_load, i32 %localC_3_3_4_loc_load, i64 %c_read, i6 %empty, i512 %gmem" [krnl_mmult.cpp:202]   --->   Operation 668 'call' 'call_ln202' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_152 : Operation 669 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_3_3_4_loc_load, i32 %localC_3_3_0"   --->   Operation 669 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 670 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_3_2_4_loc_load, i32 %localC_3_2_0"   --->   Operation 670 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 671 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_3_1_4_loc_load, i32 %localC_3_1_0"   --->   Operation 671 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 672 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_3_0_4_loc_load, i32 %localC_3_0_0"   --->   Operation 672 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 673 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_2_3_4_loc_load, i32 %localC_2_3_0"   --->   Operation 673 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 674 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_2_2_4_loc_load, i32 %localC_2_2_0"   --->   Operation 674 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 675 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_2_1_4_loc_load, i32 %localC_2_1_0"   --->   Operation 675 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 676 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_2_0_4_loc_load, i32 %localC_2_0_0"   --->   Operation 676 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 677 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_1_3_4_loc_load, i32 %localC_1_3_0"   --->   Operation 677 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 678 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_1_2_4_loc_load, i32 %localC_1_2_0"   --->   Operation 678 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 679 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_1_1_4_loc_load, i32 %localC_1_1_0"   --->   Operation 679 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 680 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_1_0_4_loc_load, i32 %localC_1_0_0"   --->   Operation 680 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 681 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_0_3_4_loc_load, i32 %localC_0_3_0"   --->   Operation 681 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 682 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_0_2_4_loc_load, i32 %localC_0_2_0"   --->   Operation 682 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 683 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_0_1_4_loc_load, i32 %localC_0_1_0"   --->   Operation 683 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 684 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %localC_0_0_4_loc_load, i32 %localC_0_0_0"   --->   Operation 684 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>

State 153 <SV = 152> <Delay = 0.00>
ST_153 : Operation 685 [1/1] (0.00ns)   --->   "%specloopname_ln226 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [krnl_mmult.cpp:226]   --->   Operation 685 'specloopname' 'specloopname_ln226' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 686 [1/2] (0.00ns)   --->   "%call_ln202 = call void @krnl_mmult_Pipeline_writeC_writeC_inner, i12 %trunc_ln202, i12 %trunc_ln226, i24 %shl_ln238_1, i10 %trunc_ln238, i128 %mul_ln238, i13 %indvars_iv_next131, i32 %localC_0_0_4_loc_load, i32 %localC_0_1_4_loc_load, i32 %localC_0_2_4_loc_load, i32 %localC_0_3_4_loc_load, i32 %localC_1_0_4_loc_load, i32 %localC_1_1_4_loc_load, i32 %localC_1_2_4_loc_load, i32 %localC_1_3_4_loc_load, i32 %localC_2_0_4_loc_load, i32 %localC_2_1_4_loc_load, i32 %localC_2_2_4_loc_load, i32 %localC_2_3_4_loc_load, i32 %localC_3_0_4_loc_load, i32 %localC_3_1_4_loc_load, i32 %localC_3_2_4_loc_load, i32 %localC_3_3_4_loc_load, i64 %c_read, i6 %empty, i512 %gmem" [krnl_mmult.cpp:202]   --->   Operation 686 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_153 : Operation 687 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 687 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read operation ('c') on port 'c' [29]  (1 ns)

 <State 2>: 1.47ns
The critical path consists of the following:
	'load' operation ('indvar_load') on local variable 'indvar' [188]  (0 ns)
	'add' operation ('empty_47') [208]  (1.47 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', krnl_mmult.cpp:214) [212]  (0 ns)
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_48', krnl_mmult.cpp:214) on port 'gmem' (krnl_mmult.cpp:214) [213]  (7.3 ns)

 <State 73>: 2.33ns
The critical path consists of the following:
	'load' operation ('indvars_iv87_load_1') on local variable 'indvars_iv87' [197]  (0 ns)
	'icmp' operation ('empty_44') [199]  (0.862 ns)
	'select' operation ('smax91') [200]  (0 ns)
	'add' operation ('empty_45', krnl_mmult.cpp:202) [202]  (0.975 ns)
	'call' operation ('call_ln202', krnl_mmult.cpp:202) to 'krnl_mmult_Pipeline_readA_readA_i_readA_k' [216]  (0.489 ns)

 <State 74>: 0.975ns
The critical path consists of the following:
	'add' operation ('indvars_iv_next109', krnl_mmult.cpp:202) [209]  (0.975 ns)

 <State 75>: 1.84ns
The critical path consists of the following:
	'phi' operation ('indvars_iv96') with incoming values : ('indvars_iv_next97') [223]  (0 ns)
	'icmp' operation ('empty_50') [249]  (0.862 ns)
	'select' operation ('smax98') [250]  (0 ns)
	'add' operation ('empty_51', krnl_mmult.cpp:226) [252]  (0.975 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', krnl_mmult.cpp:265) [279]  (0 ns)
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 123>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 124>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 125>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 126>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 133>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 134>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 135>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 136>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 137>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 138>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 139>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 140>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 141>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 142>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 143>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 144>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 145>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_52', krnl_mmult.cpp:265) on port 'gmem' (krnl_mmult.cpp:265) [280]  (7.3 ns)

 <State 146>: 5.55ns
The critical path consists of the following:
	'mul' operation ('mul_ln238', krnl_mmult.cpp:238) [368]  (5.55 ns)

 <State 147>: 1.37ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'krnl_mmult_Pipeline_fill_localC_fill_localC_inner' [255]  (1.37 ns)

 <State 148>: 0ns
The critical path consists of the following:

 <State 149>: 0ns
The critical path consists of the following:

 <State 150>: 0.489ns
The critical path consists of the following:
	'load' operation ('localC_3_3_2_loc_load') on local variable 'localC_3_3_2_loc' [256]  (0 ns)
	'call' operation ('call_ln0') to 'krnl_mmult_Pipeline_Accum_C' [349]  (0.489 ns)

 <State 151>: 0.698ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'krnl_mmult_Pipeline_Accum_C' [349]  (0.698 ns)

 <State 152>: 1.46ns
The critical path consists of the following:
	'add' operation ('indvars_iv_next131') [276]  (0.975 ns)
	'call' operation ('call_ln202', krnl_mmult.cpp:202) to 'krnl_mmult_Pipeline_writeC_writeC_inner' [369]  (0.489 ns)

 <State 153>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
