[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/UnitDefParam/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/UnitDefParam/top.v".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/UnitDefParam/def.v".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/UnitDefParam/small.v".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/UnitDefParam/top.v".

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/UnitDefParam/top.v
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<357> s<356> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top_def> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:15>
n<> u<4> t<Port> p<5> l<1:17> el<1:17>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:16> el<1:18>
n<> u<6> t<Module_nonansi_header> p<27> c<2> s<25> l<1:1> el<1:19>
n<def> u<7> t<StringConst> p<22> s<16> l<3:5> el<3:8>
n<3> u<8> t<IntConst> p<9> l<3:11> el<3:12>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:11> el<3:12>
n<> u<10> t<Primary> p<11> c<9> l<3:11> el<3:12>
n<> u<11> t<Expression> p<12> c<10> l<3:11> el<3:12>
n<> u<12> t<Mintypmax_expression> p<13> c<11> l<3:11> el<3:12>
n<> u<13> t<Param_expression> p<14> c<12> l<3:11> el<3:12>
n<> u<14> t<Ordered_parameter_assignment> p<15> c<13> l<3:11> el<3:12>
n<> u<15> t<List_of_parameter_assignments> p<16> c<14> l<3:11> el<3:12>
n<> u<16> t<Parameter_value_assignment> p<22> c<15> s<21> l<3:9> el<3:13>
n<u1> u<17> t<StringConst> p<18> l<3:14> el<3:16>
n<> u<18> t<Name_of_instance> p<21> c<17> s<20> l<3:14> el<3:16>
n<> u<19> t<Ordered_port_connection> p<20> l<3:17> el<3:17>
n<> u<20> t<List_of_port_connections> p<21> c<19> l<3:17> el<3:17>
n<> u<21> t<Hierarchical_instance> p<22> c<18> l<3:14> el<3:18>
n<> u<22> t<Module_instantiation> p<23> c<7> l<3:5> el<3:19>
n<> u<23> t<Module_or_generate_item> p<24> c<22> l<3:5> el<3:19>
n<> u<24> t<Non_port_module_item> p<25> c<23> l<3:5> el<3:19>
n<> u<25> t<Module_item> p<27> c<24> s<26> l<3:5> el<3:19>
n<> u<26> t<Endmodule> p<27> l<5:1> el<5:10>
n<> u<27> t<Module_declaration> p<28> c<6> l<1:1> el<5:10>
n<> u<28> t<Description> p<356> c<27> s<62> l<1:1> el<5:10>
n<module> u<29> t<Module_keyword> p<33> s<30> l<7:1> el<7:7>
n<small_top> u<30> t<StringConst> p<33> s<32> l<7:8> el<7:17>
n<> u<31> t<Port> p<32> l<7:18> el<7:18>
n<> u<32> t<List_of_ports> p<33> c<31> l<7:17> el<7:19>
n<> u<33> t<Module_nonansi_header> p<61> c<29> s<59> l<7:1> el<7:20>
n<small_test> u<34> t<StringConst> p<56> s<50> l<8:4> el<8:14>
n<1e1> u<35> t<RealConst> p<36> l<8:17> el<8:20>
n<> u<36> t<Primary_literal> p<37> c<35> l<8:17> el<8:20>
n<> u<37> t<Primary> p<38> c<36> l<8:17> el<8:20>
n<> u<38> t<Expression> p<39> c<37> l<8:17> el<8:20>
n<> u<39> t<Mintypmax_expression> p<40> c<38> l<8:17> el<8:20>
n<> u<40> t<Param_expression> p<41> c<39> l<8:17> el<8:20>
n<> u<41> t<Ordered_parameter_assignment> p<49> c<40> s<48> l<8:17> el<8:20>
n<2> u<42> t<IntConst> p<43> l<8:21> el<8:22>
n<> u<43> t<Primary_literal> p<44> c<42> l<8:21> el<8:22>
n<> u<44> t<Primary> p<45> c<43> l<8:21> el<8:22>
n<> u<45> t<Expression> p<46> c<44> l<8:21> el<8:22>
n<> u<46> t<Mintypmax_expression> p<47> c<45> l<8:21> el<8:22>
n<> u<47> t<Param_expression> p<48> c<46> l<8:21> el<8:22>
n<> u<48> t<Ordered_parameter_assignment> p<49> c<47> l<8:21> el<8:22>
n<> u<49> t<List_of_parameter_assignments> p<50> c<41> l<8:17> el<8:22>
n<> u<50> t<Parameter_value_assignment> p<56> c<49> s<55> l<8:15> el<8:23>
n<u1> u<51> t<StringConst> p<52> l<8:24> el<8:26>
n<> u<52> t<Name_of_instance> p<55> c<51> s<54> l<8:24> el<8:26>
n<> u<53> t<Ordered_port_connection> p<54> l<8:27> el<8:27>
n<> u<54> t<List_of_port_connections> p<55> c<53> l<8:27> el<8:27>
n<> u<55> t<Hierarchical_instance> p<56> c<52> l<8:24> el<8:28>
n<> u<56> t<Module_instantiation> p<57> c<34> l<8:4> el<8:29>
n<> u<57> t<Module_or_generate_item> p<58> c<56> l<8:4> el<8:29>
n<> u<58> t<Non_port_module_item> p<59> c<57> l<8:4> el<8:29>
n<> u<59> t<Module_item> p<61> c<58> s<60> l<8:4> el<8:29>
n<> u<60> t<Endmodule> p<61> l<9:1> el<9:10>
n<> u<61> t<Module_declaration> p<62> c<33> l<7:1> el<9:10>
n<> u<62> t<Description> p<356> c<61> s<355> l<7:1> el<9:10>
n<module> u<63> t<Module_keyword> p<67> s<64> l<11:1> el<11:7>
n<small_test> u<64> t<StringConst> p<67> s<66> l<11:8> el<11:18>
n<> u<65> t<Port> p<66> l<11:19> el<11:19>
n<> u<66> t<List_of_ports> p<67> c<65> l<11:18> el<11:20>
n<> u<67> t<Module_nonansi_header> p<354> c<63> s<95> l<11:1> el<11:21>
n<> u<68> t<Signing_Signed> p<79> s<78> l<14:14> el<14:20>
n<3> u<69> t<IntConst> p<70> l<14:22> el<14:23>
n<> u<70> t<Primary_literal> p<71> c<69> l<14:22> el<14:23>
n<> u<71> t<Constant_primary> p<72> c<70> l<14:22> el<14:23>
n<> u<72> t<Constant_expression> p<77> c<71> s<76> l<14:22> el<14:23>
n<0> u<73> t<IntConst> p<74> l<14:24> el<14:25>
n<> u<74> t<Primary_literal> p<75> c<73> l<14:24> el<14:25>
n<> u<75> t<Constant_primary> p<76> c<74> l<14:24> el<14:25>
n<> u<76> t<Constant_expression> p<77> c<75> l<14:24> el<14:25>
n<> u<77> t<Constant_range> p<78> c<72> l<14:22> el<14:25>
n<> u<78> t<Packed_dimension> p<79> c<77> l<14:21> el<14:26>
n<> u<79> t<Data_type_or_implicit> p<89> c<68> s<88> l<14:14> el<14:26>
n<SIZE> u<80> t<StringConst> p<87> s<86> l<14:27> el<14:31>
n<1e1> u<81> t<RealConst> p<82> l<14:34> el<14:37>
n<> u<82> t<Primary_literal> p<83> c<81> l<14:34> el<14:37>
n<> u<83> t<Constant_primary> p<84> c<82> l<14:34> el<14:37>
n<> u<84> t<Constant_expression> p<85> c<83> l<14:34> el<14:37>
n<> u<85> t<Constant_mintypmax_expression> p<86> c<84> l<14:34> el<14:37>
n<> u<86> t<Constant_param_expression> p<87> c<85> l<14:34> el<14:37>
n<> u<87> t<Param_assignment> p<88> c<80> l<14:27> el<14:37>
n<> u<88> t<List_of_param_assignments> p<89> c<87> l<14:27> el<14:37>
n<> u<89> t<Parameter_declaration> p<90> c<79> l<14:4> el<14:37>
n<> u<90> t<Package_or_generate_item_declaration> p<91> c<89> l<14:4> el<14:38>
n<> u<91> t<Module_or_generate_item_declaration> p<92> c<90> l<14:4> el<14:38>
n<> u<92> t<Module_common_item> p<93> c<91> l<14:4> el<14:38>
n<> u<93> t<Module_or_generate_item> p<94> c<92> l<14:4> el<14:38>
n<> u<94> t<Non_port_module_item> p<95> c<93> l<14:4> el<14:38>
n<> u<95> t<Module_item> p<354> c<94> s<112> l<14:4> el<14:38>
n<> u<96> t<Data_type_or_implicit> p<106> s<105> l<15:14> el<15:14>
n<dummy> u<97> t<StringConst> p<104> s<103> l<15:14> el<15:19>
n<5> u<98> t<IntConst> p<99> l<15:22> el<15:23>
n<> u<99> t<Primary_literal> p<100> c<98> l<15:22> el<15:23>
n<> u<100> t<Constant_primary> p<101> c<99> l<15:22> el<15:23>
n<> u<101> t<Constant_expression> p<102> c<100> l<15:22> el<15:23>
n<> u<102> t<Constant_mintypmax_expression> p<103> c<101> l<15:22> el<15:23>
n<> u<103> t<Constant_param_expression> p<104> c<102> l<15:22> el<15:23>
n<> u<104> t<Param_assignment> p<105> c<97> l<15:14> el<15:23>
n<> u<105> t<List_of_param_assignments> p<106> c<104> l<15:14> el<15:23>
n<> u<106> t<Parameter_declaration> p<107> c<96> l<15:4> el<15:23>
n<> u<107> t<Package_or_generate_item_declaration> p<108> c<106> l<15:4> el<15:24>
n<> u<108> t<Module_or_generate_item_declaration> p<109> c<107> l<15:4> el<15:24>
n<> u<109> t<Module_common_item> p<110> c<108> l<15:4> el<15:24>
n<> u<110> t<Module_or_generate_item> p<111> c<109> l<15:4> el<15:24>
n<> u<111> t<Non_port_module_item> p<112> c<110> l<15:4> el<15:24>
n<> u<112> t<Module_item> p<354> c<111> s<129> l<15:4> el<15:24>
n<> u<113> t<Data_type_or_implicit> p<123> s<122> l<16:11> el<16:11>
n<p1> u<114> t<StringConst> p<121> s<120> l<16:11> el<16:13>
n<13'b100> u<115> t<IntConst> p<116> l<16:16> el<16:23>
n<> u<116> t<Primary_literal> p<117> c<115> l<16:16> el<16:23>
n<> u<117> t<Constant_primary> p<118> c<116> l<16:16> el<16:23>
n<> u<118> t<Constant_expression> p<119> c<117> l<16:16> el<16:23>
n<> u<119> t<Constant_mintypmax_expression> p<120> c<118> l<16:16> el<16:23>
n<> u<120> t<Constant_param_expression> p<121> c<119> l<16:16> el<16:23>
n<> u<121> t<Param_assignment> p<122> c<114> l<16:11> el<16:23>
n<> u<122> t<List_of_param_assignments> p<123> c<121> l<16:11> el<16:23>
n<> u<123> t<Parameter_declaration> p<124> c<113> l<16:1> el<16:23>
n<> u<124> t<Package_or_generate_item_declaration> p<125> c<123> l<16:1> el<16:24>
n<> u<125> t<Module_or_generate_item_declaration> p<126> c<124> l<16:1> el<16:24>
n<> u<126> t<Module_common_item> p<127> c<125> l<16:1> el<16:24>
n<> u<127> t<Module_or_generate_item> p<128> c<126> l<16:1> el<16:24>
n<> u<128> t<Non_port_module_item> p<129> c<127> l<16:1> el<16:24>
n<> u<129> t<Module_item> p<354> c<128> s<140> l<16:1> el<16:24>
n<i> u<130> t<StringConst> p<134> s<131> l<19:2> el<19:3>
n<j> u<131> t<StringConst> p<134> s<132> l<19:5> el<19:6>
n<k> u<132> t<StringConst> p<134> s<133> l<19:8> el<19:9>
n<m> u<133> t<StringConst> p<134> l<19:11> el<19:12>
n<> u<134> t<Identifier_list> p<135> c<130> l<19:2> el<19:12>
n<> u<135> t<Genvar_declaration> p<136> c<134> l<18:1> el<19:13>
n<> u<136> t<Module_or_generate_item_declaration> p<137> c<135> l<18:1> el<19:13>
n<> u<137> t<Module_common_item> p<138> c<136> l<18:1> el<19:13>
n<> u<138> t<Module_or_generate_item> p<139> c<137> l<18:1> el<19:13>
n<> u<139> t<Non_port_module_item> p<140> c<138> l<18:1> el<19:13>
n<> u<140> t<Module_item> p<354> c<139> s<352> l<18:1> el<19:13>
n<i> u<141> t<StringConst> p<146> s<145> l<22:3> el<22:4>
n<0> u<142> t<IntConst> p<143> l<22:5> el<22:6>
n<> u<143> t<Primary_literal> p<144> c<142> l<22:5> el<22:6>
n<> u<144> t<Constant_primary> p<145> c<143> l<22:5> el<22:6>
n<> u<145> t<Constant_expression> p<146> c<144> l<22:5> el<22:6>
n<> u<146> t<Genvar_initialization> p<344> c<141> s<156> l<22:3> el<22:6>
n<i> u<147> t<StringConst> p<148> l<22:8> el<22:9>
n<> u<148> t<Primary_literal> p<149> c<147> l<22:8> el<22:9>
n<> u<149> t<Constant_primary> p<150> c<148> l<22:8> el<22:9>
n<> u<150> t<Constant_expression> p<156> c<149> s<155> l<22:8> el<22:9>
n<SIZE> u<151> t<StringConst> p<152> l<22:10> el<22:14>
n<> u<152> t<Primary_literal> p<153> c<151> l<22:10> el<22:14>
n<> u<153> t<Constant_primary> p<154> c<152> l<22:10> el<22:14>
n<> u<154> t<Constant_expression> p<156> c<153> l<22:10> el<22:14>
n<> u<155> t<BinOp_Less> p<156> s<154> l<22:9> el<22:10>
n<> u<156> t<Constant_expression> p<344> c<150> s<169> l<22:8> el<22:14>
n<i> u<157> t<StringConst> p<169> s<158> l<22:16> el<22:17>
n<> u<158> t<AssignOp_Assign> p<169> s<168> l<22:17> el<22:18>
n<i> u<159> t<StringConst> p<160> l<22:18> el<22:19>
n<> u<160> t<Primary_literal> p<161> c<159> l<22:18> el<22:19>
n<> u<161> t<Constant_primary> p<162> c<160> l<22:18> el<22:19>
n<> u<162> t<Constant_expression> p<168> c<161> s<167> l<22:18> el<22:19>
n<1> u<163> t<IntConst> p<164> l<22:20> el<22:21>
n<> u<164> t<Primary_literal> p<165> c<163> l<22:20> el<22:21>
n<> u<165> t<Constant_primary> p<166> c<164> l<22:20> el<22:21>
n<> u<166> t<Constant_expression> p<168> c<165> l<22:20> el<22:21>
n<> u<167> t<BinOp_Plus> p<168> s<166> l<22:19> el<22:20>
n<> u<168> t<Constant_expression> p<169> c<162> l<22:18> el<22:21>
n<> u<169> t<Genvar_iteration> p<344> c<157> s<343> l<22:16> el<22:21>
n<B1> u<170> t<StringConst> p<343> s<180> l<24:2> el<24:4>
n<M1> u<171> t<StringConst> p<177> s<176> l<26:1> el<26:3>
n<N1> u<172> t<StringConst> p<173> l<26:4> el<26:6>
n<> u<173> t<Name_of_instance> p<176> c<172> s<175> l<26:4> el<26:6>
n<> u<174> t<Ordered_port_connection> p<175> l<26:7> el<26:7>
n<> u<175> t<List_of_port_connections> p<176> c<174> l<26:7> el<26:7>
n<> u<176> t<Hierarchical_instance> p<177> c<173> l<26:4> el<26:8>
n<> u<177> t<Module_instantiation> p<178> c<171> l<26:1> el<26:9>
n<> u<178> t<Module_or_generate_item> p<179> c<177> l<26:1> el<26:9>
n<> u<179> t<Generate_item> p<180> c<178> l<26:1> el<26:9>
n<> u<180> t<Generate_block> p<343> c<179> s<274> l<26:1> el<26:9>
n<j> u<181> t<StringConst> p<186> s<185> l<29:3> el<29:4>
n<0> u<182> t<IntConst> p<183> l<29:5> el<29:6>
n<> u<183> t<Primary_literal> p<184> c<182> l<29:5> el<29:6>
n<> u<184> t<Constant_primary> p<185> c<183> l<29:5> el<29:6>
n<> u<185> t<Constant_expression> p<186> c<184> l<29:5> el<29:6>
n<> u<186> t<Genvar_initialization> p<270> c<181> s<196> l<29:3> el<29:6>
n<j> u<187> t<StringConst> p<188> l<29:8> el<29:9>
n<> u<188> t<Primary_literal> p<189> c<187> l<29:8> el<29:9>
n<> u<189> t<Constant_primary> p<190> c<188> l<29:8> el<29:9>
n<> u<190> t<Constant_expression> p<196> c<189> s<195> l<29:8> el<29:9>
n<SIZE> u<191> t<StringConst> p<192> l<29:10> el<29:14>
n<> u<192> t<Primary_literal> p<193> c<191> l<29:10> el<29:14>
n<> u<193> t<Constant_primary> p<194> c<192> l<29:10> el<29:14>
n<> u<194> t<Constant_expression> p<196> c<193> l<29:10> el<29:14>
n<> u<195> t<BinOp_Less> p<196> s<194> l<29:9> el<29:10>
n<> u<196> t<Constant_expression> p<270> c<190> s<209> l<29:8> el<29:14>
n<j> u<197> t<StringConst> p<209> s<198> l<29:16> el<29:17>
n<> u<198> t<AssignOp_Assign> p<209> s<208> l<29:17> el<29:18>
n<j> u<199> t<StringConst> p<200> l<29:18> el<29:19>
n<> u<200> t<Primary_literal> p<201> c<199> l<29:18> el<29:19>
n<> u<201> t<Constant_primary> p<202> c<200> l<29:18> el<29:19>
n<> u<202> t<Constant_expression> p<208> c<201> s<207> l<29:18> el<29:19>
n<1> u<203> t<IntConst> p<204> l<29:20> el<29:21>
n<> u<204> t<Primary_literal> p<205> c<203> l<29:20> el<29:21>
n<> u<205> t<Constant_primary> p<206> c<204> l<29:20> el<29:21>
n<> u<206> t<Constant_expression> p<208> c<205> l<29:20> el<29:21>
n<> u<207> t<BinOp_Plus> p<208> s<206> l<29:19> el<29:20>
n<> u<208> t<Constant_expression> p<209> c<202> l<29:18> el<29:21>
n<> u<209> t<Genvar_iteration> p<270> c<197> s<269> l<29:16> el<29:21>
n<B2> u<210> t<StringConst> p<269> s<220> l<31:2> el<31:4>
n<M2> u<211> t<StringConst> p<217> s<216> l<32:1> el<32:3>
n<N2> u<212> t<StringConst> p<213> l<32:4> el<32:6>
n<> u<213> t<Name_of_instance> p<216> c<212> s<215> l<32:4> el<32:6>
n<> u<214> t<Ordered_port_connection> p<215> l<32:7> el<32:7>
n<> u<215> t<List_of_port_connections> p<216> c<214> l<32:7> el<32:7>
n<> u<216> t<Hierarchical_instance> p<217> c<213> l<32:4> el<32:8>
n<> u<217> t<Module_instantiation> p<218> c<211> l<32:1> el<32:9>
n<> u<218> t<Module_or_generate_item> p<219> c<217> l<32:1> el<32:9>
n<> u<219> t<Generate_item> p<220> c<218> l<32:1> el<32:9>
n<> u<220> t<Generate_block> p<269> c<219> s<267> l<32:1> el<32:9>
n<k> u<221> t<StringConst> p<226> s<225> l<36:3> el<36:4>
n<0> u<222> t<IntConst> p<223> l<36:5> el<36:6>
n<> u<223> t<Primary_literal> p<224> c<222> l<36:5> el<36:6>
n<> u<224> t<Constant_primary> p<225> c<223> l<36:5> el<36:6>
n<> u<225> t<Constant_expression> p<226> c<224> l<36:5> el<36:6>
n<> u<226> t<Genvar_initialization> p<263> c<221> s<236> l<36:3> el<36:6>
n<k> u<227> t<StringConst> p<228> l<36:8> el<36:9>
n<> u<228> t<Primary_literal> p<229> c<227> l<36:8> el<36:9>
n<> u<229> t<Constant_primary> p<230> c<228> l<36:8> el<36:9>
n<> u<230> t<Constant_expression> p<236> c<229> s<235> l<36:8> el<36:9>
n<SIZE> u<231> t<StringConst> p<232> l<36:10> el<36:14>
n<> u<232> t<Primary_literal> p<233> c<231> l<36:10> el<36:14>
n<> u<233> t<Constant_primary> p<234> c<232> l<36:10> el<36:14>
n<> u<234> t<Constant_expression> p<236> c<233> l<36:10> el<36:14>
n<> u<235> t<BinOp_Less> p<236> s<234> l<36:9> el<36:10>
n<> u<236> t<Constant_expression> p<263> c<230> s<249> l<36:8> el<36:14>
n<k> u<237> t<StringConst> p<249> s<238> l<36:16> el<36:17>
n<> u<238> t<AssignOp_Assign> p<249> s<248> l<36:17> el<36:18>
n<k> u<239> t<StringConst> p<240> l<36:18> el<36:19>
n<> u<240> t<Primary_literal> p<241> c<239> l<36:18> el<36:19>
n<> u<241> t<Constant_primary> p<242> c<240> l<36:18> el<36:19>
n<> u<242> t<Constant_expression> p<248> c<241> s<247> l<36:18> el<36:19>
n<1> u<243> t<IntConst> p<244> l<36:20> el<36:21>
n<> u<244> t<Primary_literal> p<245> c<243> l<36:20> el<36:21>
n<> u<245> t<Constant_primary> p<246> c<244> l<36:20> el<36:21>
n<> u<246> t<Constant_expression> p<248> c<245> l<36:20> el<36:21>
n<> u<247> t<BinOp_Plus> p<248> s<246> l<36:19> el<36:20>
n<> u<248> t<Constant_expression> p<249> c<242> l<36:18> el<36:21>
n<> u<249> t<Genvar_iteration> p<263> c<237> s<262> l<36:16> el<36:21>
n<B3> u<250> t<StringConst> p<262> s<260> l<38:2> el<38:4>
n<M3> u<251> t<StringConst> p<257> s<256> l<39:1> el<39:3>
n<N3> u<252> t<StringConst> p<253> l<39:4> el<39:6>
n<> u<253> t<Name_of_instance> p<256> c<252> s<255> l<39:4> el<39:6>
n<> u<254> t<Ordered_port_connection> p<255> l<39:7> el<39:7>
n<> u<255> t<List_of_port_connections> p<256> c<254> l<39:7> el<39:7>
n<> u<256> t<Hierarchical_instance> p<257> c<253> l<39:4> el<39:8>
n<> u<257> t<Module_instantiation> p<258> c<251> l<39:1> el<39:9>
n<> u<258> t<Module_or_generate_item> p<259> c<257> l<39:1> el<39:9>
n<> u<259> t<Generate_item> p<260> c<258> l<39:1> el<39:9>
n<> u<260> t<Generate_block> p<262> c<259> s<261> l<39:1> el<39:9>
n<> u<261> t<End> p<262> l<40:1> el<40:4>
n<> u<262> t<Generate_block> p<263> c<250> l<37:1> el<40:4>
n<> u<263> t<Loop_generate_construct> p<264> c<226> l<35:1> el<40:4>
n<> u<264> t<Module_common_item> p<265> c<263> l<35:1> el<40:4>
n<> u<265> t<Module_or_generate_item> p<266> c<264> l<35:1> el<40:4>
n<> u<266> t<Generate_item> p<267> c<265> l<35:1> el<40:4>
n<> u<267> t<Generate_block> p<269> c<266> s<268> l<35:1> el<40:4>
n<> u<268> t<End> p<269> l<42:1> el<42:4>
n<> u<269> t<Generate_block> p<270> c<210> l<30:1> el<42:4>
n<> u<270> t<Loop_generate_construct> p<271> c<186> l<28:1> el<42:4>
n<> u<271> t<Module_common_item> p<272> c<270> l<28:1> el<42:4>
n<> u<272> t<Module_or_generate_item> p<273> c<271> l<28:1> el<42:4>
n<> u<273> t<Generate_item> p<274> c<272> l<28:1> el<42:4>
n<> u<274> t<Generate_block> p<343> c<273> s<341> l<28:1> el<42:4>
n<i> u<275> t<StringConst> p<276> l<44:3> el<44:4>
n<> u<276> t<Primary_literal> p<277> c<275> l<44:3> el<44:4>
n<> u<277> t<Constant_primary> p<278> c<276> l<44:3> el<44:4>
n<> u<278> t<Constant_expression> p<284> c<277> s<283> l<44:3> el<44:4>
n<0> u<279> t<IntConst> p<280> l<44:5> el<44:6>
n<> u<280> t<Primary_literal> p<281> c<279> l<44:5> el<44:6>
n<> u<281> t<Constant_primary> p<282> c<280> l<44:5> el<44:6>
n<> u<282> t<Constant_expression> p<284> c<281> l<44:5> el<44:6>
n<> u<283> t<BinOp_Great> p<284> s<282> l<44:4> el<44:5>
n<> u<284> t<Constant_expression> p<336> c<278> s<334> l<44:3> el<44:6>
n<B4> u<285> t<StringConst> p<334> s<332> l<46:2> el<46:4>
n<m> u<286> t<StringConst> p<291> s<290> l<49:3> el<49:4>
n<0> u<287> t<IntConst> p<288> l<49:5> el<49:6>
n<> u<288> t<Primary_literal> p<289> c<287> l<49:5> el<49:6>
n<> u<289> t<Constant_primary> p<290> c<288> l<49:5> el<49:6>
n<> u<290> t<Constant_expression> p<291> c<289> l<49:5> el<49:6>
n<> u<291> t<Genvar_initialization> p<328> c<286> s<301> l<49:3> el<49:6>
n<m> u<292> t<StringConst> p<293> l<49:8> el<49:9>
n<> u<293> t<Primary_literal> p<294> c<292> l<49:8> el<49:9>
n<> u<294> t<Constant_primary> p<295> c<293> l<49:8> el<49:9>
n<> u<295> t<Constant_expression> p<301> c<294> s<300> l<49:8> el<49:9>
n<SIZE> u<296> t<StringConst> p<297> l<49:10> el<49:14>
n<> u<297> t<Primary_literal> p<298> c<296> l<49:10> el<49:14>
n<> u<298> t<Constant_primary> p<299> c<297> l<49:10> el<49:14>
n<> u<299> t<Constant_expression> p<301> c<298> l<49:10> el<49:14>
n<> u<300> t<BinOp_Less> p<301> s<299> l<49:9> el<49:10>
n<> u<301> t<Constant_expression> p<328> c<295> s<314> l<49:8> el<49:14>
n<m> u<302> t<StringConst> p<314> s<303> l<49:16> el<49:17>
n<> u<303> t<AssignOp_Assign> p<314> s<313> l<49:17> el<49:18>
n<m> u<304> t<StringConst> p<305> l<49:18> el<49:19>
n<> u<305> t<Primary_literal> p<306> c<304> l<49:18> el<49:19>
n<> u<306> t<Constant_primary> p<307> c<305> l<49:18> el<49:19>
n<> u<307> t<Constant_expression> p<313> c<306> s<312> l<49:18> el<49:19>
n<1> u<308> t<IntConst> p<309> l<49:20> el<49:21>
n<> u<309> t<Primary_literal> p<310> c<308> l<49:20> el<49:21>
n<> u<310> t<Constant_primary> p<311> c<309> l<49:20> el<49:21>
n<> u<311> t<Constant_expression> p<313> c<310> l<49:20> el<49:21>
n<> u<312> t<BinOp_Plus> p<313> s<311> l<49:19> el<49:20>
n<> u<313> t<Constant_expression> p<314> c<307> l<49:18> el<49:21>
n<> u<314> t<Genvar_iteration> p<328> c<302> s<327> l<49:16> el<49:21>
n<B5> u<315> t<StringConst> p<327> s<325> l<51:2> el<51:4>
n<M4> u<316> t<StringConst> p<322> s<321> l<52:1> el<52:3>
n<N4> u<317> t<StringConst> p<318> l<52:4> el<52:6>
n<> u<318> t<Name_of_instance> p<321> c<317> s<320> l<52:4> el<52:6>
n<> u<319> t<Ordered_port_connection> p<320> l<52:7> el<52:7>
n<> u<320> t<List_of_port_connections> p<321> c<319> l<52:7> el<52:7>
n<> u<321> t<Hierarchical_instance> p<322> c<318> l<52:4> el<52:8>
n<> u<322> t<Module_instantiation> p<323> c<316> l<52:1> el<52:9>
n<> u<323> t<Module_or_generate_item> p<324> c<322> l<52:1> el<52:9>
n<> u<324> t<Generate_item> p<325> c<323> l<52:1> el<52:9>
n<> u<325> t<Generate_block> p<327> c<324> s<326> l<52:1> el<52:9>
n<> u<326> t<End> p<327> l<54:1> el<54:4>
n<> u<327> t<Generate_block> p<328> c<315> l<50:1> el<54:4>
n<> u<328> t<Loop_generate_construct> p<329> c<291> l<48:1> el<54:4>
n<> u<329> t<Module_common_item> p<330> c<328> l<48:1> el<54:4>
n<> u<330> t<Module_or_generate_item> p<331> c<329> l<48:1> el<54:4>
n<> u<331> t<Generate_item> p<332> c<330> l<48:1> el<54:4>
n<> u<332> t<Generate_block> p<334> c<331> s<333> l<48:1> el<54:4>
n<> u<333> t<End> p<334> l<56:1> el<56:4>
n<> u<334> t<Generate_block> p<336> c<285> l<45:1> el<56:4>
n<> u<335> t<IF> p<336> s<284> l<43:1> el<43:3>
n<> u<336> t<If_generate_construct> p<337> c<335> l<43:1> el<56:4>
n<> u<337> t<Conditional_generate_construct> p<338> c<336> l<43:1> el<56:4>
n<> u<338> t<Module_common_item> p<339> c<337> l<43:1> el<56:4>
n<> u<339> t<Module_or_generate_item> p<340> c<338> l<43:1> el<56:4>
n<> u<340> t<Generate_item> p<341> c<339> l<43:1> el<56:4>
n<> u<341> t<Generate_block> p<343> c<340> s<342> l<43:1> el<56:4>
n<> u<342> t<End> p<343> l<57:1> el<57:4>
n<> u<343> t<Generate_block> p<344> c<170> l<23:1> el<57:4>
n<> u<344> t<Loop_generate_construct> p<345> c<146> l<21:1> el<57:4>
n<> u<345> t<Module_common_item> p<346> c<344> l<21:1> el<57:4>
n<> u<346> t<Module_or_generate_item> p<347> c<345> l<21:1> el<57:4>
n<> u<347> t<Generate_item> p<348> c<346> l<21:1> el<57:4>
n<> u<348> t<Generate_block> p<350> c<347> s<349> l<21:1> el<57:4>
n<> u<349> t<Endgenerate> p<350> l<58:1> el<58:12>
n<> u<350> t<Generate_region> p<351> c<348> l<20:1> el<58:12>
n<> u<351> t<Non_port_module_item> p<352> c<350> l<20:1> el<58:12>
n<> u<352> t<Module_item> p<354> c<351> s<353> l<20:1> el<58:12>
n<> u<353> t<Endmodule> p<354> l<60:1> el<60:10>
n<> u<354> t<Module_declaration> p<355> c<67> l<11:1> el<60:10>
n<> u<355> t<Description> p<356> c<354> l<11:1> el<60:10>
n<> u<356> t<Source_text> p<357> c<28> l<1:1> el<60:10>
n<> u<357> t<Top_level_rule> c<1> l<1:1> el<62:1>
AST_DEBUG_END
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/UnitDefParam/def.v".

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/UnitDefParam/def.v
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<58> s<57> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
n<def> u<3> t<StringConst> p<6> s<5> l<2:8> el<2:11>
n<> u<4> t<Port> p<5> l<2:13> el<2:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<2:12> el<2:14>
n<> u<6> t<Module_nonansi_header> p<55> c<2> s<23> l<2:1> el<2:15>
n<> u<7> t<Data_type_or_implicit> p<17> s<16> l<3:11> el<3:11>
n<SIZE1> u<8> t<StringConst> p<15> s<14> l<3:11> el<3:16>
n<2> u<9> t<IntConst> p<10> l<3:19> el<3:20>
n<> u<10> t<Primary_literal> p<11> c<9> l<3:19> el<3:20>
n<> u<11> t<Constant_primary> p<12> c<10> l<3:19> el<3:20>
n<> u<12> t<Constant_expression> p<13> c<11> l<3:19> el<3:20>
n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<3:19> el<3:20>
n<> u<14> t<Constant_param_expression> p<15> c<13> l<3:19> el<3:20>
n<> u<15> t<Param_assignment> p<16> c<8> l<3:11> el<3:20>
n<> u<16> t<List_of_param_assignments> p<17> c<15> l<3:11> el<3:20>
n<> u<17> t<Parameter_declaration> p<18> c<7> l<3:1> el<3:20>
n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<3:1> el<3:21>
n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<3:1> el<3:21>
n<> u<20> t<Module_common_item> p<21> c<19> l<3:1> el<3:21>
n<> u<21> t<Module_or_generate_item> p<22> c<20> l<3:1> el<3:21>
n<> u<22> t<Non_port_module_item> p<23> c<21> l<3:1> el<3:21>
n<> u<23> t<Module_item> p<55> c<22> s<38> l<3:1> el<3:21>
n<small_top> u<24> t<StringConst> p<27> s<25> l<5:10> el<5:19>
n<u1> u<25> t<StringConst> p<27> s<26> l<5:20> el<5:22>
n<SIZE> u<26> t<StringConst> p<27> l<5:23> el<5:27>
n<> u<27> t<Hierarchical_identifier> p<33> c<24> s<32> l<5:10> el<5:27>
n<SIZE1> u<28> t<StringConst> p<29> l<5:30> el<5:35>
n<> u<29> t<Primary_literal> p<30> c<28> l<5:30> el<5:35>
n<> u<30> t<Constant_primary> p<31> c<29> l<5:30> el<5:35>
n<> u<31> t<Constant_expression> p<32> c<30> l<5:30> el<5:35>
n<> u<32> t<Constant_mintypmax_expression> p<33> c<31> l<5:30> el<5:35>
n<> u<33> t<Defparam_assignment> p<34> c<27> l<5:10> el<5:35>
n<> u<34> t<List_of_defparam_assignments> p<35> c<33> l<5:10> el<5:35>
n<> u<35> t<Parameter_override> p<36> c<34> l<5:1> el<5:36>
n<> u<36> t<Module_or_generate_item> p<37> c<35> l<5:1> el<5:36>
n<> u<37> t<Non_port_module_item> p<38> c<36> l<5:1> el<5:36>
n<> u<38> t<Module_item> p<55> c<37> s<53> l<5:1> el<5:36>
n<small_top> u<39> t<StringConst> p<42> s<40> l<7:10> el<7:19>
n<u1> u<40> t<StringConst> p<42> s<41> l<7:20> el<7:22>
n<dummy> u<41> t<StringConst> p<42> l<7:23> el<7:28>
n<> u<42> t<Hierarchical_identifier> p<48> c<39> s<47> l<7:10> el<7:28>
n<4> u<43> t<IntConst> p<44> l<7:31> el<7:32>
n<> u<44> t<Primary_literal> p<45> c<43> l<7:31> el<7:32>
n<> u<45> t<Constant_primary> p<46> c<44> l<7:31> el<7:32>
n<> u<46> t<Constant_expression> p<47> c<45> l<7:31> el<7:32>
n<> u<47> t<Constant_mintypmax_expression> p<48> c<46> l<7:31> el<7:32>
n<> u<48> t<Defparam_assignment> p<49> c<42> l<7:10> el<7:32>
n<> u<49> t<List_of_defparam_assignments> p<50> c<48> l<7:10> el<7:32>
n<> u<50> t<Parameter_override> p<51> c<49> l<7:1> el<7:33>
n<> u<51> t<Module_or_generate_item> p<52> c<50> l<7:1> el<7:33>
n<> u<52> t<Non_port_module_item> p<53> c<51> l<7:1> el<7:33>
n<> u<53> t<Module_item> p<55> c<52> s<54> l<7:1> el<7:33>
n<> u<54> t<Endmodule> p<55> l<8:1> el<8:10>
n<> u<55> t<Module_declaration> p<56> c<6> l<2:1> el<8:10>
n<> u<56> t<Description> p<57> c<55> l<2:1> el<8:10>
n<> u<57> t<Source_text> p<58> c<56> l<2:1> el<8:10>
n<> u<58> t<Top_level_rule> c<1> l<2:1> el<9:1>
AST_DEBUG_END
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/UnitDefParam/small.v".

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/UnitDefParam/small.v
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<240> s<239> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<4> s<3> l<2:1> el<2:7>
n<secret_number> u<3> t<StringConst> p<4> l<2:8> el<2:21>
n<> u<4> t<Module_ansi_header> p<79> c<2> s<20> l<2:1> el<2:22>
n<> u<5> t<Data_type_or_implicit> p<15> s<14> l<3:12> el<3:12>
n<SIZE> u<6> t<StringConst> p<13> s<12> l<3:12> el<3:16>
n<0> u<7> t<IntConst> p<8> l<3:19> el<3:20>
n<> u<8> t<Primary_literal> p<9> c<7> l<3:19> el<3:20>
n<> u<9> t<Constant_primary> p<10> c<8> l<3:19> el<3:20>
n<> u<10> t<Constant_expression> p<11> c<9> l<3:19> el<3:20>
n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<3:19> el<3:20>
n<> u<12> t<Constant_param_expression> p<13> c<11> l<3:19> el<3:20>
n<> u<13> t<Param_assignment> p<14> c<6> l<3:12> el<3:20>
n<> u<14> t<List_of_param_assignments> p<15> c<13> l<3:12> el<3:20>
n<> u<15> t<Parameter_declaration> p<16> c<5> l<3:2> el<3:20>
n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<3:2> el<3:21>
n<> u<17> t<Module_or_generate_item_declaration> p<18> c<16> l<3:2> el<3:21>
n<> u<18> t<Module_common_item> p<19> c<17> l<3:2> el<3:21>
n<> u<19> t<Module_or_generate_item> p<20> c<18> l<3:2> el<3:21>
n<> u<20> t<Non_port_module_item> p<79> c<19> s<27> l<3:2> el<3:21>
n<i> u<21> t<StringConst> p<22> l<5:11> el<5:12>
n<> u<22> t<Identifier_list> p<23> c<21> l<5:11> el<5:12>
n<> u<23> t<Genvar_declaration> p<24> c<22> l<5:4> el<5:13>
n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<5:4> el<5:13>
n<> u<25> t<Module_common_item> p<26> c<24> l<5:4> el<5:13>
n<> u<26> t<Module_or_generate_item> p<27> c<25> l<5:4> el<5:13>
n<> u<27> t<Non_port_module_item> p<79> c<26> s<77> l<5:4> el<5:13>
n<i> u<28> t<StringConst> p<33> s<32> l<6:16> el<6:17>
n<0> u<29> t<IntConst> p<30> l<6:18> el<6:19>
n<> u<30> t<Primary_literal> p<31> c<29> l<6:18> el<6:19>
n<> u<31> t<Constant_primary> p<32> c<30> l<6:18> el<6:19>
n<> u<32> t<Constant_expression> p<33> c<31> l<6:18> el<6:19>
n<> u<33> t<Genvar_initialization> p<70> c<28> s<43> l<6:16> el<6:19>
n<i> u<34> t<StringConst> p<35> l<6:21> el<6:22>
n<> u<35> t<Primary_literal> p<36> c<34> l<6:21> el<6:22>
n<> u<36> t<Constant_primary> p<37> c<35> l<6:21> el<6:22>
n<> u<37> t<Constant_expression> p<43> c<36> s<42> l<6:21> el<6:22>
n<SIZE> u<38> t<StringConst> p<39> l<6:23> el<6:27>
n<> u<39> t<Primary_literal> p<40> c<38> l<6:23> el<6:27>
n<> u<40> t<Constant_primary> p<41> c<39> l<6:23> el<6:27>
n<> u<41> t<Constant_expression> p<43> c<40> l<6:23> el<6:27>
n<> u<42> t<BinOp_Less> p<43> s<41> l<6:22> el<6:23>
n<> u<43> t<Constant_expression> p<70> c<37> s<56> l<6:21> el<6:27>
n<i> u<44> t<StringConst> p<56> s<45> l<6:29> el<6:30>
n<> u<45> t<AssignOp_Assign> p<56> s<55> l<6:30> el<6:31>
n<i> u<46> t<StringConst> p<47> l<6:31> el<6:32>
n<> u<47> t<Primary_literal> p<48> c<46> l<6:31> el<6:32>
n<> u<48> t<Constant_primary> p<49> c<47> l<6:31> el<6:32>
n<> u<49> t<Constant_expression> p<55> c<48> s<54> l<6:31> el<6:32>
n<1> u<50> t<IntConst> p<51> l<6:33> el<6:34>
n<> u<51> t<Primary_literal> p<52> c<50> l<6:33> el<6:34>
n<> u<52> t<Constant_primary> p<53> c<51> l<6:33> el<6:34>
n<> u<53> t<Constant_expression> p<55> c<52> l<6:33> el<6:34>
n<> u<54> t<BinOp_Plus> p<55> s<53> l<6:32> el<6:33>
n<> u<55> t<Constant_expression> p<56> c<49> l<6:31> el<6:34>
n<> u<56> t<Genvar_iteration> p<70> c<44> s<69> l<6:29> el<6:34>
n<B1> u<57> t<StringConst> p<69> s<67> l<6:43> el<6:45>
n<M1> u<58> t<StringConst> p<64> s<63> l<7:3> el<7:5>
n<N1> u<59> t<StringConst> p<60> l<7:6> el<7:8>
n<> u<60> t<Name_of_instance> p<63> c<59> s<62> l<7:6> el<7:8>
n<> u<61> t<Ordered_port_connection> p<62> l<7:9> el<7:9>
n<> u<62> t<List_of_port_connections> p<63> c<61> l<7:9> el<7:9>
n<> u<63> t<Hierarchical_instance> p<64> c<60> l<7:6> el<7:10>
n<> u<64> t<Module_instantiation> p<65> c<58> l<7:3> el<7:11>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<7:3> el<7:11>
n<> u<66> t<Generate_item> p<67> c<65> l<7:3> el<7:11>
n<> u<67> t<Generate_block> p<69> c<66> s<68> l<7:3> el<7:11>
n<> u<68> t<End> p<69> l<8:2> el<8:5>
n<> u<69> t<Generate_block> p<70> c<57> l<6:36> el<8:5>
n<> u<70> t<Loop_generate_construct> p<71> c<33> l<6:11> el<8:5>
n<> u<71> t<Module_common_item> p<72> c<70> l<6:11> el<8:5>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<6:11> el<8:5>
n<> u<73> t<Generate_item> p<74> c<72> l<6:11> el<8:5>
n<> u<74> t<Generate_block> p<76> c<73> s<75> l<6:11> el<8:5>
n<> u<75> t<Endgenerate> p<76> l<10:2> el<10:13>
n<> u<76> t<Generate_region> p<77> c<74> l<6:2> el<10:13>
n<> u<77> t<Non_port_module_item> p<79> c<76> s<78> l<6:2> el<10:13>
n<> u<78> t<Endmodule> p<79> l<12:1> el<12:10>
n<> u<79> t<Module_declaration> p<80> c<4> l<2:1> el<12:10>
n<> u<80> t<Description> p<239> c<79> s<238> l<2:1> el<12:10>
n<module> u<81> t<Module_keyword> p<85> s<82> l<14:1> el<14:7>
n<defparam_example> u<82> t<StringConst> p<85> s<84> l<14:8> el<14:24>
n<> u<83> t<Port> p<84> l<14:25> el<14:25>
n<> u<84> t<List_of_ports> p<85> c<83> l<14:24> el<14:26>
n<> u<85> t<Module_nonansi_header> p<237> c<81> s<100> l<14:1> el<14:27>
n<defparam_example> u<86> t<StringConst> p<89> s<87> l<15:12> el<15:28>
n<U1> u<87> t<StringConst> p<89> s<88> l<15:29> el<15:31>
n<SIZE> u<88> t<StringConst> p<89> l<15:32> el<15:36>
n<> u<89> t<Hierarchical_identifier> p<95> c<86> s<94> l<15:12> el<15:36>
n<1> u<90> t<IntConst> p<91> l<15:39> el<15:40>
n<> u<91> t<Primary_literal> p<92> c<90> l<15:39> el<15:40>
n<> u<92> t<Constant_primary> p<93> c<91> l<15:39> el<15:40>
n<> u<93> t<Constant_expression> p<94> c<92> l<15:39> el<15:40>
n<> u<94> t<Constant_mintypmax_expression> p<95> c<93> l<15:39> el<15:40>
n<> u<95> t<Defparam_assignment> p<96> c<89> l<15:12> el<15:40>
n<> u<96> t<List_of_defparam_assignments> p<97> c<95> l<15:12> el<15:40>
n<> u<97> t<Parameter_override> p<98> c<96> l<15:3> el<15:41>
n<> u<98> t<Module_or_generate_item> p<99> c<97> l<15:3> el<15:41>
n<> u<99> t<Non_port_module_item> p<100> c<98> l<15:3> el<15:41>
n<> u<100> t<Module_item> p<237> c<99> s<114> l<15:3> el<15:41>
n<U2> u<101> t<StringConst> p<103> s<102> l<16:12> el<16:14>
n<SIZE> u<102> t<StringConst> p<103> l<16:15> el<16:19>
n<> u<103> t<Hierarchical_identifier> p<109> c<101> s<108> l<16:12> el<16:19>
n<2> u<104> t<IntConst> p<105> l<16:22> el<16:23>
n<> u<105> t<Primary_literal> p<106> c<104> l<16:22> el<16:23>
n<> u<106> t<Constant_primary> p<107> c<105> l<16:22> el<16:23>
n<> u<107> t<Constant_expression> p<108> c<106> l<16:22> el<16:23>
n<> u<108> t<Constant_mintypmax_expression> p<109> c<107> l<16:22> el<16:23>
n<> u<109> t<Defparam_assignment> p<110> c<103> l<16:12> el<16:23>
n<> u<110> t<List_of_defparam_assignments> p<111> c<109> l<16:12> el<16:23>
n<> u<111> t<Parameter_override> p<112> c<110> l<16:3> el<16:24>
n<> u<112> t<Module_or_generate_item> p<113> c<111> l<16:3> el<16:24>
n<> u<113> t<Non_port_module_item> p<114> c<112> l<16:3> el<16:24>
n<> u<114> t<Module_item> p<237> c<113> s<128> l<16:3> el<16:24>
n<U3> u<115> t<StringConst> p<117> s<116> l<17:12> el<17:14>
n<SIZE> u<116> t<StringConst> p<117> l<17:15> el<17:19>
n<> u<117> t<Hierarchical_identifier> p<123> c<115> s<122> l<17:12> el<17:19>
n<3> u<118> t<IntConst> p<119> l<17:22> el<17:23>
n<> u<119> t<Primary_literal> p<120> c<118> l<17:22> el<17:23>
n<> u<120> t<Constant_primary> p<121> c<119> l<17:22> el<17:23>
n<> u<121> t<Constant_expression> p<122> c<120> l<17:22> el<17:23>
n<> u<122> t<Constant_mintypmax_expression> p<123> c<121> l<17:22> el<17:23>
n<> u<123> t<Defparam_assignment> p<124> c<117> l<17:12> el<17:23>
n<> u<124> t<List_of_defparam_assignments> p<125> c<123> l<17:12> el<17:23>
n<> u<125> t<Parameter_override> p<126> c<124> l<17:3> el<17:24>
n<> u<126> t<Module_or_generate_item> p<127> c<125> l<17:3> el<17:24>
n<> u<127> t<Non_port_module_item> p<128> c<126> l<17:3> el<17:24>
n<> u<128> t<Module_item> p<237> c<127> s<142> l<17:3> el<17:24>
n<U3> u<129> t<StringConst> p<131> s<130> l<18:12> el<18:14>
n<SIZE> u<130> t<StringConst> p<131> l<18:15> el<18:19>
n<> u<131> t<Hierarchical_identifier> p<137> c<129> s<136> l<18:12> el<18:19>
n<3> u<132> t<IntConst> p<133> l<18:22> el<18:23>
n<> u<133> t<Primary_literal> p<134> c<132> l<18:22> el<18:23>
n<> u<134> t<Constant_primary> p<135> c<133> l<18:22> el<18:23>
n<> u<135> t<Constant_expression> p<136> c<134> l<18:22> el<18:23>
n<> u<136> t<Constant_mintypmax_expression> p<137> c<135> l<18:22> el<18:23>
n<> u<137> t<Defparam_assignment> p<138> c<131> l<18:12> el<18:23>
n<> u<138> t<List_of_defparam_assignments> p<139> c<137> l<18:12> el<18:23>
n<> u<139> t<Parameter_override> p<140> c<138> l<18:3> el<18:24>
n<> u<140> t<Module_or_generate_item> p<141> c<139> l<18:3> el<18:24>
n<> u<141> t<Non_port_module_item> p<142> c<140> l<18:3> el<18:24>
n<> u<142> t<Module_item> p<237> c<141> s<152> l<18:3> el<18:24>
n<secret_number> u<143> t<StringConst> p<149> s<148> l<19:3> el<19:16>
n<U0> u<144> t<StringConst> p<145> l<19:17> el<19:19>
n<> u<145> t<Name_of_instance> p<148> c<144> s<147> l<19:17> el<19:19>
n<> u<146> t<Ordered_port_connection> p<147> l<19:20> el<19:20>
n<> u<147> t<List_of_port_connections> p<148> c<146> l<19:20> el<19:20>
n<> u<148> t<Hierarchical_instance> p<149> c<145> l<19:17> el<19:21>
n<> u<149> t<Module_instantiation> p<150> c<143> l<19:3> el<19:22>
n<> u<150> t<Module_or_generate_item> p<151> c<149> l<19:3> el<19:22>
n<> u<151> t<Non_port_module_item> p<152> c<150> l<19:3> el<19:22>
n<> u<152> t<Module_item> p<237> c<151> s<162> l<19:3> el<19:22>
n<secret_number> u<153> t<StringConst> p<159> s<158> l<20:3> el<20:16>
n<U1> u<154> t<StringConst> p<155> l<20:17> el<20:19>
n<> u<155> t<Name_of_instance> p<158> c<154> s<157> l<20:17> el<20:19>
n<> u<156> t<Ordered_port_connection> p<157> l<20:20> el<20:20>
n<> u<157> t<List_of_port_connections> p<158> c<156> l<20:20> el<20:20>
n<> u<158> t<Hierarchical_instance> p<159> c<155> l<20:17> el<20:21>
n<> u<159> t<Module_instantiation> p<160> c<153> l<20:3> el<20:22>
n<> u<160> t<Module_or_generate_item> p<161> c<159> l<20:3> el<20:22>
n<> u<161> t<Non_port_module_item> p<162> c<160> l<20:3> el<20:22>
n<> u<162> t<Module_item> p<237> c<161> s<172> l<20:3> el<20:22>
n<secret_number> u<163> t<StringConst> p<169> s<168> l<21:3> el<21:16>
n<U2> u<164> t<StringConst> p<165> l<21:17> el<21:19>
n<> u<165> t<Name_of_instance> p<168> c<164> s<167> l<21:17> el<21:19>
n<> u<166> t<Ordered_port_connection> p<167> l<21:20> el<21:20>
n<> u<167> t<List_of_port_connections> p<168> c<166> l<21:20> el<21:20>
n<> u<168> t<Hierarchical_instance> p<169> c<165> l<21:17> el<21:21>
n<> u<169> t<Module_instantiation> p<170> c<163> l<21:3> el<21:22>
n<> u<170> t<Module_or_generate_item> p<171> c<169> l<21:3> el<21:22>
n<> u<171> t<Non_port_module_item> p<172> c<170> l<21:3> el<21:22>
n<> u<172> t<Module_item> p<237> c<171> s<182> l<21:3> el<21:22>
n<secret_number> u<173> t<StringConst> p<179> s<178> l<22:3> el<22:16>
n<U3> u<174> t<StringConst> p<175> l<22:17> el<22:19>
n<> u<175> t<Name_of_instance> p<178> c<174> s<177> l<22:17> el<22:19>
n<> u<176> t<Ordered_port_connection> p<177> l<22:20> el<22:20>
n<> u<177> t<List_of_port_connections> p<178> c<176> l<22:20> el<22:20>
n<> u<178> t<Hierarchical_instance> p<179> c<175> l<22:17> el<22:21>
n<> u<179> t<Module_instantiation> p<180> c<173> l<22:3> el<22:22>
n<> u<180> t<Module_or_generate_item> p<181> c<179> l<22:3> el<22:22>
n<> u<181> t<Non_port_module_item> p<182> c<180> l<22:3> el<22:22>
n<> u<182> t<Module_item> p<237> c<181> s<192> l<22:3> el<22:22>
n<NO_DEF> u<183> t<StringConst> p<189> s<188> l<23:3> el<23:9>
n<U5> u<184> t<StringConst> p<185> l<23:10> el<23:12>
n<> u<185> t<Name_of_instance> p<188> c<184> s<187> l<23:10> el<23:12>
n<> u<186> t<Ordered_port_connection> p<187> l<23:13> el<23:13>
n<> u<187> t<List_of_port_connections> p<188> c<186> l<23:13> el<23:13>
n<> u<188> t<Hierarchical_instance> p<189> c<185> l<23:10> el<23:14>
n<> u<189> t<Module_instantiation> p<190> c<183> l<23:3> el<23:15>
n<> u<190> t<Module_or_generate_item> p<191> c<189> l<23:3> el<23:15>
n<> u<191> t<Non_port_module_item> p<192> c<190> l<23:3> el<23:15>
n<> u<192> t<Module_item> p<237> c<191> s<206> l<23:3> el<23:15>
n<U5> u<193> t<StringConst> p<195> s<194> l<24:12> el<24:14>
n<SIZE> u<194> t<StringConst> p<195> l<24:15> el<24:19>
n<> u<195> t<Hierarchical_identifier> p<201> c<193> s<200> l<24:12> el<24:19>
n<1> u<196> t<IntConst> p<197> l<24:22> el<24:23>
n<> u<197> t<Primary_literal> p<198> c<196> l<24:22> el<24:23>
n<> u<198> t<Constant_primary> p<199> c<197> l<24:22> el<24:23>
n<> u<199> t<Constant_expression> p<200> c<198> l<24:22> el<24:23>
n<> u<200> t<Constant_mintypmax_expression> p<201> c<199> l<24:22> el<24:23>
n<> u<201> t<Defparam_assignment> p<202> c<195> l<24:12> el<24:23>
n<> u<202> t<List_of_defparam_assignments> p<203> c<201> l<24:12> el<24:23>
n<> u<203> t<Parameter_override> p<204> c<202> l<24:3> el<24:24>
n<> u<204> t<Module_or_generate_item> p<205> c<203> l<24:3> el<24:24>
n<> u<205> t<Non_port_module_item> p<206> c<204> l<24:3> el<24:24>
n<> u<206> t<Module_item> p<237> c<205> s<220> l<24:3> el<24:24>
n<NO_MATCH> u<207> t<StringConst> p<209> s<208> l<25:12> el<25:20>
n<SIZE1> u<208> t<StringConst> p<209> l<25:21> el<25:26>
n<> u<209> t<Hierarchical_identifier> p<215> c<207> s<214> l<25:12> el<25:26>
n<2> u<210> t<IntConst> p<211> l<25:29> el<25:30>
n<> u<211> t<Primary_literal> p<212> c<210> l<25:29> el<25:30>
n<> u<212> t<Constant_primary> p<213> c<211> l<25:29> el<25:30>
n<> u<213> t<Constant_expression> p<214> c<212> l<25:29> el<25:30>
n<> u<214> t<Constant_mintypmax_expression> p<215> c<213> l<25:29> el<25:30>
n<> u<215> t<Defparam_assignment> p<216> c<209> l<25:12> el<25:30>
n<> u<216> t<List_of_defparam_assignments> p<217> c<215> l<25:12> el<25:30>
n<> u<217> t<Parameter_override> p<218> c<216> l<25:3> el<25:31>
n<> u<218> t<Module_or_generate_item> p<219> c<217> l<25:3> el<25:31>
n<> u<219> t<Non_port_module_item> p<220> c<218> l<25:3> el<25:31>
n<> u<220> t<Module_item> p<237> c<219> s<235> l<25:3> el<25:31>
n<defparam_example> u<221> t<StringConst> p<224> s<222> l<26:12> el<26:28>
n<NO_MATCH> u<222> t<StringConst> p<224> s<223> l<26:29> el<26:37>
n<SIZE2> u<223> t<StringConst> p<224> l<26:38> el<26:43>
n<> u<224> t<Hierarchical_identifier> p<230> c<221> s<229> l<26:12> el<26:43>
n<2> u<225> t<IntConst> p<226> l<26:46> el<26:47>
n<> u<226> t<Primary_literal> p<227> c<225> l<26:46> el<26:47>
n<> u<227> t<Constant_primary> p<228> c<226> l<26:46> el<26:47>
n<> u<228> t<Constant_expression> p<229> c<227> l<26:46> el<26:47>
n<> u<229> t<Constant_mintypmax_expression> p<230> c<228> l<26:46> el<26:47>
n<> u<230> t<Defparam_assignment> p<231> c<224> l<26:12> el<26:47>
n<> u<231> t<List_of_defparam_assignments> p<232> c<230> l<26:12> el<26:47>
n<> u<232> t<Parameter_override> p<233> c<231> l<26:3> el<26:48>
n<> u<233> t<Module_or_generate_item> p<234> c<232> l<26:3> el<26:48>
n<> u<234> t<Non_port_module_item> p<235> c<233> l<26:3> el<26:48>
n<> u<235> t<Module_item> p<237> c<234> s<236> l<26:3> el<26:48>
n<> u<236> t<Endmodule> p<237> l<27:1> el<27:10>
n<> u<237> t<Module_declaration> p<238> c<85> l<14:1> el<27:10>
n<> u<238> t<Description> p<239> c<237> l<14:1> el<27:10>
n<> u<239> t<Source_text> p<240> c<80> l<2:1> el<27:10>
n<> u<240> t<Top_level_rule> c<1> l<2:1> el<29:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitDefParam/top.v:1:1: No timescale set for "top_def".

[WRN:PA0205] ${SURELOG_DIR}/tests/UnitDefParam/top.v:7:1: No timescale set for "small_top".

[WRN:PA0205] ${SURELOG_DIR}/tests/UnitDefParam/top.v:11:1: No timescale set for "small_test".

[WRN:PA0205] ${SURELOG_DIR}/tests/UnitDefParam/def.v:2:1: No timescale set for "def".

[WRN:PA0205] ${SURELOG_DIR}/tests/UnitDefParam/small.v:2:1: No timescale set for "secret_number".

[WRN:PA0205] ${SURELOG_DIR}/tests/UnitDefParam/small.v:14:1: No timescale set for "defparam_example".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/UnitDefParam/def.v:2:1: Compile module "work@def".

[INF:CP0303] ${SURELOG_DIR}/tests/UnitDefParam/small.v:14:1: Compile module "work@defparam_example".

[INF:CP0303] ${SURELOG_DIR}/tests/UnitDefParam/small.v:2:1: Compile module "work@secret_number".

[INF:CP0303] ${SURELOG_DIR}/tests/UnitDefParam/top.v:11:1: Compile module "work@small_test".

[INF:CP0303] ${SURELOG_DIR}/tests/UnitDefParam/top.v:7:1: Compile module "work@small_top".

[INF:CP0303] ${SURELOG_DIR}/tests/UnitDefParam/top.v:1:1: Compile module "work@top_def".

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<249> s<248> f<0> l<0:3>
n<mailbox> u<2> t<StringConst> p<102> s<16> f<0> l<0:9>
n<> u<3> t<IntegerAtomType_Int> p<4> f<0> l<0:19>
n<> u<4> t<Data_type> p<5> c<3> f<0> l<0:19>
n<> u<5> t<Data_type_or_implicit> p<11> c<4> s<6> f<0> l<0:19>
n<bound> u<6> t<StringConst> p<11> s<10> f<0> l<0:23>
n<0> u<7> t<IntConst> p<8> f<0> l<0:31>
n<> u<8> t<Primary_literal> p<9> c<7> f<0> l<0:31>
n<> u<9> t<Primary> p<10> c<8> f<0> l<0:31>
n<> u<10> t<Expression> p<11> c<9> f<0> l<0:31>
n<> u<11> t<Tf_port_item> p<12> c<5> f<0> l<0:19>
n<> u<12> t<Tf_port_list> p<14> c<11> s<13> f<0> l<0:19>
n<> u<13> t<Endfunction> p<14> f<0> l<0:5>
n<> u<14> t<Class_constructor_declaration> p<15> c<12> f<0> l<0:5>
n<> u<15> t<Class_method> p<16> c<14> f<0> l<0:5>
n<> u<16> t<Class_item> p<102> c<15> s<26> f<0> l<0:5>
n<> u<17> t<IntegerAtomType_Int> p<18> f<0> l<0:14>
n<> u<18> t<Data_type> p<19> c<17> f<0> l<0:14>
n<> u<19> t<Function_data_type> p<20> c<18> f<0> l<0:14>
n<> u<20> t<Function_data_type_or_implicit> p<23> c<19> s<21> f<0> l<0:14>
n<num> u<21> t<StringConst> p<23> s<22> f<0> l<0:18>
n<> u<22> t<Endfunction> p<23> f<0> l<0:5>
n<> u<23> t<Function_body_declaration> p<24> c<20> f<0> l<0:14>
n<> u<24> t<Function_declaration> p<25> c<23> f<0> l<0:5>
n<> u<25> t<Class_method> p<26> c<24> f<0> l<0:5>
n<> u<26> t<Class_item> p<102> c<25> s<36> f<0> l<0:5>
n<put> u<27> t<StringConst> p<33> s<31> f<0> l<0:10>
n<> u<28> t<Data_type_or_implicit> p<30> s<29> f<0> l<0:15>
n<message> u<29> t<StringConst> p<30> f<0> l<0:15>
n<> u<30> t<Tf_port_item> p<31> c<28> f<0> l<0:15>
n<> u<31> t<Tf_port_list> p<33> c<30> s<32> f<0> l<0:15>
n<> u<32> t<Endtask> p<33> f<0> l<0:5>
n<> u<33> t<Task_body_declaration> p<34> c<27> f<0> l<0:10>
n<> u<34> t<Task_declaration> p<35> c<33> f<0> l<0:5>
n<> u<35> t<Class_method> p<36> c<34> f<0> l<0:5>
n<> u<36> t<Class_item> p<102> c<35> s<47> f<0> l<0:5>
n<> u<37> t<Function_data_type_or_implicit> p<44> s<38> f<0> l<0:14>
n<try_put> u<38> t<StringConst> p<44> s<42> f<0> l<0:14>
n<> u<39> t<Data_type_or_implicit> p<41> s<40> f<0> l<0:23>
n<message> u<40> t<StringConst> p<41> f<0> l<0:23>
n<> u<41> t<Tf_port_item> p<42> c<39> f<0> l<0:23>
n<> u<42> t<Tf_port_list> p<44> c<41> s<43> f<0> l<0:23>
n<> u<43> t<Endfunction> p<44> f<0> l<0:5>
n<> u<44> t<Function_body_declaration> p<45> c<37> f<0> l<0:14>
n<> u<45> t<Function_declaration> p<46> c<44> f<0> l<0:5>
n<> u<46> t<Class_method> p<47> c<45> f<0> l<0:5>
n<> u<47> t<Class_item> p<102> c<46> s<58> f<0> l<0:5>
n<get> u<48> t<StringConst> p<55> s<53> f<0> l<0:10>
n<> u<49> t<TfPortDir_Ref> p<52> s<50> f<0> l<0:15>
n<> u<50> t<Data_type_or_implicit> p<52> s<51> f<0> l<0:19>
n<message> u<51> t<StringConst> p<52> f<0> l<0:19>
n<> u<52> t<Tf_port_item> p<53> c<49> f<0> l<0:15>
n<> u<53> t<Tf_port_list> p<55> c<52> s<54> f<0> l<0:15>
n<> u<54> t<Endtask> p<55> f<0> l<0:5>
n<> u<55> t<Task_body_declaration> p<56> c<48> f<0> l<0:10>
n<> u<56> t<Task_declaration> p<57> c<55> f<0> l<0:5>
n<> u<57> t<Class_method> p<58> c<56> f<0> l<0:5>
n<> u<58> t<Class_item> p<102> c<57> s<73> f<0> l<0:5>
n<> u<59> t<IntegerAtomType_Int> p<60> f<0> l<0:14>
n<> u<60> t<Data_type> p<61> c<59> f<0> l<0:14>
n<> u<61> t<Function_data_type> p<62> c<60> f<0> l<0:14>
n<> u<62> t<Function_data_type_or_implicit> p<70> c<61> s<63> f<0> l<0:14>
n<try_get> u<63> t<StringConst> p<70> s<68> f<0> l<0:18>
n<> u<64> t<TfPortDir_Ref> p<67> s<65> f<0> l<0:27>
n<> u<65> t<Data_type_or_implicit> p<67> s<66> f<0> l<0:31>
n<message> u<66> t<StringConst> p<67> f<0> l<0:31>
n<> u<67> t<Tf_port_item> p<68> c<64> f<0> l<0:27>
n<> u<68> t<Tf_port_list> p<70> c<67> s<69> f<0> l<0:27>
n<> u<69> t<Endfunction> p<70> f<0> l<0:5>
n<> u<70> t<Function_body_declaration> p<71> c<62> f<0> l<0:14>
n<> u<71> t<Function_declaration> p<72> c<70> f<0> l<0:5>
n<> u<72> t<Class_method> p<73> c<71> f<0> l<0:5>
n<> u<73> t<Class_item> p<102> c<72> s<84> f<0> l<0:5>
n<peek> u<74> t<StringConst> p<81> s<79> f<0> l<0:10>
n<> u<75> t<TfPortDir_Ref> p<78> s<76> f<0> l<0:16>
n<> u<76> t<Data_type_or_implicit> p<78> s<77> f<0> l<0:20>
n<message> u<77> t<StringConst> p<78> f<0> l<0:20>
n<> u<78> t<Tf_port_item> p<79> c<75> f<0> l<0:16>
n<> u<79> t<Tf_port_list> p<81> c<78> s<80> f<0> l<0:16>
n<> u<80> t<Endtask> p<81> f<0> l<0:5>
n<> u<81> t<Task_body_declaration> p<82> c<74> f<0> l<0:10>
n<> u<82> t<Task_declaration> p<83> c<81> f<0> l<0:5>
n<> u<83> t<Class_method> p<84> c<82> f<0> l<0:5>
n<> u<84> t<Class_item> p<102> c<83> s<99> f<0> l<0:5>
n<> u<85> t<IntegerAtomType_Int> p<86> f<0> l<0:14>
n<> u<86> t<Data_type> p<87> c<85> f<0> l<0:14>
n<> u<87> t<Function_data_type> p<88> c<86> f<0> l<0:14>
n<> u<88> t<Function_data_type_or_implicit> p<96> c<87> s<89> f<0> l<0:14>
n<try_peek> u<89> t<StringConst> p<96> s<94> f<0> l<0:18>
n<> u<90> t<TfPortDir_Ref> p<93> s<91> f<0> l<0:27>
n<> u<91> t<Data_type_or_implicit> p<93> s<92> f<0> l<0:31>
n<message> u<92> t<StringConst> p<93> f<0> l<0:31>
n<> u<93> t<Tf_port_item> p<94> c<90> f<0> l<0:27>
n<> u<94> t<Tf_port_list> p<96> c<93> s<95> f<0> l<0:27>
n<> u<95> t<Endfunction> p<96> f<0> l<0:5>
n<> u<96> t<Function_body_declaration> p<97> c<88> f<0> l<0:14>
n<> u<97> t<Function_declaration> p<98> c<96> f<0> l<0:5>
n<> u<98> t<Class_method> p<99> c<97> f<0> l<0:5>
n<> u<99> t<Class_item> p<102> c<98> s<101> f<0> l<0:5>
n<> u<100> t<Class> p<102> s<2> f<0> l<0:3>
n<> u<101> t<Endclass> p<102> f<0> l<0:3>
n<> u<102> t<Class_declaration> p<103> c<100> f<0> l<0:3>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> f<0> l<0:3>
n<> u<104> t<Package_item> p<105> c<103> f<0> l<0:3>
n<> u<105> t<Description> p<248> c<104> s<174> f<0> l<0:3>
n<process> u<106> t<StringConst> p<171> s<122> f<0> l<0:9>
n<FINISHED> u<107> t<StringConst> p<108> f<0> l<0:20>
n<> u<108> t<Enum_name_declaration> p<117> c<107> s<110> f<0> l<0:20>
n<RUNNING> u<109> t<StringConst> p<110> f<0> l<0:30>
n<> u<110> t<Enum_name_declaration> p<117> c<109> s<112> f<0> l<0:30>
n<WAITING> u<111> t<StringConst> p<112> f<0> l<0:39>
n<> u<112> t<Enum_name_declaration> p<117> c<111> s<114> f<0> l<0:39>
n<SUSPENDED> u<113> t<StringConst> p<114> f<0> l<0:48>
n<> u<114> t<Enum_name_declaration> p<117> c<113> s<116> f<0> l<0:48>
n<KILLED> u<115> t<StringConst> p<116> f<0> l<0:59>
n<> u<116> t<Enum_name_declaration> p<117> c<115> f<0> l<0:59>
n<> u<117> t<Data_type> p<119> c<108> s<118> f<0> l<0:13>
n<state> u<118> t<StringConst> p<119> f<0> l<0:68>
n<> u<119> t<Type_declaration> p<120> c<117> f<0> l<0:5>
n<> u<120> t<Data_declaration> p<121> c<119> f<0> l<0:5>
n<> u<121> t<Class_property> p<122> c<120> f<0> l<0:5>
n<> u<122> t<Class_item> p<171> c<121> s<134> f<0> l<0:5>
n<> u<123> t<ClassItemQualifier_Static> p<124> f<0> l<0:5>
n<> u<124> t<MethodQualifier_ClassItem> p<133> c<123> s<132> f<0> l<0:5>
n<process> u<125> t<StringConst> p<126> f<0> l<0:21>
n<> u<126> t<Data_type> p<127> c<125> f<0> l<0:21>
n<> u<127> t<Function_data_type> p<128> c<126> f<0> l<0:21>
n<> u<128> t<Function_data_type_or_implicit> p<131> c<127> s<129> f<0> l<0:21>
n<self> u<129> t<StringConst> p<131> s<130> f<0> l<0:29>
n<> u<130> t<Endfunction> p<131> f<0> l<0:5>
n<> u<131> t<Function_body_declaration> p<132> c<128> f<0> l<0:21>
n<> u<132> t<Function_declaration> p<133> c<131> f<0> l<0:12>
n<> u<133> t<Class_method> p<134> c<124> f<0> l<0:5>
n<> u<134> t<Class_item> p<171> c<133> s<144> f<0> l<0:5>
n<state> u<135> t<StringConst> p<136> f<0> l<0:14>
n<> u<136> t<Data_type> p<137> c<135> f<0> l<0:14>
n<> u<137> t<Function_data_type> p<138> c<136> f<0> l<0:14>
n<> u<138> t<Function_data_type_or_implicit> p<141> c<137> s<139> f<0> l<0:14>
n<status> u<139> t<StringConst> p<141> s<140> f<0> l<0:20>
n<> u<140> t<Endfunction> p<141> f<0> l<0:5>
n<> u<141> t<Function_body_declaration> p<142> c<138> f<0> l<0:14>
n<> u<142> t<Function_declaration> p<143> c<141> f<0> l<0:5>
n<> u<143> t<Class_method> p<144> c<142> f<0> l<0:5>
n<> u<144> t<Class_item> p<171> c<143> s<150> f<0> l<0:5>
n<kill> u<145> t<StringConst> p<147> s<146> f<0> l<0:10>
n<> u<146> t<Endtask> p<147> f<0> l<0:5>
n<> u<147> t<Task_body_declaration> p<148> c<145> f<0> l<0:10>
n<> u<148> t<Task_declaration> p<149> c<147> f<0> l<0:5>
n<> u<149> t<Class_method> p<150> c<148> f<0> l<0:5>
n<> u<150> t<Class_item> p<171> c<149> s<156> f<0> l<0:5>
n<await> u<151> t<StringConst> p<153> s<152> f<0> l<0:10>
n<> u<152> t<Endtask> p<153> f<0> l<0:5>
n<> u<153> t<Task_body_declaration> p<154> c<151> f<0> l<0:10>
n<> u<154> t<Task_declaration> p<155> c<153> f<0> l<0:5>
n<> u<155> t<Class_method> p<156> c<154> f<0> l<0:5>
n<> u<156> t<Class_item> p<171> c<155> s<162> f<0> l<0:5>
n<suspend> u<157> t<StringConst> p<159> s<158> f<0> l<0:10>
n<> u<158> t<Endtask> p<159> f<0> l<0:5>
n<> u<159> t<Task_body_declaration> p<160> c<157> f<0> l<0:10>
n<> u<160> t<Task_declaration> p<161> c<159> f<0> l<0:5>
n<> u<161> t<Class_method> p<162> c<160> f<0> l<0:5>
n<> u<162> t<Class_item> p<171> c<161> s<168> f<0> l<0:5>
n<resume> u<163> t<StringConst> p<165> s<164> f<0> l<0:10>
n<> u<164> t<Endtask> p<165> f<0> l<0:5>
n<> u<165> t<Task_body_declaration> p<166> c<163> f<0> l<0:10>
n<> u<166> t<Task_declaration> p<167> c<165> f<0> l<0:5>
n<> u<167> t<Class_method> p<168> c<166> f<0> l<0:5>
n<> u<168> t<Class_item> p<171> c<167> s<170> f<0> l<0:5>
n<> u<169> t<Class> p<171> s<106> f<0> l<0:3>
n<> u<170> t<Endclass> p<171> f<0> l<0:3>
n<> u<171> t<Class_declaration> p<172> c<169> f<0> l<0:3>
n<> u<172> t<Package_or_generate_item_declaration> p<173> c<171> f<0> l<0:3>
n<> u<173> t<Package_item> p<174> c<172> f<0> l<0:3>
n<> u<174> t<Description> p<248> c<173> s<247> f<0> l<0:3>
n<semaphore> u<175> t<StringConst> p<244> s<189> f<0> l<0:9>
n<> u<176> t<IntegerAtomType_Int> p<177> f<0> l<0:18>
n<> u<177> t<Data_type> p<178> c<176> f<0> l<0:18>
n<> u<178> t<Data_type_or_implicit> p<184> c<177> s<179> f<0> l<0:18>
n<keyCount> u<179> t<StringConst> p<184> s<183> f<0> l<0:22>
n<0> u<180> t<IntConst> p<181> f<0> l<0:33>
n<> u<181> t<Primary_literal> p<182> c<180> f<0> l<0:33>
n<> u<182> t<Primary> p<183> c<181> f<0> l<0:33>
n<> u<183> t<Expression> p<184> c<182> f<0> l<0:33>
n<> u<184> t<Tf_port_item> p<185> c<178> f<0> l<0:18>
n<> u<185> t<Tf_port_list> p<187> c<184> s<186> f<0> l<0:18>
n<> u<186> t<Endfunction> p<187> f<0> l<0:5>
n<> u<187> t<Class_constructor_declaration> p<188> c<185> f<0> l<0:5>
n<> u<188> t<Class_method> p<189> c<187> f<0> l<0:5>
n<> u<189> t<Class_item> p<244> c<188> s<205> f<0> l<0:5>
n<put> u<190> t<StringConst> p<202> s<200> f<0> l<0:10>
n<> u<191> t<IntegerAtomType_Int> p<192> f<0> l<0:14>
n<> u<192> t<Data_type> p<193> c<191> f<0> l<0:14>
n<> u<193> t<Data_type_or_implicit> p<199> c<192> s<194> f<0> l<0:14>
n<keyCount> u<194> t<StringConst> p<199> s<198> f<0> l<0:18>
n<1> u<195> t<IntConst> p<196> f<0> l<0:29>
n<> u<196> t<Primary_literal> p<197> c<195> f<0> l<0:29>
n<> u<197> t<Primary> p<198> c<196> f<0> l<0:29>
n<> u<198> t<Expression> p<199> c<197> f<0> l<0:29>
n<> u<199> t<Tf_port_item> p<200> c<193> f<0> l<0:14>
n<> u<200> t<Tf_port_list> p<202> c<199> s<201> f<0> l<0:14>
n<> u<201> t<Endtask> p<202> f<0> l<0:5>
n<> u<202> t<Task_body_declaration> p<203> c<190> f<0> l<0:10>
n<> u<203> t<Task_declaration> p<204> c<202> f<0> l<0:5>
n<> u<204> t<Class_method> p<205> c<203> f<0> l<0:5>
n<> u<205> t<Class_item> p<244> c<204> s<221> f<0> l<0:5>
n<get> u<206> t<StringConst> p<218> s<216> f<0> l<0:10>
n<> u<207> t<IntegerAtomType_Int> p<208> f<0> l<0:14>
n<> u<208> t<Data_type> p<209> c<207> f<0> l<0:14>
n<> u<209> t<Data_type_or_implicit> p<215> c<208> s<210> f<0> l<0:14>
n<keyCount> u<210> t<StringConst> p<215> s<214> f<0> l<0:18>
n<1> u<211> t<IntConst> p<212> f<0> l<0:29>
n<> u<212> t<Primary_literal> p<213> c<211> f<0> l<0:29>
n<> u<213> t<Primary> p<214> c<212> f<0> l<0:29>
n<> u<214> t<Expression> p<215> c<213> f<0> l<0:29>
n<> u<215> t<Tf_port_item> p<216> c<209> f<0> l<0:14>
n<> u<216> t<Tf_port_list> p<218> c<215> s<217> f<0> l<0:14>
n<> u<217> t<Endtask> p<218> f<0> l<0:5>
n<> u<218> t<Task_body_declaration> p<219> c<206> f<0> l<0:10>
n<> u<219> t<Task_declaration> p<220> c<218> f<0> l<0:5>
n<> u<220> t<Class_method> p<221> c<219> f<0> l<0:5>
n<> u<221> t<Class_item> p<244> c<220> s<241> f<0> l<0:5>
n<> u<222> t<IntegerAtomType_Int> p<223> f<0> l<0:14>
n<> u<223> t<Data_type> p<224> c<222> f<0> l<0:14>
n<> u<224> t<Function_data_type> p<225> c<223> f<0> l<0:14>
n<> u<225> t<Function_data_type_or_implicit> p<238> c<224> s<226> f<0> l<0:14>
n<try_get> u<226> t<StringConst> p<238> s<236> f<0> l<0:18>
n<> u<227> t<IntegerAtomType_Int> p<228> f<0> l<0:26>
n<> u<228> t<Data_type> p<229> c<227> f<0> l<0:26>
n<> u<229> t<Data_type_or_implicit> p<235> c<228> s<230> f<0> l<0:26>
n<keyCount> u<230> t<StringConst> p<235> s<234> f<0> l<0:30>
n<1> u<231> t<IntConst> p<232> f<0> l<0:41>
n<> u<232> t<Primary_literal> p<233> c<231> f<0> l<0:41>
n<> u<233> t<Primary> p<234> c<232> f<0> l<0:41>
n<> u<234> t<Expression> p<235> c<233> f<0> l<0:41>
n<> u<235> t<Tf_port_item> p<236> c<229> f<0> l<0:26>
n<> u<236> t<Tf_port_list> p<238> c<235> s<237> f<0> l<0:26>
n<> u<237> t<Endfunction> p<238> f<0> l<0:5>
n<> u<238> t<Function_body_declaration> p<239> c<225> f<0> l<0:14>
n<> u<239> t<Function_declaration> p<240> c<238> f<0> l<0:5>
n<> u<240> t<Class_method> p<241> c<239> f<0> l<0:5>
n<> u<241> t<Class_item> p<244> c<240> s<243> f<0> l<0:5>
n<> u<242> t<Class> p<244> s<175> f<0> l<0:3>
n<> u<243> t<Endclass> p<244> f<0> l<0:3>
n<> u<244> t<Class_declaration> p<245> c<242> f<0> l<0:3>
n<> u<245> t<Package_or_generate_item_declaration> p<246> c<244> f<0> l<0:3>
n<> u<246> t<Package_item> p<247> c<245> f<0> l<0:3>
n<> u<247> t<Description> p<248> c<246> f<0> l<0:3>
n<> u<248> t<Source_text> p<249> c<105> f<0> l<0:3>
n<> u<249> t<Top_level_rule> c<1> f<0> l<0:3>
AST_DEBUG_END
[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:21:1: Compile generate block "work@small_top.u1.B1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:28:1: Compile generate block "work@small_top.u1.B1[0].B2[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[0].B2[0].B3[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[0].B2[0].B3[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[0].B2[0].B3[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:28:1: Compile generate block "work@small_top.u1.B1[0].B2[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[0].B2[1].B3[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[0].B2[1].B3[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[0].B2[1].B3[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:28:1: Compile generate block "work@small_top.u1.B1[0].B2[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[0].B2[2].B3[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[0].B2[2].B3[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[0].B2[2].B3[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:21:1: Compile generate block "work@small_top.u1.B1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:28:1: Compile generate block "work@small_top.u1.B1[1].B2[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[1].B2[0].B3[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[1].B2[0].B3[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[1].B2[0].B3[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:28:1: Compile generate block "work@small_top.u1.B1[1].B2[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[1].B2[1].B3[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[1].B2[1].B3[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[1].B2[1].B3[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:28:1: Compile generate block "work@small_top.u1.B1[1].B2[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[1].B2[2].B3[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[1].B2[2].B3[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[1].B2[2].B3[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:43:1: Compile generate block "work@small_top.u1.B1[1].B4".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:48:1: Compile generate block "work@small_top.u1.B1[1].B4.B5[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:48:1: Compile generate block "work@small_top.u1.B1[1].B4.B5[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:48:1: Compile generate block "work@small_top.u1.B1[1].B4.B5[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:21:1: Compile generate block "work@small_top.u1.B1[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:28:1: Compile generate block "work@small_top.u1.B1[2].B2[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[2].B2[0].B3[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[2].B2[0].B3[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[2].B2[0].B3[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:28:1: Compile generate block "work@small_top.u1.B1[2].B2[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[2].B2[1].B3[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[2].B2[1].B3[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[2].B2[1].B3[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:28:1: Compile generate block "work@small_top.u1.B1[2].B2[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[2].B2[2].B3[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[2].B2[2].B3[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:35:1: Compile generate block "work@small_top.u1.B1[2].B2[2].B3[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:43:1: Compile generate block "work@small_top.u1.B1[2].B4".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:48:1: Compile generate block "work@small_top.u1.B1[2].B4.B5[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:48:1: Compile generate block "work@small_top.u1.B1[2].B4.B5[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/top.v:48:1: Compile generate block "work@small_top.u1.B1[2].B4.B5[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/small.v:6:11: Compile generate block "work@defparam_example.U1.B1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/small.v:6:11: Compile generate block "work@defparam_example.U2.B1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/small.v:6:11: Compile generate block "work@defparam_example.U2.B1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/small.v:6:11: Compile generate block "work@defparam_example.U3.B1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/small.v:6:11: Compile generate block "work@defparam_example.U3.B1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/UnitDefParam/small.v:6:11: Compile generate block "work@defparam_example.U3.B1[2]".

[NTE:EL0503] ${SURELOG_DIR}/tests/UnitDefParam/top.v:1:1: Top level module "work@top_def".

[NTE:EL0503] ${SURELOG_DIR}/tests/UnitDefParam/top.v:7:1: Top level module "work@small_top".

[NTE:EL0503] ${SURELOG_DIR}/tests/UnitDefParam/small.v:14:1: Top level module "work@defparam_example".

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:26:1: Cannot find a module definition for "work@small_top.u1.B1[0]::M1".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:32:1: Cannot find a module definition for "work@small_top.u1.B1[0].B2[0]::M2".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[0].B2[0].B3[0]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[0].B2[0].B3[1]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[0].B2[0].B3[2]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:32:1: Cannot find a module definition for "work@small_top.u1.B1[0].B2[1]::M2".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[0].B2[1].B3[0]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[0].B2[1].B3[1]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[0].B2[1].B3[2]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:32:1: Cannot find a module definition for "work@small_top.u1.B1[0].B2[2]::M2".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[0].B2[2].B3[0]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[0].B2[2].B3[1]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[0].B2[2].B3[2]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:26:1: Cannot find a module definition for "work@small_top.u1.B1[1]::M1".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:32:1: Cannot find a module definition for "work@small_top.u1.B1[1].B2[0]::M2".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[1].B2[0].B3[0]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[1].B2[0].B3[1]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[1].B2[0].B3[2]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:32:1: Cannot find a module definition for "work@small_top.u1.B1[1].B2[1]::M2".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[1].B2[1].B3[0]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[1].B2[1].B3[1]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[1].B2[1].B3[2]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:32:1: Cannot find a module definition for "work@small_top.u1.B1[1].B2[2]::M2".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[1].B2[2].B3[0]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[1].B2[2].B3[1]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[1].B2[2].B3[2]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:52:1: Cannot find a module definition for "work@small_top.u1.B1[1].B4.B5[0]::M4".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:52:1: Cannot find a module definition for "work@small_top.u1.B1[1].B4.B5[1]::M4".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:52:1: Cannot find a module definition for "work@small_top.u1.B1[1].B4.B5[2]::M4".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:26:1: Cannot find a module definition for "work@small_top.u1.B1[2]::M1".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:32:1: Cannot find a module definition for "work@small_top.u1.B1[2].B2[0]::M2".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[2].B2[0].B3[0]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[2].B2[0].B3[1]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[2].B2[0].B3[2]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:32:1: Cannot find a module definition for "work@small_top.u1.B1[2].B2[1]::M2".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[2].B2[1].B3[0]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[2].B2[1].B3[1]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[2].B2[1].B3[2]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:32:1: Cannot find a module definition for "work@small_top.u1.B1[2].B2[2]::M2".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[2].B2[2].B3[0]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[2].B2[2].B3[1]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:39:1: Cannot find a module definition for "work@small_top.u1.B1[2].B2[2].B3[2]::M3".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:52:1: Cannot find a module definition for "work@small_top.u1.B1[2].B4.B5[0]::M4".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:52:1: Cannot find a module definition for "work@small_top.u1.B1[2].B4.B5[1]::M4".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/top.v:52:1: Cannot find a module definition for "work@small_top.u1.B1[2].B4.B5[2]::M4".

[WRN:EL0517] ${SURELOG_DIR}/tests/UnitDefParam/small.v:18:12: Multiple defparam on object: "work@defparam_example.U3.SIZE",
             ${SURELOG_DIR}/tests/UnitDefParam/small.v:17:12: previous setting.

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/small.v:7:3: Cannot find a module definition for "work@defparam_example.U1.B1[0]::M1".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/small.v:7:3: Cannot find a module definition for "work@defparam_example.U2.B1[0]::M1".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/small.v:7:3: Cannot find a module definition for "work@defparam_example.U2.B1[1]::M1".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/small.v:7:3: Cannot find a module definition for "work@defparam_example.U3.B1[0]::M1".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/small.v:7:3: Cannot find a module definition for "work@defparam_example.U3.B1[1]::M1".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/small.v:7:3: Cannot find a module definition for "work@defparam_example.U3.B1[2]::M1".

[WRN:EL0500] ${SURELOG_DIR}/tests/UnitDefParam/small.v:23:3: Cannot find a module definition for "work@defparam_example::NO_DEF".

[WRN:EL0515] ${SURELOG_DIR}/tests/UnitDefParam/small.v:25:12: Defparam does not match any design object: "work@defparam_example.NO_MATCH.SIZE1".

[WRN:EL0515] ${SURELOG_DIR}/tests/UnitDefParam/small.v:26:12: Defparam does not match any design object: "work@defparam_example.NO_MATCH.SIZE2".

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 61.

[NTE:EL0511] Nb leaf instances: 54.

[WRN:EL0512] Nb undefined modules: 52.

[WRN:EL0513] Nb undefined instances: 52.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             272
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
function                                               9
gen_scope                                            106
gen_scope_array                                      106
int_typespec                                          73
int_var                                                4
io_decl                                               11
logic_var                                              1
module_inst                                           77
operation                                             73
package                                                2
param_assign                                          13
parameter                                             64
range                                                  4
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnitDefParam/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/UnitDefParam/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/UnitDefParam/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top_def)
|vpiName:work@top_def
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top_def)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top_def)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
  |vpiParent:
  \_design: (work@top_def)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
  |vpiParent:
  \_design: (work@top_def)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
  |vpiParent:
  \_design: (work@top_def)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@def (work@def), file:${SURELOG_DIR}/tests/UnitDefParam/def.v, line:2:1, endln:8:10
  |vpiParent:
  \_design: (work@top_def)
  |vpiFullName:work@def
  |vpiParameter:
  \_parameter: (work@def.SIZE1), line:3:11, endln:3:16
    |vpiParent:
    \_module_inst: work@def (work@def), file:${SURELOG_DIR}/tests/UnitDefParam/def.v, line:2:1, endln:8:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:SIZE1
    |vpiFullName:work@def.SIZE1
  |vpiParamAssign:
  \_param_assign: , line:3:11, endln:3:20
    |vpiParent:
    \_module_inst: work@def (work@def), file:${SURELOG_DIR}/tests/UnitDefParam/def.v, line:2:1, endln:8:10
    |vpiRhs:
    \_constant: , line:3:19, endln:3:20
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@def.SIZE1), line:3:11, endln:3:16
  |vpiDefName:work@def
|uhdmallModules:
\_module_inst: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
  |vpiParent:
  \_design: (work@top_def)
  |vpiFullName:work@defparam_example
  |vpiDefName:work@defparam_example
|uhdmallModules:
\_module_inst: work@secret_number (work@secret_number), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:2:1, endln:12:10
  |vpiParent:
  \_design: (work@top_def)
  |vpiFullName:work@secret_number
  |vpiParameter:
  \_parameter: (work@secret_number.SIZE), line:3:12, endln:3:16
    |vpiParent:
    \_module_inst: work@secret_number (work@secret_number), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:2:1, endln:12:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:SIZE
    |vpiFullName:work@secret_number.SIZE
  |vpiParamAssign:
  \_param_assign: , line:3:12, endln:3:20
    |vpiParent:
    \_module_inst: work@secret_number (work@secret_number), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:2:1, endln:12:10
    |vpiRhs:
    \_constant: , line:3:19, endln:3:20
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@secret_number.SIZE), line:3:12, endln:3:16
  |vpiDefName:work@secret_number
|uhdmallModules:
\_module_inst: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
  |vpiParent:
  \_design: (work@top_def)
  |vpiFullName:work@small_test
  |vpiParameter:
  \_parameter: (work@small_test.SIZE), line:14:27, endln:14:31
    |vpiParent:
    \_module_inst: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |REAL:10.000000
    |vpiTypespec:
    \_int_typespec: , line:14:14, endln:14:20
      |vpiParent:
      \_parameter: (work@small_test.SIZE), line:14:27, endln:14:31
      |vpiSigned:1
      |vpiRange:
      \_range: , line:14:21, endln:14:26
        |vpiLeftRange:
        \_constant: , line:14:22, endln:14:23
          |vpiParent:
          \_range: , line:14:21, endln:14:26
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:14:24, endln:14:25
          |vpiParent:
          \_range: , line:14:21, endln:14:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:SIZE
    |vpiFullName:work@small_test.SIZE
  |vpiParameter:
  \_parameter: (work@small_test.dummy), line:15:14, endln:15:19
    |vpiParent:
    \_module_inst: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |UINT:5
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:dummy
    |vpiFullName:work@small_test.dummy
  |vpiParameter:
  \_parameter: (work@small_test.p1), line:16:11, endln:16:13
    |vpiParent:
    \_module_inst: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |BIN:100
    |vpiTypespec:
    \_int_typespec: 
      |vpiRange:
      \_range: 
        |vpiLeftRange:
        \_constant: 
          |INT:12
        |vpiRightRange:
        \_constant: 
          |INT:0
    |vpiName:p1
    |vpiFullName:work@small_test.p1
  |vpiParamAssign:
  \_param_assign: , line:14:27, endln:14:37
    |vpiParent:
    \_module_inst: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |vpiRhs:
    \_constant: , line:14:34, endln:14:37
      |vpiDecompile:1e1
      |vpiSize:4
      |REAL:10.000000
      |vpiTypespec:
      \_int_typespec: , line:14:14, endln:14:20
      |vpiConstType:2
    |vpiLhs:
    \_parameter: (work@small_test.SIZE), line:14:27, endln:14:31
  |vpiParamAssign:
  \_param_assign: , line:15:14, endln:15:23
    |vpiParent:
    \_module_inst: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |vpiRhs:
    \_constant: , line:15:22, endln:15:23
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@small_test.dummy), line:15:14, endln:15:19
  |vpiParamAssign:
  \_param_assign: , line:16:11, endln:16:23
    |vpiParent:
    \_module_inst: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |vpiRhs:
    \_constant: , line:16:16, endln:16:23
      |vpiDecompile:13'b100
      |vpiSize:13
      |BIN:100
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@small_test.p1), line:16:11, endln:16:13
  |vpiDefName:work@small_test
|uhdmallModules:
\_module_inst: work@small_top (work@small_top), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:7:1, endln:9:10
  |vpiParent:
  \_design: (work@top_def)
  |vpiFullName:work@small_top
  |vpiDefName:work@small_top
|uhdmallModules:
\_module_inst: work@top_def (work@top_def), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@top_def)
  |vpiFullName:work@top_def
  |vpiDefName:work@top_def
|uhdmtopModules:
\_module_inst: work@top_def (work@top_def), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:1:1, endln:5:10
  |vpiName:work@top_def
  |vpiDefName:work@top_def
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@def (work@top_def.u1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:3:5, endln:3:19
    |vpiParent:
    \_module_inst: work@top_def (work@top_def), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:1:1, endln:5:10
    |vpiName:u1
    |vpiFullName:work@top_def.u1
    |vpiParameter:
    \_parameter: (work@top_def.u1.SIZE1), line:3:11, endln:3:16
      |vpiParent:
      \_module_inst: work@def (work@top_def.u1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:3:5, endln:3:19
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@top_def.u1.SIZE1), line:3:11, endln:3:16
      |vpiName:SIZE1
      |vpiFullName:work@top_def.u1.SIZE1
    |vpiParamAssign:
    \_param_assign: , line:3:11, endln:3:20
      |vpiParent:
      \_module_inst: work@def (work@top_def.u1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:3:5, endln:3:19
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:3:19, endln:3:20
        |vpiDecompile:3
        |vpiSize:32
        |UINT:3
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top_def.u1.SIZE1), line:3:11, endln:3:16
    |vpiDefName:work@def
    |vpiDefFile:${SURELOG_DIR}/tests/UnitDefParam/def.v
    |vpiDefLineNo:2
    |vpiInstance:
    \_module_inst: work@top_def (work@top_def), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:1:1, endln:5:10
|uhdmtopModules:
\_module_inst: work@small_top (work@small_top), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:7:1, endln:9:10
  |vpiName:work@small_top
  |vpiDefName:work@small_top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@small_test (work@small_top.u1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:8:4, endln:8:29
    |vpiParent:
    \_module_inst: work@small_top (work@small_top), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:7:1, endln:9:10
    |vpiName:u1
    |vpiFullName:work@small_top.u1
    |vpiParameter:
    \_parameter: (work@small_top.u1.SIZE), line:14:27, endln:14:31
      |vpiParent:
      \_module_inst: work@small_test (work@small_top.u1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:8:4, endln:8:29
      |REAL:10.000000
      |vpiTypespec:
      \_int_typespec: , line:14:14, endln:14:20
        |vpiParent:
        \_parameter: (work@small_top.u1.SIZE), line:14:27, endln:14:31
        |vpiSigned:1
        |vpiRange:
        \_range: , line:14:21, endln:14:26
          |vpiParent:
          \_int_typespec: , line:14:14, endln:14:20
          |vpiLeftRange:
          \_constant: , line:14:22, endln:14:23
            |vpiParent:
            \_range: , line:14:21, endln:14:26
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:14:24, endln:14:25
            |vpiParent:
            \_range: , line:14:21, endln:14:26
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:SIZE
      |vpiFullName:work@small_top.u1.SIZE
    |vpiParameter:
    \_parameter: (work@small_top.u1.dummy), line:15:14, endln:15:19
      |vpiParent:
      \_module_inst: work@small_test (work@small_top.u1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:8:4, endln:8:29
      |UINT:5
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@small_top.u1.dummy), line:15:14, endln:15:19
      |vpiName:dummy
      |vpiFullName:work@small_top.u1.dummy
    |vpiParameter:
    \_parameter: (work@small_top.u1.p1), line:16:11, endln:16:13
      |vpiParent:
      \_module_inst: work@small_test (work@small_top.u1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:8:4, endln:8:29
      |BIN:100
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@small_top.u1.p1), line:16:11, endln:16:13
        |vpiRange:
        \_range: 
          |vpiParent:
          \_int_typespec: 
          |vpiLeftRange:
          \_constant: 
            |vpiParent:
            \_range: 
            |INT:12
          |vpiRightRange:
          \_constant: 
            |vpiParent:
            \_range: 
            |INT:0
      |vpiName:p1
      |vpiFullName:work@small_top.u1.p1
    |vpiParamAssign:
    \_param_assign: , line:14:27, endln:14:37
      |vpiParent:
      \_module_inst: work@small_test (work@small_top.u1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:8:4, endln:8:29
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:14:34, endln:14:37
        |vpiDecompile:3
        |vpiSize:4
        |UINT:3
        |vpiTypespec:
        \_int_typespec: , line:14:14, endln:14:20
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@small_top.u1.SIZE), line:14:27, endln:14:31
    |vpiParamAssign:
    \_param_assign: , line:15:14, endln:15:23
      |vpiParent:
      \_module_inst: work@small_test (work@small_top.u1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:8:4, endln:8:29
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:15:22, endln:15:23
        |vpiDecompile:4
        |vpiSize:32
        |UINT:4
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@small_top.u1.dummy), line:15:14, endln:15:19
    |vpiParamAssign:
    \_param_assign: , line:16:11, endln:16:23
      |vpiParent:
      \_module_inst: work@small_test (work@small_top.u1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:8:4, endln:8:29
      |vpiRhs:
      \_constant: , line:16:16, endln:16:23
        |vpiDecompile:13'b100
        |vpiSize:13
        |BIN:100
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:3
      |vpiLhs:
      \_parameter: (work@small_top.u1.p1), line:16:11, endln:16:13
    |vpiDefName:work@small_test
    |vpiDefFile:${SURELOG_DIR}/tests/UnitDefParam/top.v
    |vpiDefLineNo:11
    |vpiInstance:
    \_module_inst: work@small_top (work@small_top), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:7:1, endln:9:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@small_top.u1.B1[0]), line:23:1, endln:57:4
      |vpiParent:
      \_module_inst: work@small_test (work@small_top.u1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:8:4, endln:8:29
      |vpiName:B1[0]
      |vpiFullName:work@small_top.u1.B1[0]
      |vpiGenScope:
      \_gen_scope: (work@small_top.u1.B1[0])
        |vpiParent:
        \_gen_scope_array: (work@small_top.u1.B1[0]), line:23:1, endln:57:4
        |vpiFullName:work@small_top.u1.B1[0]
        |vpiParameter:
        \_parameter: (work@small_top.u1.B1[0].i), line:22:0
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[0])
          |UINT:0
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@small_top.u1.B1[0].i
        |vpiModule:
        \_module_inst: work@small_top.u1.B1[0]::M1 (work@small_top.u1.B1[0].N1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:26:1, endln:26:9
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[0])
          |vpiName:N1
          |vpiFullName:work@small_top.u1.B1[0].N1
          |vpiDefName:work@small_top.u1.B1[0]::M1
        |vpiGenScopeArray:
        \_gen_scope_array: (work@small_top.u1.B1[0].B2[0]), line:30:1, endln:42:4
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[0])
          |vpiName:B2[0]
          |vpiFullName:work@small_top.u1.B1[0].B2[0]
          |vpiGenScope:
          \_gen_scope: (work@small_top.u1.B1[0].B2[0])
            |vpiParent:
            \_gen_scope_array: (work@small_top.u1.B1[0].B2[0]), line:30:1, endln:42:4
            |vpiFullName:work@small_top.u1.B1[0].B2[0]
            |vpiParameter:
            \_parameter: (work@small_top.u1.B1[0].B2[0].j), line:29:0
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[0])
              |UINT:0
              |vpiTypespec:
              \_int_typespec: 
              |vpiLocalParam:1
              |vpiName:j
              |vpiFullName:work@small_top.u1.B1[0].B2[0].j
            |vpiModule:
            \_module_inst: work@small_top.u1.B1[0].B2[0]::M2 (work@small_top.u1.B1[0].B2[0].N2), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:32:1, endln:32:9
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[0])
              |vpiName:N2
              |vpiFullName:work@small_top.u1.B1[0].B2[0].N2
              |vpiDefName:work@small_top.u1.B1[0].B2[0]::M2
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[0].B2[0].B3[0]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[0])
              |vpiName:B3[0]
              |vpiFullName:work@small_top.u1.B1[0].B2[0].B3[0]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[0].B2[0].B3[0])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[0].B2[0].B3[0]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[0].B2[0].B3[0]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[0].B2[0].B3[0].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[0].B3[0])
                  |UINT:0
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[0].B2[0].B3[0].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[0].B2[0].B3[0]::M3 (work@small_top.u1.B1[0].B2[0].B3[0].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[0].B3[0])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[0].B2[0].B3[0].N3
                  |vpiDefName:work@small_top.u1.B1[0].B2[0].B3[0]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[0].B2[0].B3[1]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[0])
              |vpiName:B3[1]
              |vpiFullName:work@small_top.u1.B1[0].B2[0].B3[1]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[0].B2[0].B3[1])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[0].B2[0].B3[1]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[0].B2[0].B3[1]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[0].B2[0].B3[1].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[0].B3[1])
                  |UINT:1
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[0].B2[0].B3[1].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[0].B2[0].B3[1]::M3 (work@small_top.u1.B1[0].B2[0].B3[1].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[0].B3[1])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[0].B2[0].B3[1].N3
                  |vpiDefName:work@small_top.u1.B1[0].B2[0].B3[1]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[0].B2[0].B3[2]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[0])
              |vpiName:B3[2]
              |vpiFullName:work@small_top.u1.B1[0].B2[0].B3[2]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[0].B2[0].B3[2])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[0].B2[0].B3[2]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[0].B2[0].B3[2]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[0].B2[0].B3[2].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[0].B3[2])
                  |UINT:2
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[0].B2[0].B3[2].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[0].B2[0].B3[2]::M3 (work@small_top.u1.B1[0].B2[0].B3[2].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[0].B3[2])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[0].B2[0].B3[2].N3
                  |vpiDefName:work@small_top.u1.B1[0].B2[0].B3[2]::M3
        |vpiGenScopeArray:
        \_gen_scope_array: (work@small_top.u1.B1[0].B2[1]), line:30:1, endln:42:4
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[0])
          |vpiName:B2[1]
          |vpiFullName:work@small_top.u1.B1[0].B2[1]
          |vpiGenScope:
          \_gen_scope: (work@small_top.u1.B1[0].B2[1])
            |vpiParent:
            \_gen_scope_array: (work@small_top.u1.B1[0].B2[1]), line:30:1, endln:42:4
            |vpiFullName:work@small_top.u1.B1[0].B2[1]
            |vpiParameter:
            \_parameter: (work@small_top.u1.B1[0].B2[1].j), line:29:0
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[1])
              |UINT:1
              |vpiTypespec:
              \_int_typespec: 
              |vpiLocalParam:1
              |vpiName:j
              |vpiFullName:work@small_top.u1.B1[0].B2[1].j
            |vpiModule:
            \_module_inst: work@small_top.u1.B1[0].B2[1]::M2 (work@small_top.u1.B1[0].B2[1].N2), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:32:1, endln:32:9
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[1])
              |vpiName:N2
              |vpiFullName:work@small_top.u1.B1[0].B2[1].N2
              |vpiDefName:work@small_top.u1.B1[0].B2[1]::M2
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[0].B2[1].B3[0]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[1])
              |vpiName:B3[0]
              |vpiFullName:work@small_top.u1.B1[0].B2[1].B3[0]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[0].B2[1].B3[0])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[0].B2[1].B3[0]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[0].B2[1].B3[0]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[0].B2[1].B3[0].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[1].B3[0])
                  |UINT:0
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[0].B2[1].B3[0].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[0].B2[1].B3[0]::M3 (work@small_top.u1.B1[0].B2[1].B3[0].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[1].B3[0])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[0].B2[1].B3[0].N3
                  |vpiDefName:work@small_top.u1.B1[0].B2[1].B3[0]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[0].B2[1].B3[1]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[1])
              |vpiName:B3[1]
              |vpiFullName:work@small_top.u1.B1[0].B2[1].B3[1]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[0].B2[1].B3[1])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[0].B2[1].B3[1]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[0].B2[1].B3[1]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[0].B2[1].B3[1].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[1].B3[1])
                  |UINT:1
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[0].B2[1].B3[1].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[0].B2[1].B3[1]::M3 (work@small_top.u1.B1[0].B2[1].B3[1].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[1].B3[1])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[0].B2[1].B3[1].N3
                  |vpiDefName:work@small_top.u1.B1[0].B2[1].B3[1]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[0].B2[1].B3[2]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[1])
              |vpiName:B3[2]
              |vpiFullName:work@small_top.u1.B1[0].B2[1].B3[2]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[0].B2[1].B3[2])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[0].B2[1].B3[2]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[0].B2[1].B3[2]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[0].B2[1].B3[2].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[1].B3[2])
                  |UINT:2
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[0].B2[1].B3[2].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[0].B2[1].B3[2]::M3 (work@small_top.u1.B1[0].B2[1].B3[2].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[1].B3[2])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[0].B2[1].B3[2].N3
                  |vpiDefName:work@small_top.u1.B1[0].B2[1].B3[2]::M3
        |vpiGenScopeArray:
        \_gen_scope_array: (work@small_top.u1.B1[0].B2[2]), line:30:1, endln:42:4
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[0])
          |vpiName:B2[2]
          |vpiFullName:work@small_top.u1.B1[0].B2[2]
          |vpiGenScope:
          \_gen_scope: (work@small_top.u1.B1[0].B2[2])
            |vpiParent:
            \_gen_scope_array: (work@small_top.u1.B1[0].B2[2]), line:30:1, endln:42:4
            |vpiFullName:work@small_top.u1.B1[0].B2[2]
            |vpiParameter:
            \_parameter: (work@small_top.u1.B1[0].B2[2].j), line:29:0
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[2])
              |UINT:2
              |vpiTypespec:
              \_int_typespec: 
              |vpiLocalParam:1
              |vpiName:j
              |vpiFullName:work@small_top.u1.B1[0].B2[2].j
            |vpiModule:
            \_module_inst: work@small_top.u1.B1[0].B2[2]::M2 (work@small_top.u1.B1[0].B2[2].N2), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:32:1, endln:32:9
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[2])
              |vpiName:N2
              |vpiFullName:work@small_top.u1.B1[0].B2[2].N2
              |vpiDefName:work@small_top.u1.B1[0].B2[2]::M2
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[0].B2[2].B3[0]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[2])
              |vpiName:B3[0]
              |vpiFullName:work@small_top.u1.B1[0].B2[2].B3[0]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[0].B2[2].B3[0])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[0].B2[2].B3[0]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[0].B2[2].B3[0]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[0].B2[2].B3[0].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[2].B3[0])
                  |UINT:0
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[0].B2[2].B3[0].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[0].B2[2].B3[0]::M3 (work@small_top.u1.B1[0].B2[2].B3[0].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[2].B3[0])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[0].B2[2].B3[0].N3
                  |vpiDefName:work@small_top.u1.B1[0].B2[2].B3[0]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[0].B2[2].B3[1]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[2])
              |vpiName:B3[1]
              |vpiFullName:work@small_top.u1.B1[0].B2[2].B3[1]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[0].B2[2].B3[1])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[0].B2[2].B3[1]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[0].B2[2].B3[1]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[0].B2[2].B3[1].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[2].B3[1])
                  |UINT:1
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[0].B2[2].B3[1].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[0].B2[2].B3[1]::M3 (work@small_top.u1.B1[0].B2[2].B3[1].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[2].B3[1])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[0].B2[2].B3[1].N3
                  |vpiDefName:work@small_top.u1.B1[0].B2[2].B3[1]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[0].B2[2].B3[2]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[0].B2[2])
              |vpiName:B3[2]
              |vpiFullName:work@small_top.u1.B1[0].B2[2].B3[2]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[0].B2[2].B3[2])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[0].B2[2].B3[2]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[0].B2[2].B3[2]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[0].B2[2].B3[2].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[2].B3[2])
                  |UINT:2
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[0].B2[2].B3[2].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[0].B2[2].B3[2]::M3 (work@small_top.u1.B1[0].B2[2].B3[2].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[0].B2[2].B3[2])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[0].B2[2].B3[2].N3
                  |vpiDefName:work@small_top.u1.B1[0].B2[2].B3[2]::M3
    |vpiGenScopeArray:
    \_gen_scope_array: (work@small_top.u1.B1[1]), line:23:1, endln:57:4
      |vpiParent:
      \_module_inst: work@small_test (work@small_top.u1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:8:4, endln:8:29
      |vpiName:B1[1]
      |vpiFullName:work@small_top.u1.B1[1]
      |vpiGenScope:
      \_gen_scope: (work@small_top.u1.B1[1])
        |vpiParent:
        \_gen_scope_array: (work@small_top.u1.B1[1]), line:23:1, endln:57:4
        |vpiFullName:work@small_top.u1.B1[1]
        |vpiParameter:
        \_parameter: (work@small_top.u1.B1[1].i), line:22:0
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[1])
          |UINT:1
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@small_top.u1.B1[1].i
        |vpiModule:
        \_module_inst: work@small_top.u1.B1[1]::M1 (work@small_top.u1.B1[1].N1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:26:1, endln:26:9
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[1])
          |vpiName:N1
          |vpiFullName:work@small_top.u1.B1[1].N1
          |vpiDefName:work@small_top.u1.B1[1]::M1
        |vpiGenScopeArray:
        \_gen_scope_array: (work@small_top.u1.B1[1].B2[0]), line:30:1, endln:42:4
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[1])
          |vpiName:B2[0]
          |vpiFullName:work@small_top.u1.B1[1].B2[0]
          |vpiGenScope:
          \_gen_scope: (work@small_top.u1.B1[1].B2[0])
            |vpiParent:
            \_gen_scope_array: (work@small_top.u1.B1[1].B2[0]), line:30:1, endln:42:4
            |vpiFullName:work@small_top.u1.B1[1].B2[0]
            |vpiParameter:
            \_parameter: (work@small_top.u1.B1[1].B2[0].j), line:29:0
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[0])
              |UINT:0
              |vpiTypespec:
              \_int_typespec: 
              |vpiLocalParam:1
              |vpiName:j
              |vpiFullName:work@small_top.u1.B1[1].B2[0].j
            |vpiModule:
            \_module_inst: work@small_top.u1.B1[1].B2[0]::M2 (work@small_top.u1.B1[1].B2[0].N2), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:32:1, endln:32:9
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[0])
              |vpiName:N2
              |vpiFullName:work@small_top.u1.B1[1].B2[0].N2
              |vpiDefName:work@small_top.u1.B1[1].B2[0]::M2
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[1].B2[0].B3[0]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[0])
              |vpiName:B3[0]
              |vpiFullName:work@small_top.u1.B1[1].B2[0].B3[0]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[1].B2[0].B3[0])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[1].B2[0].B3[0]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[1].B2[0].B3[0]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[1].B2[0].B3[0].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[0].B3[0])
                  |UINT:0
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[1].B2[0].B3[0].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[1].B2[0].B3[0]::M3 (work@small_top.u1.B1[1].B2[0].B3[0].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[0].B3[0])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[1].B2[0].B3[0].N3
                  |vpiDefName:work@small_top.u1.B1[1].B2[0].B3[0]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[1].B2[0].B3[1]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[0])
              |vpiName:B3[1]
              |vpiFullName:work@small_top.u1.B1[1].B2[0].B3[1]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[1].B2[0].B3[1])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[1].B2[0].B3[1]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[1].B2[0].B3[1]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[1].B2[0].B3[1].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[0].B3[1])
                  |UINT:1
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[1].B2[0].B3[1].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[1].B2[0].B3[1]::M3 (work@small_top.u1.B1[1].B2[0].B3[1].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[0].B3[1])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[1].B2[0].B3[1].N3
                  |vpiDefName:work@small_top.u1.B1[1].B2[0].B3[1]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[1].B2[0].B3[2]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[0])
              |vpiName:B3[2]
              |vpiFullName:work@small_top.u1.B1[1].B2[0].B3[2]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[1].B2[0].B3[2])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[1].B2[0].B3[2]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[1].B2[0].B3[2]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[1].B2[0].B3[2].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[0].B3[2])
                  |UINT:2
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[1].B2[0].B3[2].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[1].B2[0].B3[2]::M3 (work@small_top.u1.B1[1].B2[0].B3[2].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[0].B3[2])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[1].B2[0].B3[2].N3
                  |vpiDefName:work@small_top.u1.B1[1].B2[0].B3[2]::M3
        |vpiGenScopeArray:
        \_gen_scope_array: (work@small_top.u1.B1[1].B2[1]), line:30:1, endln:42:4
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[1])
          |vpiName:B2[1]
          |vpiFullName:work@small_top.u1.B1[1].B2[1]
          |vpiGenScope:
          \_gen_scope: (work@small_top.u1.B1[1].B2[1])
            |vpiParent:
            \_gen_scope_array: (work@small_top.u1.B1[1].B2[1]), line:30:1, endln:42:4
            |vpiFullName:work@small_top.u1.B1[1].B2[1]
            |vpiParameter:
            \_parameter: (work@small_top.u1.B1[1].B2[1].j), line:29:0
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[1])
              |UINT:1
              |vpiTypespec:
              \_int_typespec: 
              |vpiLocalParam:1
              |vpiName:j
              |vpiFullName:work@small_top.u1.B1[1].B2[1].j
            |vpiModule:
            \_module_inst: work@small_top.u1.B1[1].B2[1]::M2 (work@small_top.u1.B1[1].B2[1].N2), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:32:1, endln:32:9
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[1])
              |vpiName:N2
              |vpiFullName:work@small_top.u1.B1[1].B2[1].N2
              |vpiDefName:work@small_top.u1.B1[1].B2[1]::M2
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[1].B2[1].B3[0]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[1])
              |vpiName:B3[0]
              |vpiFullName:work@small_top.u1.B1[1].B2[1].B3[0]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[1].B2[1].B3[0])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[1].B2[1].B3[0]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[1].B2[1].B3[0]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[1].B2[1].B3[0].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[1].B3[0])
                  |UINT:0
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[1].B2[1].B3[0].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[1].B2[1].B3[0]::M3 (work@small_top.u1.B1[1].B2[1].B3[0].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[1].B3[0])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[1].B2[1].B3[0].N3
                  |vpiDefName:work@small_top.u1.B1[1].B2[1].B3[0]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[1].B2[1].B3[1]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[1])
              |vpiName:B3[1]
              |vpiFullName:work@small_top.u1.B1[1].B2[1].B3[1]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[1].B2[1].B3[1])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[1].B2[1].B3[1]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[1].B2[1].B3[1]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[1].B2[1].B3[1].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[1].B3[1])
                  |UINT:1
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[1].B2[1].B3[1].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[1].B2[1].B3[1]::M3 (work@small_top.u1.B1[1].B2[1].B3[1].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[1].B3[1])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[1].B2[1].B3[1].N3
                  |vpiDefName:work@small_top.u1.B1[1].B2[1].B3[1]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[1].B2[1].B3[2]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[1])
              |vpiName:B3[2]
              |vpiFullName:work@small_top.u1.B1[1].B2[1].B3[2]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[1].B2[1].B3[2])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[1].B2[1].B3[2]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[1].B2[1].B3[2]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[1].B2[1].B3[2].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[1].B3[2])
                  |UINT:2
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[1].B2[1].B3[2].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[1].B2[1].B3[2]::M3 (work@small_top.u1.B1[1].B2[1].B3[2].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[1].B3[2])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[1].B2[1].B3[2].N3
                  |vpiDefName:work@small_top.u1.B1[1].B2[1].B3[2]::M3
        |vpiGenScopeArray:
        \_gen_scope_array: (work@small_top.u1.B1[1].B2[2]), line:30:1, endln:42:4
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[1])
          |vpiName:B2[2]
          |vpiFullName:work@small_top.u1.B1[1].B2[2]
          |vpiGenScope:
          \_gen_scope: (work@small_top.u1.B1[1].B2[2])
            |vpiParent:
            \_gen_scope_array: (work@small_top.u1.B1[1].B2[2]), line:30:1, endln:42:4
            |vpiFullName:work@small_top.u1.B1[1].B2[2]
            |vpiParameter:
            \_parameter: (work@small_top.u1.B1[1].B2[2].j), line:29:0
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[2])
              |UINT:2
              |vpiTypespec:
              \_int_typespec: 
              |vpiLocalParam:1
              |vpiName:j
              |vpiFullName:work@small_top.u1.B1[1].B2[2].j
            |vpiModule:
            \_module_inst: work@small_top.u1.B1[1].B2[2]::M2 (work@small_top.u1.B1[1].B2[2].N2), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:32:1, endln:32:9
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[2])
              |vpiName:N2
              |vpiFullName:work@small_top.u1.B1[1].B2[2].N2
              |vpiDefName:work@small_top.u1.B1[1].B2[2]::M2
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[1].B2[2].B3[0]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[2])
              |vpiName:B3[0]
              |vpiFullName:work@small_top.u1.B1[1].B2[2].B3[0]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[1].B2[2].B3[0])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[1].B2[2].B3[0]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[1].B2[2].B3[0]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[1].B2[2].B3[0].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[2].B3[0])
                  |UINT:0
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[1].B2[2].B3[0].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[1].B2[2].B3[0]::M3 (work@small_top.u1.B1[1].B2[2].B3[0].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[2].B3[0])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[1].B2[2].B3[0].N3
                  |vpiDefName:work@small_top.u1.B1[1].B2[2].B3[0]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[1].B2[2].B3[1]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[2])
              |vpiName:B3[1]
              |vpiFullName:work@small_top.u1.B1[1].B2[2].B3[1]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[1].B2[2].B3[1])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[1].B2[2].B3[1]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[1].B2[2].B3[1]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[1].B2[2].B3[1].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[2].B3[1])
                  |UINT:1
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[1].B2[2].B3[1].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[1].B2[2].B3[1]::M3 (work@small_top.u1.B1[1].B2[2].B3[1].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[2].B3[1])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[1].B2[2].B3[1].N3
                  |vpiDefName:work@small_top.u1.B1[1].B2[2].B3[1]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[1].B2[2].B3[2]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B2[2])
              |vpiName:B3[2]
              |vpiFullName:work@small_top.u1.B1[1].B2[2].B3[2]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[1].B2[2].B3[2])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[1].B2[2].B3[2]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[1].B2[2].B3[2]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[1].B2[2].B3[2].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[2].B3[2])
                  |UINT:2
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[1].B2[2].B3[2].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[1].B2[2].B3[2]::M3 (work@small_top.u1.B1[1].B2[2].B3[2].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B2[2].B3[2])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[1].B2[2].B3[2].N3
                  |vpiDefName:work@small_top.u1.B1[1].B2[2].B3[2]::M3
        |vpiGenScopeArray:
        \_gen_scope_array: (work@small_top.u1.B1[1].B4), line:43:1, endln:56:4
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[1])
          |vpiName:B4
          |vpiFullName:work@small_top.u1.B1[1].B4
          |vpiGenScope:
          \_gen_scope: (work@small_top.u1.B1[1].B4)
            |vpiParent:
            \_gen_scope_array: (work@small_top.u1.B1[1].B4), line:43:1, endln:56:4
            |vpiFullName:work@small_top.u1.B1[1].B4
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[1].B4.B5[0]), line:50:1, endln:54:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B4)
              |vpiName:B5[0]
              |vpiFullName:work@small_top.u1.B1[1].B4.B5[0]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[1].B4.B5[0])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[1].B4.B5[0]), line:50:1, endln:54:4
                |vpiFullName:work@small_top.u1.B1[1].B4.B5[0]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[1].B4.B5[0].m), line:49:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B4.B5[0])
                  |UINT:0
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:m
                  |vpiFullName:work@small_top.u1.B1[1].B4.B5[0].m
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[1].B4.B5[0]::M4 (work@small_top.u1.B1[1].B4.B5[0].N4), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:52:1, endln:52:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B4.B5[0])
                  |vpiName:N4
                  |vpiFullName:work@small_top.u1.B1[1].B4.B5[0].N4
                  |vpiDefName:work@small_top.u1.B1[1].B4.B5[0]::M4
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[1].B4.B5[1]), line:50:1, endln:54:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B4)
              |vpiName:B5[1]
              |vpiFullName:work@small_top.u1.B1[1].B4.B5[1]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[1].B4.B5[1])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[1].B4.B5[1]), line:50:1, endln:54:4
                |vpiFullName:work@small_top.u1.B1[1].B4.B5[1]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[1].B4.B5[1].m), line:49:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B4.B5[1])
                  |UINT:1
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:m
                  |vpiFullName:work@small_top.u1.B1[1].B4.B5[1].m
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[1].B4.B5[1]::M4 (work@small_top.u1.B1[1].B4.B5[1].N4), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:52:1, endln:52:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B4.B5[1])
                  |vpiName:N4
                  |vpiFullName:work@small_top.u1.B1[1].B4.B5[1].N4
                  |vpiDefName:work@small_top.u1.B1[1].B4.B5[1]::M4
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[1].B4.B5[2]), line:50:1, endln:54:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[1].B4)
              |vpiName:B5[2]
              |vpiFullName:work@small_top.u1.B1[1].B4.B5[2]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[1].B4.B5[2])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[1].B4.B5[2]), line:50:1, endln:54:4
                |vpiFullName:work@small_top.u1.B1[1].B4.B5[2]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[1].B4.B5[2].m), line:49:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B4.B5[2])
                  |UINT:2
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:m
                  |vpiFullName:work@small_top.u1.B1[1].B4.B5[2].m
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[1].B4.B5[2]::M4 (work@small_top.u1.B1[1].B4.B5[2].N4), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:52:1, endln:52:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[1].B4.B5[2])
                  |vpiName:N4
                  |vpiFullName:work@small_top.u1.B1[1].B4.B5[2].N4
                  |vpiDefName:work@small_top.u1.B1[1].B4.B5[2]::M4
    |vpiGenScopeArray:
    \_gen_scope_array: (work@small_top.u1.B1[2]), line:23:1, endln:57:4
      |vpiParent:
      \_module_inst: work@small_test (work@small_top.u1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:8:4, endln:8:29
      |vpiName:B1[2]
      |vpiFullName:work@small_top.u1.B1[2]
      |vpiGenScope:
      \_gen_scope: (work@small_top.u1.B1[2])
        |vpiParent:
        \_gen_scope_array: (work@small_top.u1.B1[2]), line:23:1, endln:57:4
        |vpiFullName:work@small_top.u1.B1[2]
        |vpiParameter:
        \_parameter: (work@small_top.u1.B1[2].i), line:22:0
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[2])
          |UINT:2
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@small_top.u1.B1[2].i
        |vpiModule:
        \_module_inst: work@small_top.u1.B1[2]::M1 (work@small_top.u1.B1[2].N1), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:26:1, endln:26:9
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[2])
          |vpiName:N1
          |vpiFullName:work@small_top.u1.B1[2].N1
          |vpiDefName:work@small_top.u1.B1[2]::M1
        |vpiGenScopeArray:
        \_gen_scope_array: (work@small_top.u1.B1[2].B2[0]), line:30:1, endln:42:4
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[2])
          |vpiName:B2[0]
          |vpiFullName:work@small_top.u1.B1[2].B2[0]
          |vpiGenScope:
          \_gen_scope: (work@small_top.u1.B1[2].B2[0])
            |vpiParent:
            \_gen_scope_array: (work@small_top.u1.B1[2].B2[0]), line:30:1, endln:42:4
            |vpiFullName:work@small_top.u1.B1[2].B2[0]
            |vpiParameter:
            \_parameter: (work@small_top.u1.B1[2].B2[0].j), line:29:0
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[0])
              |UINT:0
              |vpiTypespec:
              \_int_typespec: 
              |vpiLocalParam:1
              |vpiName:j
              |vpiFullName:work@small_top.u1.B1[2].B2[0].j
            |vpiModule:
            \_module_inst: work@small_top.u1.B1[2].B2[0]::M2 (work@small_top.u1.B1[2].B2[0].N2), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:32:1, endln:32:9
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[0])
              |vpiName:N2
              |vpiFullName:work@small_top.u1.B1[2].B2[0].N2
              |vpiDefName:work@small_top.u1.B1[2].B2[0]::M2
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[2].B2[0].B3[0]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[0])
              |vpiName:B3[0]
              |vpiFullName:work@small_top.u1.B1[2].B2[0].B3[0]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[2].B2[0].B3[0])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[2].B2[0].B3[0]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[2].B2[0].B3[0]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[2].B2[0].B3[0].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[0].B3[0])
                  |UINT:0
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[2].B2[0].B3[0].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[2].B2[0].B3[0]::M3 (work@small_top.u1.B1[2].B2[0].B3[0].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[0].B3[0])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[2].B2[0].B3[0].N3
                  |vpiDefName:work@small_top.u1.B1[2].B2[0].B3[0]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[2].B2[0].B3[1]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[0])
              |vpiName:B3[1]
              |vpiFullName:work@small_top.u1.B1[2].B2[0].B3[1]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[2].B2[0].B3[1])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[2].B2[0].B3[1]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[2].B2[0].B3[1]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[2].B2[0].B3[1].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[0].B3[1])
                  |UINT:1
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[2].B2[0].B3[1].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[2].B2[0].B3[1]::M3 (work@small_top.u1.B1[2].B2[0].B3[1].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[0].B3[1])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[2].B2[0].B3[1].N3
                  |vpiDefName:work@small_top.u1.B1[2].B2[0].B3[1]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[2].B2[0].B3[2]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[0])
              |vpiName:B3[2]
              |vpiFullName:work@small_top.u1.B1[2].B2[0].B3[2]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[2].B2[0].B3[2])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[2].B2[0].B3[2]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[2].B2[0].B3[2]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[2].B2[0].B3[2].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[0].B3[2])
                  |UINT:2
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[2].B2[0].B3[2].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[2].B2[0].B3[2]::M3 (work@small_top.u1.B1[2].B2[0].B3[2].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[0].B3[2])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[2].B2[0].B3[2].N3
                  |vpiDefName:work@small_top.u1.B1[2].B2[0].B3[2]::M3
        |vpiGenScopeArray:
        \_gen_scope_array: (work@small_top.u1.B1[2].B2[1]), line:30:1, endln:42:4
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[2])
          |vpiName:B2[1]
          |vpiFullName:work@small_top.u1.B1[2].B2[1]
          |vpiGenScope:
          \_gen_scope: (work@small_top.u1.B1[2].B2[1])
            |vpiParent:
            \_gen_scope_array: (work@small_top.u1.B1[2].B2[1]), line:30:1, endln:42:4
            |vpiFullName:work@small_top.u1.B1[2].B2[1]
            |vpiParameter:
            \_parameter: (work@small_top.u1.B1[2].B2[1].j), line:29:0
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[1])
              |UINT:1
              |vpiTypespec:
              \_int_typespec: 
              |vpiLocalParam:1
              |vpiName:j
              |vpiFullName:work@small_top.u1.B1[2].B2[1].j
            |vpiModule:
            \_module_inst: work@small_top.u1.B1[2].B2[1]::M2 (work@small_top.u1.B1[2].B2[1].N2), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:32:1, endln:32:9
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[1])
              |vpiName:N2
              |vpiFullName:work@small_top.u1.B1[2].B2[1].N2
              |vpiDefName:work@small_top.u1.B1[2].B2[1]::M2
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[2].B2[1].B3[0]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[1])
              |vpiName:B3[0]
              |vpiFullName:work@small_top.u1.B1[2].B2[1].B3[0]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[2].B2[1].B3[0])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[2].B2[1].B3[0]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[2].B2[1].B3[0]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[2].B2[1].B3[0].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[1].B3[0])
                  |UINT:0
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[2].B2[1].B3[0].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[2].B2[1].B3[0]::M3 (work@small_top.u1.B1[2].B2[1].B3[0].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[1].B3[0])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[2].B2[1].B3[0].N3
                  |vpiDefName:work@small_top.u1.B1[2].B2[1].B3[0]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[2].B2[1].B3[1]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[1])
              |vpiName:B3[1]
              |vpiFullName:work@small_top.u1.B1[2].B2[1].B3[1]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[2].B2[1].B3[1])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[2].B2[1].B3[1]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[2].B2[1].B3[1]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[2].B2[1].B3[1].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[1].B3[1])
                  |UINT:1
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[2].B2[1].B3[1].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[2].B2[1].B3[1]::M3 (work@small_top.u1.B1[2].B2[1].B3[1].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[1].B3[1])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[2].B2[1].B3[1].N3
                  |vpiDefName:work@small_top.u1.B1[2].B2[1].B3[1]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[2].B2[1].B3[2]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[1])
              |vpiName:B3[2]
              |vpiFullName:work@small_top.u1.B1[2].B2[1].B3[2]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[2].B2[1].B3[2])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[2].B2[1].B3[2]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[2].B2[1].B3[2]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[2].B2[1].B3[2].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[1].B3[2])
                  |UINT:2
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[2].B2[1].B3[2].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[2].B2[1].B3[2]::M3 (work@small_top.u1.B1[2].B2[1].B3[2].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[1].B3[2])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[2].B2[1].B3[2].N3
                  |vpiDefName:work@small_top.u1.B1[2].B2[1].B3[2]::M3
        |vpiGenScopeArray:
        \_gen_scope_array: (work@small_top.u1.B1[2].B2[2]), line:30:1, endln:42:4
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[2])
          |vpiName:B2[2]
          |vpiFullName:work@small_top.u1.B1[2].B2[2]
          |vpiGenScope:
          \_gen_scope: (work@small_top.u1.B1[2].B2[2])
            |vpiParent:
            \_gen_scope_array: (work@small_top.u1.B1[2].B2[2]), line:30:1, endln:42:4
            |vpiFullName:work@small_top.u1.B1[2].B2[2]
            |vpiParameter:
            \_parameter: (work@small_top.u1.B1[2].B2[2].j), line:29:0
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[2])
              |UINT:2
              |vpiTypespec:
              \_int_typespec: 
              |vpiLocalParam:1
              |vpiName:j
              |vpiFullName:work@small_top.u1.B1[2].B2[2].j
            |vpiModule:
            \_module_inst: work@small_top.u1.B1[2].B2[2]::M2 (work@small_top.u1.B1[2].B2[2].N2), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:32:1, endln:32:9
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[2])
              |vpiName:N2
              |vpiFullName:work@small_top.u1.B1[2].B2[2].N2
              |vpiDefName:work@small_top.u1.B1[2].B2[2]::M2
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[2].B2[2].B3[0]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[2])
              |vpiName:B3[0]
              |vpiFullName:work@small_top.u1.B1[2].B2[2].B3[0]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[2].B2[2].B3[0])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[2].B2[2].B3[0]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[2].B2[2].B3[0]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[2].B2[2].B3[0].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[2].B3[0])
                  |UINT:0
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[2].B2[2].B3[0].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[2].B2[2].B3[0]::M3 (work@small_top.u1.B1[2].B2[2].B3[0].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[2].B3[0])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[2].B2[2].B3[0].N3
                  |vpiDefName:work@small_top.u1.B1[2].B2[2].B3[0]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[2].B2[2].B3[1]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[2])
              |vpiName:B3[1]
              |vpiFullName:work@small_top.u1.B1[2].B2[2].B3[1]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[2].B2[2].B3[1])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[2].B2[2].B3[1]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[2].B2[2].B3[1]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[2].B2[2].B3[1].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[2].B3[1])
                  |UINT:1
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[2].B2[2].B3[1].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[2].B2[2].B3[1]::M3 (work@small_top.u1.B1[2].B2[2].B3[1].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[2].B3[1])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[2].B2[2].B3[1].N3
                  |vpiDefName:work@small_top.u1.B1[2].B2[2].B3[1]::M3
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[2].B2[2].B3[2]), line:37:1, endln:40:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B2[2])
              |vpiName:B3[2]
              |vpiFullName:work@small_top.u1.B1[2].B2[2].B3[2]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[2].B2[2].B3[2])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[2].B2[2].B3[2]), line:37:1, endln:40:4
                |vpiFullName:work@small_top.u1.B1[2].B2[2].B3[2]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[2].B2[2].B3[2].k), line:36:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[2].B3[2])
                  |UINT:2
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:k
                  |vpiFullName:work@small_top.u1.B1[2].B2[2].B3[2].k
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[2].B2[2].B3[2]::M3 (work@small_top.u1.B1[2].B2[2].B3[2].N3), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:39:1, endln:39:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B2[2].B3[2])
                  |vpiName:N3
                  |vpiFullName:work@small_top.u1.B1[2].B2[2].B3[2].N3
                  |vpiDefName:work@small_top.u1.B1[2].B2[2].B3[2]::M3
        |vpiGenScopeArray:
        \_gen_scope_array: (work@small_top.u1.B1[2].B4), line:43:1, endln:56:4
          |vpiParent:
          \_gen_scope: (work@small_top.u1.B1[2])
          |vpiName:B4
          |vpiFullName:work@small_top.u1.B1[2].B4
          |vpiGenScope:
          \_gen_scope: (work@small_top.u1.B1[2].B4)
            |vpiParent:
            \_gen_scope_array: (work@small_top.u1.B1[2].B4), line:43:1, endln:56:4
            |vpiFullName:work@small_top.u1.B1[2].B4
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[2].B4.B5[0]), line:50:1, endln:54:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B4)
              |vpiName:B5[0]
              |vpiFullName:work@small_top.u1.B1[2].B4.B5[0]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[2].B4.B5[0])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[2].B4.B5[0]), line:50:1, endln:54:4
                |vpiFullName:work@small_top.u1.B1[2].B4.B5[0]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[2].B4.B5[0].m), line:49:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B4.B5[0])
                  |UINT:0
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:m
                  |vpiFullName:work@small_top.u1.B1[2].B4.B5[0].m
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[2].B4.B5[0]::M4 (work@small_top.u1.B1[2].B4.B5[0].N4), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:52:1, endln:52:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B4.B5[0])
                  |vpiName:N4
                  |vpiFullName:work@small_top.u1.B1[2].B4.B5[0].N4
                  |vpiDefName:work@small_top.u1.B1[2].B4.B5[0]::M4
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[2].B4.B5[1]), line:50:1, endln:54:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B4)
              |vpiName:B5[1]
              |vpiFullName:work@small_top.u1.B1[2].B4.B5[1]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[2].B4.B5[1])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[2].B4.B5[1]), line:50:1, endln:54:4
                |vpiFullName:work@small_top.u1.B1[2].B4.B5[1]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[2].B4.B5[1].m), line:49:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B4.B5[1])
                  |UINT:1
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:m
                  |vpiFullName:work@small_top.u1.B1[2].B4.B5[1].m
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[2].B4.B5[1]::M4 (work@small_top.u1.B1[2].B4.B5[1].N4), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:52:1, endln:52:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B4.B5[1])
                  |vpiName:N4
                  |vpiFullName:work@small_top.u1.B1[2].B4.B5[1].N4
                  |vpiDefName:work@small_top.u1.B1[2].B4.B5[1]::M4
            |vpiGenScopeArray:
            \_gen_scope_array: (work@small_top.u1.B1[2].B4.B5[2]), line:50:1, endln:54:4
              |vpiParent:
              \_gen_scope: (work@small_top.u1.B1[2].B4)
              |vpiName:B5[2]
              |vpiFullName:work@small_top.u1.B1[2].B4.B5[2]
              |vpiGenScope:
              \_gen_scope: (work@small_top.u1.B1[2].B4.B5[2])
                |vpiParent:
                \_gen_scope_array: (work@small_top.u1.B1[2].B4.B5[2]), line:50:1, endln:54:4
                |vpiFullName:work@small_top.u1.B1[2].B4.B5[2]
                |vpiParameter:
                \_parameter: (work@small_top.u1.B1[2].B4.B5[2].m), line:49:0
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B4.B5[2])
                  |UINT:2
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:m
                  |vpiFullName:work@small_top.u1.B1[2].B4.B5[2].m
                |vpiModule:
                \_module_inst: work@small_top.u1.B1[2].B4.B5[2]::M4 (work@small_top.u1.B1[2].B4.B5[2].N4), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:52:1, endln:52:9
                  |vpiParent:
                  \_gen_scope: (work@small_top.u1.B1[2].B4.B5[2])
                  |vpiName:N4
                  |vpiFullName:work@small_top.u1.B1[2].B4.B5[2].N4
                  |vpiDefName:work@small_top.u1.B1[2].B4.B5[2]::M4
|uhdmtopModules:
\_module_inst: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
  |vpiName:work@defparam_example
  |vpiDefName:work@defparam_example
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@secret_number (work@defparam_example.U0), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:19:3, endln:19:22
    |vpiParent:
    \_module_inst: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiName:U0
    |vpiFullName:work@defparam_example.U0
    |vpiParameter:
    \_parameter: (work@defparam_example.U0.SIZE), line:3:12, endln:3:16
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U0), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:19:3, endln:19:22
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@defparam_example.U0.SIZE), line:3:12, endln:3:16
      |vpiName:SIZE
      |vpiFullName:work@defparam_example.U0.SIZE
    |vpiParamAssign:
    \_param_assign: , line:3:12, endln:3:20
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U0), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:19:3, endln:19:22
      |vpiRhs:
      \_constant: , line:3:19, endln:3:20
        |vpiDecompile:0
        |vpiSize:32
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@defparam_example.U0.SIZE), line:3:12, endln:3:16
    |vpiDefName:work@secret_number
    |vpiDefFile:${SURELOG_DIR}/tests/UnitDefParam/small.v
    |vpiDefLineNo:2
    |vpiInstance:
    \_module_inst: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
  |vpiModule:
  \_module_inst: work@secret_number (work@defparam_example.U1), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:20:3, endln:20:22
    |vpiParent:
    \_module_inst: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiName:U1
    |vpiFullName:work@defparam_example.U1
    |vpiParameter:
    \_parameter: (work@defparam_example.U1.SIZE), line:3:12, endln:3:16
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U1), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:20:3, endln:20:22
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@defparam_example.U1.SIZE), line:3:12, endln:3:16
      |vpiName:SIZE
      |vpiFullName:work@defparam_example.U1.SIZE
    |vpiParamAssign:
    \_param_assign: , line:3:12, endln:3:20
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U1), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:20:3, endln:20:22
      |vpiRhs:
      \_constant: , line:3:19, endln:3:20
        |vpiDecompile:1
        |vpiSize:32
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@defparam_example.U1.SIZE), line:3:12, endln:3:16
    |vpiDefName:work@secret_number
    |vpiDefFile:${SURELOG_DIR}/tests/UnitDefParam/small.v
    |vpiDefLineNo:2
    |vpiInstance:
    \_module_inst: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@defparam_example.U1.B1[0]), line:6:36, endln:8:5
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U1), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:20:3, endln:20:22
      |vpiName:B1[0]
      |vpiFullName:work@defparam_example.U1.B1[0]
      |vpiGenScope:
      \_gen_scope: (work@defparam_example.U1.B1[0])
        |vpiParent:
        \_gen_scope_array: (work@defparam_example.U1.B1[0]), line:6:36, endln:8:5
        |vpiFullName:work@defparam_example.U1.B1[0]
        |vpiParameter:
        \_parameter: (work@defparam_example.U1.B1[0].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@defparam_example.U1.B1[0])
          |UINT:0
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@defparam_example.U1.B1[0].i
        |vpiModule:
        \_module_inst: work@defparam_example.U1.B1[0]::M1 (work@defparam_example.U1.B1[0].N1), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:7:3, endln:7:11
          |vpiParent:
          \_gen_scope: (work@defparam_example.U1.B1[0])
          |vpiName:N1
          |vpiFullName:work@defparam_example.U1.B1[0].N1
          |vpiDefName:work@defparam_example.U1.B1[0]::M1
  |vpiModule:
  \_module_inst: work@secret_number (work@defparam_example.U2), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:21:3, endln:21:22
    |vpiParent:
    \_module_inst: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiName:U2
    |vpiFullName:work@defparam_example.U2
    |vpiParameter:
    \_parameter: (work@defparam_example.U2.SIZE), line:3:12, endln:3:16
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U2), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:21:3, endln:21:22
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@defparam_example.U2.SIZE), line:3:12, endln:3:16
      |vpiName:SIZE
      |vpiFullName:work@defparam_example.U2.SIZE
    |vpiParamAssign:
    \_param_assign: , line:3:12, endln:3:20
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U2), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:21:3, endln:21:22
      |vpiRhs:
      \_constant: , line:3:19, endln:3:20
        |vpiDecompile:2
        |vpiSize:32
        |UINT:2
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@defparam_example.U2.SIZE), line:3:12, endln:3:16
    |vpiDefName:work@secret_number
    |vpiDefFile:${SURELOG_DIR}/tests/UnitDefParam/small.v
    |vpiDefLineNo:2
    |vpiInstance:
    \_module_inst: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@defparam_example.U2.B1[0]), line:6:36, endln:8:5
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U2), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:21:3, endln:21:22
      |vpiName:B1[0]
      |vpiFullName:work@defparam_example.U2.B1[0]
      |vpiGenScope:
      \_gen_scope: (work@defparam_example.U2.B1[0])
        |vpiParent:
        \_gen_scope_array: (work@defparam_example.U2.B1[0]), line:6:36, endln:8:5
        |vpiFullName:work@defparam_example.U2.B1[0]
        |vpiParameter:
        \_parameter: (work@defparam_example.U2.B1[0].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@defparam_example.U2.B1[0])
          |UINT:0
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@defparam_example.U2.B1[0].i
        |vpiModule:
        \_module_inst: work@defparam_example.U2.B1[0]::M1 (work@defparam_example.U2.B1[0].N1), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:7:3, endln:7:11
          |vpiParent:
          \_gen_scope: (work@defparam_example.U2.B1[0])
          |vpiName:N1
          |vpiFullName:work@defparam_example.U2.B1[0].N1
          |vpiDefName:work@defparam_example.U2.B1[0]::M1
    |vpiGenScopeArray:
    \_gen_scope_array: (work@defparam_example.U2.B1[1]), line:6:36, endln:8:5
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U2), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:21:3, endln:21:22
      |vpiName:B1[1]
      |vpiFullName:work@defparam_example.U2.B1[1]
      |vpiGenScope:
      \_gen_scope: (work@defparam_example.U2.B1[1])
        |vpiParent:
        \_gen_scope_array: (work@defparam_example.U2.B1[1]), line:6:36, endln:8:5
        |vpiFullName:work@defparam_example.U2.B1[1]
        |vpiParameter:
        \_parameter: (work@defparam_example.U2.B1[1].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@defparam_example.U2.B1[1])
          |UINT:1
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@defparam_example.U2.B1[1].i
        |vpiModule:
        \_module_inst: work@defparam_example.U2.B1[1]::M1 (work@defparam_example.U2.B1[1].N1), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:7:3, endln:7:11
          |vpiParent:
          \_gen_scope: (work@defparam_example.U2.B1[1])
          |vpiName:N1
          |vpiFullName:work@defparam_example.U2.B1[1].N1
          |vpiDefName:work@defparam_example.U2.B1[1]::M1
  |vpiModule:
  \_module_inst: work@secret_number (work@defparam_example.U3), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:22:3, endln:22:22
    |vpiParent:
    \_module_inst: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiName:U3
    |vpiFullName:work@defparam_example.U3
    |vpiParameter:
    \_parameter: (work@defparam_example.U3.SIZE), line:3:12, endln:3:16
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U3), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:22:3, endln:22:22
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@defparam_example.U3.SIZE), line:3:12, endln:3:16
      |vpiName:SIZE
      |vpiFullName:work@defparam_example.U3.SIZE
    |vpiParamAssign:
    \_param_assign: , line:3:12, endln:3:20
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U3), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:22:3, endln:22:22
      |vpiRhs:
      \_constant: , line:3:19, endln:3:20
        |vpiDecompile:3
        |vpiSize:32
        |UINT:3
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@defparam_example.U3.SIZE), line:3:12, endln:3:16
    |vpiDefName:work@secret_number
    |vpiDefFile:${SURELOG_DIR}/tests/UnitDefParam/small.v
    |vpiDefLineNo:2
    |vpiInstance:
    \_module_inst: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@defparam_example.U3.B1[0]), line:6:36, endln:8:5
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U3), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:22:3, endln:22:22
      |vpiName:B1[0]
      |vpiFullName:work@defparam_example.U3.B1[0]
      |vpiGenScope:
      \_gen_scope: (work@defparam_example.U3.B1[0])
        |vpiParent:
        \_gen_scope_array: (work@defparam_example.U3.B1[0]), line:6:36, endln:8:5
        |vpiFullName:work@defparam_example.U3.B1[0]
        |vpiParameter:
        \_parameter: (work@defparam_example.U3.B1[0].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@defparam_example.U3.B1[0])
          |UINT:0
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@defparam_example.U3.B1[0].i
        |vpiModule:
        \_module_inst: work@defparam_example.U3.B1[0]::M1 (work@defparam_example.U3.B1[0].N1), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:7:3, endln:7:11
          |vpiParent:
          \_gen_scope: (work@defparam_example.U3.B1[0])
          |vpiName:N1
          |vpiFullName:work@defparam_example.U3.B1[0].N1
          |vpiDefName:work@defparam_example.U3.B1[0]::M1
    |vpiGenScopeArray:
    \_gen_scope_array: (work@defparam_example.U3.B1[1]), line:6:36, endln:8:5
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U3), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:22:3, endln:22:22
      |vpiName:B1[1]
      |vpiFullName:work@defparam_example.U3.B1[1]
      |vpiGenScope:
      \_gen_scope: (work@defparam_example.U3.B1[1])
        |vpiParent:
        \_gen_scope_array: (work@defparam_example.U3.B1[1]), line:6:36, endln:8:5
        |vpiFullName:work@defparam_example.U3.B1[1]
        |vpiParameter:
        \_parameter: (work@defparam_example.U3.B1[1].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@defparam_example.U3.B1[1])
          |UINT:1
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@defparam_example.U3.B1[1].i
        |vpiModule:
        \_module_inst: work@defparam_example.U3.B1[1]::M1 (work@defparam_example.U3.B1[1].N1), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:7:3, endln:7:11
          |vpiParent:
          \_gen_scope: (work@defparam_example.U3.B1[1])
          |vpiName:N1
          |vpiFullName:work@defparam_example.U3.B1[1].N1
          |vpiDefName:work@defparam_example.U3.B1[1]::M1
    |vpiGenScopeArray:
    \_gen_scope_array: (work@defparam_example.U3.B1[2]), line:6:36, endln:8:5
      |vpiParent:
      \_module_inst: work@secret_number (work@defparam_example.U3), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:22:3, endln:22:22
      |vpiName:B1[2]
      |vpiFullName:work@defparam_example.U3.B1[2]
      |vpiGenScope:
      \_gen_scope: (work@defparam_example.U3.B1[2])
        |vpiParent:
        \_gen_scope_array: (work@defparam_example.U3.B1[2]), line:6:36, endln:8:5
        |vpiFullName:work@defparam_example.U3.B1[2]
        |vpiParameter:
        \_parameter: (work@defparam_example.U3.B1[2].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@defparam_example.U3.B1[2])
          |UINT:2
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@defparam_example.U3.B1[2].i
        |vpiModule:
        \_module_inst: work@defparam_example.U3.B1[2]::M1 (work@defparam_example.U3.B1[2].N1), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:7:3, endln:7:11
          |vpiParent:
          \_gen_scope: (work@defparam_example.U3.B1[2])
          |vpiName:N1
          |vpiFullName:work@defparam_example.U3.B1[2].N1
          |vpiDefName:work@defparam_example.U3.B1[2]::M1
  |vpiModule:
  \_module_inst: work@defparam_example::NO_DEF (work@defparam_example.U5), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:23:3, endln:23:15
    |vpiParent:
    \_module_inst: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiName:U5
    |vpiFullName:work@defparam_example.U5
    |vpiDefName:work@defparam_example::NO_DEF
    |vpiInstance:
    \_module_inst: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 63
[   NOTE] : 8


[roundtrip]: ${SURELOG_DIR}/tests/UnitDefParam/def.v   | ${SURELOG_DIR}/build/regression/UnitDefParam/roundtrip/def_000.v   | 2 | 8 |
[roundtrip]: ${SURELOG_DIR}/tests/UnitDefParam/small.v | ${SURELOG_DIR}/build/regression/UnitDefParam/roundtrip/small_000.v | 17 | 27 |
[roundtrip]: ${SURELOG_DIR}/tests/UnitDefParam/top.v   | ${SURELOG_DIR}/build/regression/UnitDefParam/roundtrip/top_000.v   | 36 | 60 |