<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs: rf_driver_ll_bus.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ST-logo-small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">rf_driver_ll_bus.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of BUS LL module.  
<a href="#details">More...</a></p>

<p><a href="rf__driver__ll__bus_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga49bfb4f179085abbdc1120ca9643a6fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b.html#ga49bfb4f179085abbdc1120ca9643a6fd">LL_AHB_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga49bfb4f179085abbdc1120ca9643a6fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB peripherals clock.  AHBENR DMAEN LL_AHB_EnableClock AHBENR GPIOAEN LL_AHB_EnableClock AHBENR GPIOBEN LL_AHB_EnableClock AHBENR CRCEN LL_AHB_EnableClock AHBENR PKAEN LL_AHB_EnableClock AHBENR RNGEN LL_AHB_EnableClock AHBENR AESEN LL_AHB_EnableClock.  <a href="group___b_u_s___l_l___e_f___a_h_b.html#ga49bfb4f179085abbdc1120ca9643a6fd">More...</a><br /></td></tr>
<tr class="separator:ga49bfb4f179085abbdc1120ca9643a6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga682d46804e98a09ff845265cf8db3fe8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b.html#ga682d46804e98a09ff845265cf8db3fe8">LL_AHB_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga682d46804e98a09ff845265cf8db3fe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if AHB peripheral clock is enabled or not  AHBENR DMAEN LL_AHB_IsEnabledClock AHBENR GPIOAEN LL_AHB_IsEnabledClock AHBENR GPIOBEN LL_AHB_IsEnabledClock AHBENR CRCEN LL_AHB_IsEnabledClock AHBENR PAKAEN LL_AHB_IsEnabledClock AHBENR RNGEN LL_AHB_IsEnabledClock AHBENR AESEN LL_AHB_IsEnabledClock.  <a href="group___b_u_s___l_l___e_f___a_h_b.html#ga682d46804e98a09ff845265cf8db3fe8">More...</a><br /></td></tr>
<tr class="separator:ga682d46804e98a09ff845265cf8db3fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b1b855d7398950778994cd156ae13a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b.html#gac0b1b855d7398950778994cd156ae13a">LL_AHB_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gac0b1b855d7398950778994cd156ae13a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB peripherals clock.  AHBENR DMAENN LL_AHB_DisableClock AHBENR GPIOAEN LL_AHB_DisableClock AHBENR GPIOBEN LL_AHB_DisableClock AHBENR CRCEN LL_AHB_DisableClock AHBENR PKAEN LL_AHB_DisableClock AHBENR RNGEN LL_AHB_DisableClock AHBENR AESEN LL_AHB_DisableClock.  <a href="group___b_u_s___l_l___e_f___a_h_b.html#gac0b1b855d7398950778994cd156ae13a">More...</a><br /></td></tr>
<tr class="separator:gac0b1b855d7398950778994cd156ae13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95855a95c616bf455ccb6ad36b055b1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b.html#gaf95855a95c616bf455ccb6ad36b055b1">LL_AHB_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaf95855a95c616bf455ccb6ad36b055b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force AHB peripherals reset.  AHBRSTR DMARST LL_AHB_ForceReset AHBRSTR GPIOARST LL_AHB_ForceReset AHBRSTR GPIOBRST LL_AHB_ForceReset AHBRSTR CRCRST LL_AHB_ForceReset AHBRSTR PKARST LL_AHB_ForceReset AHBRSTR RNGRST LL_AHB_ForceReset AHBRSTR AESRST LL_AHB_ForceReset.  <a href="group___b_u_s___l_l___e_f___a_h_b.html#gaf95855a95c616bf455ccb6ad36b055b1">More...</a><br /></td></tr>
<tr class="separator:gaf95855a95c616bf455ccb6ad36b055b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37aca4a88e892b8bf67fe4018c671763"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b.html#ga37aca4a88e892b8bf67fe4018c671763">LL_AHB_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga37aca4a88e892b8bf67fe4018c671763"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release AHB peripherals reset.  AHBRSTR DMARST LL_AHB_ReleaseReset AHBRSTR GPIOARST LL_AHB_ReleaseReset AHBRSTR GPIOBRST LL_AHB_ReleaseReset AHBRSTR CRCRST LL_AHB_ReleaseReset AHBRSTR PKARST LL_AHB_ReleaseReset AHBRSTR RNGRST LL_AHB_ReleaseReset AHBRSTR AESRST LL_AHB_ReleaseReset.  <a href="group___b_u_s___l_l___e_f___a_h_b.html#ga37aca4a88e892b8bf67fe4018c671763">More...</a><br /></td></tr>
<tr class="separator:ga37aca4a88e892b8bf67fe4018c671763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac753c42459d972aac1a78059a6617b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b0.html#ga8ac753c42459d972aac1a78059a6617b">LL_APB0_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga8ac753c42459d972aac1a78059a6617b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB0 peripherals clock.  APB0ENR TIM1EN LL_APB0_EnableClock APB0ENR TIM2EN LL_APB0_EnableClock APB0ENR TIM16EN LL_APB0_EnableClock APB0ENR TIM17EN LL_APB0_EnableClock APB0ENR SYSCFGEN LL_APB0_EnableClock APB0ENR LCDCEN LL_APB0_EnableClock APB0ENR COMPEN LL_APB0_EnableClock APB0ENR DACEN LL_APB0_EnableClock APB0ENR RTCEN LL_APB0_EnableClock APB0ENR SCIEN LL_APB0_EnableClock APB0ENR WDGEN LL_APB0_EnableClock APB0ENR DBGMCUEN LL_APB0_EnableClock.  <a href="group___b_u_s___l_l___e_f___a_p_b0.html#ga8ac753c42459d972aac1a78059a6617b">More...</a><br /></td></tr>
<tr class="separator:ga8ac753c42459d972aac1a78059a6617b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a2f4ff94e74768e51a0cfb9c732733"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b0.html#gae9a2f4ff94e74768e51a0cfb9c732733">LL_APB0_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gae9a2f4ff94e74768e51a0cfb9c732733"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB0 peripheral clock is enabled or not  APB0ENR TIM1EN LL_APB0_IsEnabledClock APB0ENR TIM2EN LL_APB0_IsEnabledClock APB0ENR TIM16EN LL_APB0_IsEnabledClock APB0ENR TIM17EN LL_APB0_IsEnabledClock APB0ENR SYSCFGEN LL_APB0_IsEnabledClock APB0ENR LCDCEN LL_APB0_IsEnabledClock APB0ENR COMPEN LL_APB0_IsEnabledClock APB0ENR DACEN LL_APB0_IsEnabledClock APB0ENR RTCEN LL_APB0_IsEnabledClock APB0ENR SCIEN LL_APB0_IsEnabledClock APB0ENR WDGEN LL_APB0_IsEnabledClock APB0ENR DBGMCUEN LL_APB0_IsEnabledClock.  <a href="group___b_u_s___l_l___e_f___a_p_b0.html#gae9a2f4ff94e74768e51a0cfb9c732733">More...</a><br /></td></tr>
<tr class="separator:gae9a2f4ff94e74768e51a0cfb9c732733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b2ff335ffe5665a225b305d941da12"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b0.html#gaa8b2ff335ffe5665a225b305d941da12">LL_APB0_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaa8b2ff335ffe5665a225b305d941da12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB0 peripherals clock.  APB0ENR TIM1EN LL_APB0_DisableClock APB0ENR TIM2EN LL_APB0_DisableClock APB0ENR TIM16EN LL_APB0_DisableClock APB0ENR TIM17EN LL_APB0_DisableClock APB0ENR SYSCFGEN LL_APB0_DisableClock APB0ENR LCDCEN LL_APB0_DisableClock APB0ENR COMPEN LL_APB0_DisableClock APB0ENR DACEN LL_APB0_DisableClock APB0ENR RTCEN LL_APB0_DisableClock APB0ENR SCIEN LL_APB0_DisableClock APB0ENR WDGEN LL_APB0_DisableClock APB0ENR DBGMCUEN LL_APB0_DisableClock.  <a href="group___b_u_s___l_l___e_f___a_p_b0.html#gaa8b2ff335ffe5665a225b305d941da12">More...</a><br /></td></tr>
<tr class="separator:gaa8b2ff335ffe5665a225b305d941da12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40026342e0d4274d5d41ead63d7db787"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b0.html#ga40026342e0d4274d5d41ead63d7db787">LL_APB0_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga40026342e0d4274d5d41ead63d7db787"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB0 peripherals reset.  APB0RSTR TIM1RST LL_APB0_ForceReset APB0RSTR TIM2RST LL_APB0_ForceReset APB0RSTR TIM16RST LL_APB0_ForceReset APB0RSTR TIM17RST LL_APB0_ForceReset APB0RSTR SYSCFGRST LL_APB0_ForceReset APB0RSTR LCDCRST LL_APB0_ForceReset APB0RSTR COMPRST LL_APB0_ForceReset APB0RSTR DACRST LL_APB0_ForceReset APB0RSTR RTCRST LL_APB0_ForceReset APB0RSTR SCIRST LL_APB0_ForceReset APB0RSTR WDGRST LL_APB0_ForceReset APB0RSTR DBGMCURST LL_APB0_ForceReset.  <a href="group___b_u_s___l_l___e_f___a_p_b0.html#ga40026342e0d4274d5d41ead63d7db787">More...</a><br /></td></tr>
<tr class="separator:ga40026342e0d4274d5d41ead63d7db787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291ecd8b14cbff9eda89af5b7774087d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b0.html#ga291ecd8b14cbff9eda89af5b7774087d">LL_APB0_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga291ecd8b14cbff9eda89af5b7774087d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB0 peripherals reset.  APB0RSTR TIM1RST LL_APB0_ReleaseReset APB0RSTR TIM2RST LL_APB0_ReleaseReset APB0RSTR TIM16RST LL_APB0_ReleaseReset APB0RSTR TIM17RST LL_APB0_ReleaseReset APB0RSTR SYSCFGRST LL_APB0_ReleaseReset APB0RSTR LCDCRST LL_APB0_ReleaseReset APB0RSTR COMPRST LL_APB0_ReleaseReset APB0RSTR DACRST LL_APB0_ReleaseReset APB0RSTR RTCRST LL_APB0_ReleaseReset APB0RSTR SCIRST LL_APB0_ReleaseReset APB0RSTR WDGRST LL_APB0_ReleaseReset APB0RSTR DBGMCURST LL_APB0_ReleaseReset.  <a href="group___b_u_s___l_l___e_f___a_p_b0.html#ga291ecd8b14cbff9eda89af5b7774087d">More...</a><br /></td></tr>
<tr class="separator:ga291ecd8b14cbff9eda89af5b7774087d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929b17468d34684f416b5f2acaa67417"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga929b17468d34684f416b5f2acaa67417">LL_APB1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga929b17468d34684f416b5f2acaa67417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB1 peripherals clock.  APB1ENR SPI1EN LL_APB1_EnableClock APB1ENR ADCDIGEN LL_APB1_EnableClock APB1ENR ADCANAEN LL_APB1_EnableClock APB1ENR LPUARTEN LL_APB1_EnableClock APB1ENR USARTEN LL_APB1_EnableClock APB1ENR SPI2EN LL_APB1_EnableClock APB1ENR SPI3EN LL_APB1_EnableClock APB1ENR I2C1EN LL_APB1_EnableClock APB1ENR I2C2EN LL_APB1_EnableClock.  <a href="group___b_u_s___l_l___e_f___a_p_b1.html#ga929b17468d34684f416b5f2acaa67417">More...</a><br /></td></tr>
<tr class="separator:ga929b17468d34684f416b5f2acaa67417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e98ac42a629fdefe0271d7fd0039e6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga19e98ac42a629fdefe0271d7fd0039e6">LL_APB1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga19e98ac42a629fdefe0271d7fd0039e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB1 peripheral clock is enabled or not  APB1ENR SPI1EN LL_APB1_IsEnabledClock APB1ENR ADCDIGEN LL_APB1_IsEnabledClock APB1ENR ADCANAEN LL_APB1_IsEnabledClock APB1ENR LPUARTEN LL_APB1_IsEnabledClock APB1ENR USARTEN LL_APB1_IsEnabledClock APB1ENR SPI2EN LL_APB1_IsEnabledClock APB1ENR SPI3EN LL_APB1_IsEnabledClock APB1ENR I2C1EN LL_APB1_IsEnabledClock APB1ENR I2C2EN LL_APB1_IsEnabledClock.  <a href="group___b_u_s___l_l___e_f___a_p_b1.html#ga19e98ac42a629fdefe0271d7fd0039e6">More...</a><br /></td></tr>
<tr class="separator:ga19e98ac42a629fdefe0271d7fd0039e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96963fe33ac4d127fc3b8724d2c019b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b1.html#gac96963fe33ac4d127fc3b8724d2c019b">LL_APB1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gac96963fe33ac4d127fc3b8724d2c019b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB1 peripherals clock.  APB1ENR SPI1EN LL_APB1_IsEnabledClock APB1ENR ADCDIGEN LL_APB1_DisableClock APB1ENR ADCANAEN LL_APB1_DisableClock APB1ENR LPUARTEN LL_APB1_DisableClock APB1ENR USARTEN LL_APB1_DisableClock APB1ENR SPI2EN LL_APB1_DisableClock APB1ENR SPI3EN LL_APB1_DisableClock APB1ENR I2C1EN LL_APB1_DisableClock APB1ENR I2C2EN LL_APB1_DisableClock.  <a href="group___b_u_s___l_l___e_f___a_p_b1.html#gac96963fe33ac4d127fc3b8724d2c019b">More...</a><br /></td></tr>
<tr class="separator:gac96963fe33ac4d127fc3b8724d2c019b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c250b746fe7152e7f29bc63e19dd54"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b1.html#gad7c250b746fe7152e7f29bc63e19dd54">LL_APB1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gad7c250b746fe7152e7f29bc63e19dd54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB1 peripherals reset.  APB1RSTR SPI1RST LL_APB1_ForceReset APB1RSTR ADCRST LL_APB1_ForceReset APB1RSTR LPUARTRST LL_APB1_ForceReset APB1RSTR USARTRST LL_APB1_ForceReset APB1RSTR SPI2RST LL_APB1_ForceReset APB1RSTR SPI3RST LL_APB1_ForceReset APB1RSTR I2C1RST LL_APB1_ForceReset APB1RSTR I2C2RST LL_APB1_ForceReset.  <a href="group___b_u_s___l_l___e_f___a_p_b1.html#gad7c250b746fe7152e7f29bc63e19dd54">More...</a><br /></td></tr>
<tr class="separator:gad7c250b746fe7152e7f29bc63e19dd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6a9ca2ff2dfc1f7b6afa08a602a7b3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b1.html#gabf6a9ca2ff2dfc1f7b6afa08a602a7b3">LL_APB1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gabf6a9ca2ff2dfc1f7b6afa08a602a7b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB1 peripherals reset.  APB1RSTR SPI1RST LL_APB1_ReleaseReset APB1RSTR ADCRST LL_APB1_ReleaseReset APB1RSTR LPUARTRST LL_APB1_ReleaseReset APB1RSTR USARTRST LL_APB1_ReleaseReset APB1RSTR SPI2RST LL_APB1_ReleaseReset APB1RSTR SPI3RST LL_APB1_ReleaseReset APB1RSTR I2C1RST LL_APB1_ReleaseReset APB1RSTR I2C2RST LL_APB1_ReleaseReset.  <a href="group___b_u_s___l_l___e_f___a_p_b1.html#gabf6a9ca2ff2dfc1f7b6afa08a602a7b3">More...</a><br /></td></tr>
<tr class="separator:gabf6a9ca2ff2dfc1f7b6afa08a602a7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03208a34070d2b351a66028ab0f9ecc2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga03208a34070d2b351a66028ab0f9ecc2">LL_APB2_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga03208a34070d2b351a66028ab0f9ecc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB2 peripherals clock.  APB2ENR MRBLEEN LL_APB2_EnableClock.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga03208a34070d2b351a66028ab0f9ecc2">More...</a><br /></td></tr>
<tr class="separator:ga03208a34070d2b351a66028ab0f9ecc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c62a9b44bc34fa67d42bf74df24d5d0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga1c62a9b44bc34fa67d42bf74df24d5d0">LL_APB2_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga1c62a9b44bc34fa67d42bf74df24d5d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB2 peripheral clock is enabled or not  APB2ENR MRBLEEN LL_APB2_IsEnabledClock.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga1c62a9b44bc34fa67d42bf74df24d5d0">More...</a><br /></td></tr>
<tr class="separator:ga1c62a9b44bc34fa67d42bf74df24d5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae23309e1c4085447e2a57aa2ecacf01"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#gaae23309e1c4085447e2a57aa2ecacf01">LL_APB2_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaae23309e1c4085447e2a57aa2ecacf01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB2 peripherals clock.  APB2ENR MRBLEEN LL_APB2_DisableClock.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#gaae23309e1c4085447e2a57aa2ecacf01">More...</a><br /></td></tr>
<tr class="separator:gaae23309e1c4085447e2a57aa2ecacf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff2bf6d0df3ba4cfba55421cc39384c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga5ff2bf6d0df3ba4cfba55421cc39384c">LL_APB2_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga5ff2bf6d0df3ba4cfba55421cc39384c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB2 peripherals reset.  APB2RSTR MRBLERST LL_APB2_ForceReset.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga5ff2bf6d0df3ba4cfba55421cc39384c">More...</a><br /></td></tr>
<tr class="separator:ga5ff2bf6d0df3ba4cfba55421cc39384c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5616e5b2e84e44f569888716ba979795"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga5616e5b2e84e44f569888716ba979795">LL_APB2_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga5616e5b2e84e44f569888716ba979795"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB2 peripherals reset.  APB2RSTR MRBLERST LL_APB2_ReleaseReset.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga5616e5b2e84e44f569888716ba979795">More...</a><br /></td></tr>
<tr class="separator:ga5616e5b2e84e44f569888716ba979795"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of BUS LL module. </p>
<dl class="section author"><dt>Author</dt><dd>RF Application Team <pre class="fragment">                    ##### RCC Limitations #####
==============================================================================
  [..]
    A delay between an RCC peripheral clock enable and the effective peripheral
    enabling should be taken into account in order to manage the peripheral read/write
    from/to registers.
    (+) This delay depends on the peripheral mapping.
      (++) AHB &amp; APB peripherals, 1 dummy read is necessary

  [..]
    Workarounds:
    (#) For AHB &amp; APB peripherals, a dummy read to the peripheral register has been
        inserted in each LL_{BUS}_GRP{x}_EnableClock() function.</pre></dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2020 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="rf__driver__ll__bus_8h_source.html">rf_driver_ll_bus.h</a>.</p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Copyright &copy; 2022 by STMicrolectronics. All rights reserved.<br>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
