// Seed: 3159706604
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    output tri id_3,
    input tri0 id_4,
    output tri0 id_5,
    output tri0 id_6,
    input wire id_7,
    input supply1 id_8
);
  tri1 id_10 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    output wire id_2,
    output tri id_3,
    output wire id_4,
    input tri id_5,
    input tri0 id_6,
    input supply0 id_7
);
  wire id_9;
  always @(posedge 1) id_1 <= 1;
  wire id_10;
  wire id_11;
  module_0(
      id_0, id_6, id_4, id_2, id_6, id_2, id_3, id_7, id_0
  );
  assign id_11 = 1;
  final $display(id_9);
endmodule
