# SystemVerilog
SystemVerilog study

Study the SystemVerlog

The based study material:
[SystemVerilog Tutorial](http://www.asic-world.com/systemverilog/literal_values4.html#String_Literals)


