#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 14 19:32:20 2024
# Process ID: 17004
# Current directory: D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.runs/synth_1
# Command line: vivado.exe -log upCounter_hw.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source upCounter_hw.tcl
# Log file: D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.runs/synth_1/upCounter_hw.vds
# Journal file: D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source upCounter_hw.tcl -notrace
Command: synth_design -top upCounter_hw -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5012
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.977 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'upCounter_hw' [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/upCounter_hw.v:3]
INFO: [Synth 8-6157] synthesizing module 'button' [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/imports/new/button.v:3]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button' (1#1) [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/imports/new/button.v:3]
INFO: [Synth 8-6157] synthesizing module 'upCounter_FSM' [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/upCounter_FSM.v:3]
	Parameter upCounter_STOP bound to: 2'b00 
	Parameter upCounter_RUN bound to: 2'b01 
	Parameter upCounter_CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/upCounter_FSM.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/upCounter_FSM.v:47]
INFO: [Synth 8-6155] done synthesizing module 'upCounter_FSM' (2#1) [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/upCounter_FSM.v:3]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/upCounter_en.v:2]
	Parameter HERZ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (3#1) [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/upCounter_en.v:2]
INFO: [Synth 8-6157] synthesizing module 'upCounter' [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/upCounter_en.v:31]
	Parameter MAX_NUM bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'upCounter' (4#1) [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/upCounter_en.v:31]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:157]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (5#1) [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:157]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:134]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (6#1) [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:134]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:119]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:124]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (7#1) [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:119]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:60]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (8#1) [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:60]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:73]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:82]
INFO: [Synth 8-6155] done synthesizing module 'mux' (9#1) [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:73]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:92]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:97]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (10#1) [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:92]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (11#1) [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/fndController.v:3]
INFO: [Synth 8-6155] done synthesizing module 'upCounter_hw' (12#1) [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/sources_1/new/upCounter_hw.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.977 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1107.977 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/upCounter_hw_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/upCounter_hw_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1157.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.125 ; gain = 49.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.125 ; gain = 49.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.125 ; gain = 49.148
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'upCounter_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          upCounter_STOP |                              001 |                               00
           upCounter_RUN |                              010 |                               01
         upCounter_CLEAR |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'upCounter_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1157.125 ; gain = 49.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1157.125 ; gain = 49.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1163.727 ; gain = 55.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1183.930 ; gain = 75.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1202.008 ; gain = 94.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.824 ; gain = 109.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.824 ; gain = 109.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.824 ; gain = 109.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.824 ; gain = 109.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.824 ; gain = 109.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.824 ; gain = 109.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    34|
|3     |LUT1   |     6|
|4     |LUT2   |   101|
|5     |LUT3   |    38|
|6     |LUT4   |    50|
|7     |LUT5   |    33|
|8     |LUT6   |    70|
|9     |FDCE   |    60|
|10    |FDPE   |     1|
|11    |FDRE   |    21|
|12    |IBUF   |     4|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.824 ; gain = 109.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1217.824 ; gain = 60.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.824 ; gain = 109.848
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1229.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1229.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1229.828 ; gain = 121.852
INFO: [Common 17-1381] The checkpoint 'D:/ish/verilog/vivadoWS/240514_upCounter_hw/240514_upCounter_hw.runs/synth_1/upCounter_hw.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file upCounter_hw_utilization_synth.rpt -pb upCounter_hw_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 14 19:32:45 2024...
