[rs]
name = xCat, initSystem 19,1,0,0

[log]
file_name = xCat.log

log_to_stdout = 0
log_to_logfile = 0

info_type_packet = 0
info_type_device = 0
info_type_tcam = 0
info_type_memory = 1

filter_dev4_port_group3 = 0

filter_thread_cpu_application = 0
filter_thread_cpu_isr = 0
filter_thread_pp_aging_daemon = 0
filter_thread_pp_pipe_processing_daemon = 0
filter_thread_pp_pipe_sdma_queue_daemon = 0
filter_thread_pp_pipe_oam_keep_alive_daemon = 0


[fatal_error_file]
file_name = xCat_error.txt

[system]
devices_number = 2

device_type0 = xCat_24_and_4
registers0 = X:\simulation\chip_simulation\simulation\registerFiles\xCat\xcatA1.registers_default_val.txt
;;
;; additional xcat registers setting  (used to override defaults)
;;
registers0_01 = X:\simulation\chip_simulation\simulation\registerFiles\xCat\Registers_xCat_A1_additional_def_val.txt
dev0_int_line = 4
dev0_to_cpu_fcs_bytes_add = 0
dev0_calc_fcs_enable = 1
; PEX BAR 0x80000000
dev0_hw_id = 2147483648

;; RGMII interface of xCat's internal CPU
device_type1 = nic
dev1_to_slan_fcs_bytes_add = 1


;; Dragonite definitions
[dragonite]
dragonite_int_line = 54

[ports_map]
dev0_port0   = slan00
dev0_port8   = slan01
dev0_port18  = slan02
dev0_port23  = slan03
;; check the 'stack ports'
dev0_port26  = slan04
dev0_port27  = slan05

;; connection of xCat's internal CPU RGMII interface and CPU port of switch
dev0_port63 = slanCpu
dev1_port0  = slanCpu

