INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc32i
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sopc_tb
