#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb  9 20:29:46 2021
# Process ID: 17464
# Current directory: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9244 C:\Users\Lauri\Desktop\Spring2021\4304VHDL\Labs\mux_Nx1\mux_Nx1.xpr
# Log file: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/vivado.log
# Journal file: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1 - Copy' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Nexys-A7-100T-Master.xdc', nor could it be found using path 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Nexys-A7-100T-Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1108.383 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Nexys-A7-100T-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Nexys-A7-100T-Master.xdc
add_files -fileset constrs_1 -norecurse C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Nexys-A7-100T-Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Feb  9 20:37:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Feb  9 20:38:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1378.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2025.953 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2025.953 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2025.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2153.207 ; gain = 1044.824
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Tue Feb  9 20:40:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.runs/synth_1/runme.log
[Tue Feb  9 20:40:51 2021] Launched impl_1...
Run output will be captured here: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Feb  9 20:43:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.runs/impl_1/runme.log
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  9 20:44:28 2021...
