<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: cpu/o3/dyn_inst.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>cpu/o3/dyn_inst.hh</h1><a href="o3_2dyn__inst_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2010 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span>
<a name="l00004"></a>00004 <span class="comment"> * All rights reserved</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00007"></a>00007 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00008"></a>00008 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00009"></a>00009 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00010"></a>00010 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00011"></a>00011 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00012"></a>00012 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00013"></a>00013 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> * Copyright (c) 2004-2006 The Regents of The University of Michigan</span>
<a name="l00016"></a>00016 <span class="comment"> * All rights reserved.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00019"></a>00019 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00020"></a>00020 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00021"></a>00021 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00022"></a>00022 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00023"></a>00023 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00024"></a>00024 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00025"></a>00025 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00026"></a>00026 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00027"></a>00027 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00030"></a>00030 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00032"></a>00032 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00033"></a>00033 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00034"></a>00034 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00035"></a>00035 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00036"></a>00036 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00037"></a>00037 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00038"></a>00038 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00039"></a>00039 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00040"></a>00040 <span class="comment"> *</span>
<a name="l00041"></a>00041 <span class="comment"> * Authors: Kevin Lim</span>
<a name="l00042"></a>00042 <span class="comment"> */</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef __CPU_O3_DYN_INST_HH__</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define __CPU_O3_DYN_INST_HH__</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;arch/isa_traits.hh&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="o3_2cpu_8hh.html">cpu/o3/cpu.hh</a>&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="isa__specific_8hh.html">cpu/o3/isa_specific.hh</a>&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="base__dyn__inst_8hh.html">cpu/base_dyn_inst.hh</a>&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;<a class="code" href="inst__seq_8hh.html">cpu/inst_seq.hh</a>&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span>
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <span class="keyword">class </span><a class="code" href="classPacket.html">Packet</a>;
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 <span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;
<a name="l00058"></a><a class="code" href="classBaseO3DynInst.html">00058</a> <span class="keyword">class </span><a class="code" href="classBaseO3DynInst.html">BaseO3DynInst</a> : <span class="keyword">public</span> <a class="code" href="classBaseDynInst.html">BaseDynInst</a>&lt;Impl&gt;
<a name="l00059"></a>00059 {
<a name="l00060"></a>00060   <span class="keyword">public</span>:
<a name="l00062"></a><a class="code" href="classBaseO3DynInst.html#a44622cf06940413482836cb62931ac3f">00062</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::O3CPU <a class="code" href="classBaseO3DynInst.html#a44622cf06940413482836cb62931ac3f">O3CPU</a>;
<a name="l00063"></a>00063 
<a name="l00065"></a><a class="code" href="classBaseO3DynInst.html#a4617f528417b8f55f809ae0988284c9b">00065</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">TheISA::MachInst</a> <a class="code" href="classBaseO3DynInst.html#a4617f528417b8f55f809ae0988284c9b">MachInst</a>;
<a name="l00067"></a><a class="code" href="classBaseO3DynInst.html#a5605d4fc727eae9e595325c90c0ec108">00067</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#aec686c38e40c7f794f1435591c15c275">TheISA::ExtMachInst</a> <a class="code" href="classBaseO3DynInst.html#a5605d4fc727eae9e595325c90c0ec108">ExtMachInst</a>;
<a name="l00069"></a><a class="code" href="classBaseO3DynInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">00069</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">TheISA::RegIndex</a> <a class="code" href="classBaseO3DynInst.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a>;
<a name="l00071"></a><a class="code" href="classBaseO3DynInst.html#a1355cb78d031430d4d70eb5080267604">00071</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a0e080577527fb3e9685399f75b5caf15">TheISA::IntReg</a>   <a class="code" href="classBaseO3DynInst.html#a1355cb78d031430d4d70eb5080267604">IntReg</a>;
<a name="l00072"></a><a class="code" href="classBaseO3DynInst.html#a75484259f1855aabc8d74c6eb1cfe186">00072</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a06fae4f187c7c94b8b0046dd6802be48">TheISA::FloatReg</a> <a class="code" href="classBaseO3DynInst.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a>;
<a name="l00073"></a><a class="code" href="classBaseO3DynInst.html#aab5eeae86499f9bfe15ef79360eccc64">00073</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a6905e424d12491fe126e1a22a9c8d655">TheISA::FloatRegBits</a> <a class="code" href="classBaseO3DynInst.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a>;
<a name="l00074"></a>00074 <span class="preprocessor">#ifdef ISA_HAS_CC_REGS</span>
<a name="l00075"></a><a class="code" href="classBaseO3DynInst.html#a0c9de550a32808e6a25b54b6c791d5ab">00075</a> <span class="preprocessor"></span>    <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a5834599c0196ce4accda8049e7320621">TheISA::CCReg</a>   <a class="code" href="classBaseO3DynInst.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a>;
<a name="l00076"></a>00076 <span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>
<a name="l00078"></a><a class="code" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">00078</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">TheISA::MiscReg</a>  <a class="code" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a>;
<a name="l00079"></a>00079 
<a name="l00080"></a>00080     <span class="keyword">enum</span> {
<a name="l00081"></a><a class="code" href="classBaseO3DynInst.html#a4caf8d8f829279fba122163d961608a4a17b78fe104e3bf28fca535a040514084">00081</a>         <a class="code" href="classBaseO3DynInst.html#a4caf8d8f829279fba122163d961608a4a17b78fe104e3bf28fca535a040514084">MaxInstSrcRegs</a> = <a class="code" href="namespaceArmISA.html#a520799fb7436e81cf66cbad7b420b833">TheISA::MaxInstSrcRegs</a>,        <span class="comment">//&lt; Max source regs</span>
<a name="l00082"></a><a class="code" href="classBaseO3DynInst.html#a4caf8d8f829279fba122163d961608a4a6a2e9b17a83d01eb4ee6bbdd739be9eb">00082</a>         <a class="code" href="classBaseO3DynInst.html#a4caf8d8f829279fba122163d961608a4a6a2e9b17a83d01eb4ee6bbdd739be9eb" title="Max source regs.">MaxInstDestRegs</a> = TheISA::MaxInstDestRegs       <span class="comment">//&lt; Max dest regs</span>
<a name="l00083"></a>00083     };
<a name="l00084"></a>00084 
<a name="l00085"></a>00085   <span class="keyword">public</span>:
<a name="l00087"></a>00087     <a class="code" href="classBaseO3DynInst.html#ace637dac5d0a5a8fb37bac3c5bcb2839">BaseO3DynInst</a>(<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classBaseDynInst.html#a239d33ed2aa6ba1b897533642aa107a2">macroop</a>,
<a name="l00088"></a>00088                   <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> <a class="code" href="classBaseDynInst.html#ad3585c83b0eac985107aa5a86e43e1b4">pc</a>, <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> <a class="code" href="classBaseDynInst.html#aebd0b135745958ac2bdfe9deeeb60d9f">predPC</a>,
<a name="l00089"></a>00089                   <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> seq_num, <a class="code" href="classBaseO3DynInst.html#a44622cf06940413482836cb62931ac3f">O3CPU</a> *<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>);
<a name="l00090"></a>00090 
<a name="l00092"></a>00092     <a class="code" href="classBaseO3DynInst.html#ace637dac5d0a5a8fb37bac3c5bcb2839">BaseO3DynInst</a>(<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> _staticInst, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> _macroop);
<a name="l00093"></a>00093 
<a name="l00094"></a>00094     <a class="code" href="classBaseO3DynInst.html#a67df2d50125950a5dfd6d291df59ddc3">~BaseO3DynInst</a>();
<a name="l00095"></a>00095 
<a name="l00097"></a>00097     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseO3DynInst.html#a1a8de76be7ad0985553c5bae9f26a55b">execute</a>();
<a name="l00098"></a>00098 
<a name="l00100"></a>00100     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseO3DynInst.html#af8310f8618e710a06b0c2cbface6ac72">initiateAcc</a>();
<a name="l00101"></a>00101 
<a name="l00103"></a>00103     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseO3DynInst.html#ae3a7c08c75c0a49df5adfb7d43996e12">completeAcc</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);
<a name="l00104"></a>00104 
<a name="l00105"></a>00105   <span class="keyword">private</span>:
<a name="l00107"></a>00107     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a1b19937d8cca25bf52a51ae7de67ea94">initVars</a>();
<a name="l00108"></a>00108 
<a name="l00109"></a>00109   <span class="keyword">protected</span>:
<a name="l00111"></a><a class="code" href="classBaseO3DynInst.html#a337a2257f9bbbe5447a9d37b5f90745f">00111</a>     <a class="code" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> <a class="code" href="classBaseO3DynInst.html#a337a2257f9bbbe5447a9d37b5f90745f">_destMiscRegVal</a>[<a class="code" href="namespaceAlphaISA.html#a47db6c8581feb5d9094784b480156f0b">TheISA::MaxMiscDestRegs</a>];
<a name="l00112"></a>00112 
<a name="l00117"></a><a class="code" href="classBaseO3DynInst.html#acb44bcca662946d56b308535bf3a53e8">00117</a>     <span class="keywordtype">short</span> <a class="code" href="classBaseO3DynInst.html#acb44bcca662946d56b308535bf3a53e8">_destMiscRegIdx</a>[<a class="code" href="namespaceAlphaISA.html#a47db6c8581feb5d9094784b480156f0b">TheISA::MaxMiscDestRegs</a>];
<a name="l00118"></a>00118 
<a name="l00120"></a><a class="code" href="classBaseO3DynInst.html#a38e35288fa007817d30cbd80ceb43400">00120</a>     uint8_t <a class="code" href="classBaseO3DynInst.html#a38e35288fa007817d30cbd80ceb43400">_numDestMiscRegs</a>;
<a name="l00121"></a>00121 
<a name="l00122"></a>00122 
<a name="l00123"></a>00123   <span class="keyword">public</span>:
<a name="l00124"></a>00124 <span class="preprocessor">#if TRACING_ON</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126     <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> fetchTick;          <span class="comment">// instruction fetch is completed.</span>
<a name="l00127"></a>00127     int32_t decodeTick;  <span class="comment">// instruction enters decode phase</span>
<a name="l00128"></a>00128     int32_t renameTick;  <span class="comment">// instruction enters rename phase</span>
<a name="l00129"></a>00129     int32_t dispatchTick;
<a name="l00130"></a>00130     int32_t issueTick;
<a name="l00131"></a>00131     int32_t completeTick;
<a name="l00132"></a>00132     int32_t commitTick;
<a name="l00133"></a>00133     int32_t storeTick;
<a name="l00134"></a>00134 <span class="preprocessor">#endif</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00139"></a><a class="code" href="classBaseO3DynInst.html#a5a8c6c487e8da143d26188258b04f1cc">00139</a>     <a class="code" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> <a class="code" href="classBaseO3DynInst.html#a5a8c6c487e8da143d26188258b04f1cc">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00140"></a>00140     {
<a name="l00141"></a>00141         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readMiscReg(misc_reg, this-&gt;<a class="code" href="classBaseDynInst.html#a892bd80aa2abe0b9cbfdf510d2111772">threadNumber</a>);
<a name="l00142"></a>00142     }
<a name="l00143"></a>00143 
<a name="l00147"></a><a class="code" href="classBaseO3DynInst.html#a1877dde4f3eb17a8b7d33ea40176c148">00147</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a1877dde4f3eb17a8b7d33ea40176c148">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00148"></a>00148     {
<a name="l00155"></a>00155         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> idx = 0; idx &lt; <a class="code" href="classBaseO3DynInst.html#a38e35288fa007817d30cbd80ceb43400">_numDestMiscRegs</a>; idx++) {
<a name="l00156"></a>00156             <span class="keywordflow">if</span> (<a class="code" href="classBaseO3DynInst.html#acb44bcca662946d56b308535bf3a53e8">_destMiscRegIdx</a>[idx] == misc_reg) {
<a name="l00157"></a>00157                <a class="code" href="classBaseO3DynInst.html#a337a2257f9bbbe5447a9d37b5f90745f">_destMiscRegVal</a>[idx] = val;
<a name="l00158"></a>00158                <span class="keywordflow">return</span>;
<a name="l00159"></a>00159             }
<a name="l00160"></a>00160         }
<a name="l00161"></a>00161 
<a name="l00162"></a>00162         assert(_numDestMiscRegs &lt; <a class="code" href="namespaceAlphaISA.html#a47db6c8581feb5d9094784b480156f0b">TheISA::MaxMiscDestRegs</a>);
<a name="l00163"></a>00163         <a class="code" href="classBaseO3DynInst.html#acb44bcca662946d56b308535bf3a53e8">_destMiscRegIdx</a>[_numDestMiscRegs] = misc_reg;
<a name="l00164"></a>00164         <a class="code" href="classBaseO3DynInst.html#a337a2257f9bbbe5447a9d37b5f90745f">_destMiscRegVal</a>[_numDestMiscRegs] = val;
<a name="l00165"></a>00165         _numDestMiscRegs++;
<a name="l00166"></a>00166     }
<a name="l00167"></a>00167 
<a name="l00171"></a><a class="code" href="classBaseO3DynInst.html#a8819b43df521f472deabd5db35f896e7">00171</a>     <a class="code" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">TheISA::MiscReg</a> <a class="code" href="classBaseO3DynInst.html#a8819b43df521f472deabd5db35f896e7">readMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00172"></a>00172     {
<a name="l00173"></a>00173         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readMiscReg(
<a name="l00174"></a>00174                 si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">TheISA::Misc_Reg_Base</a>,
<a name="l00175"></a>00175                 this-&gt;<a class="code" href="classBaseDynInst.html#a892bd80aa2abe0b9cbfdf510d2111772">threadNumber</a>);
<a name="l00176"></a>00176     }
<a name="l00177"></a>00177 
<a name="l00181"></a><a class="code" href="classBaseO3DynInst.html#a6cfad8f780bab7feb893941cb0d46160">00181</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a6cfad8f780bab7feb893941cb0d46160">setMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx,
<a name="l00182"></a>00182                                      <span class="keyword">const</span> <a class="code" href="classBaseO3DynInst.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00183"></a>00183     {
<a name="l00184"></a>00184         <span class="keywordtype">int</span> misc_reg = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">TheISA::Misc_Reg_Base</a>;
<a name="l00185"></a>00185         <a class="code" href="classBaseO3DynInst.html#a1877dde4f3eb17a8b7d33ea40176c148">setMiscReg</a>(misc_reg, val);
<a name="l00186"></a>00186     }
<a name="l00187"></a>00187 
<a name="l00189"></a><a class="code" href="classBaseO3DynInst.html#a56cd11ccc7171772c548bcb4b959ef61">00189</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a56cd11ccc7171772c548bcb4b959ef61">updateMiscRegs</a>()
<a name="l00190"></a>00190     {
<a name="l00191"></a>00191         <span class="comment">// @todo: Pretty convoluted way to avoid squashing from happening when</span>
<a name="l00192"></a>00192         <span class="comment">// using the TC during an instruction&apos;s execution (specifically for</span>
<a name="l00193"></a>00193         <span class="comment">// instructions that have side-effects that use the TC).  Fix this.</span>
<a name="l00194"></a>00194         <span class="comment">// See cpu/o3/dyn_inst_impl.hh.</span>
<a name="l00195"></a>00195         <span class="keywordtype">bool</span> no_squash_from_TC = this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC;
<a name="l00196"></a>00196         this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC = <span class="keyword">true</span>;
<a name="l00197"></a>00197 
<a name="l00198"></a>00198         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="classBaseO3DynInst.html#a38e35288fa007817d30cbd80ceb43400">_numDestMiscRegs</a>; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++)
<a name="l00199"></a>00199             this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;setMiscReg(
<a name="l00200"></a>00200                 <a class="code" href="classBaseO3DynInst.html#acb44bcca662946d56b308535bf3a53e8">_destMiscRegIdx</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>], <a class="code" href="classBaseO3DynInst.html#a337a2257f9bbbe5447a9d37b5f90745f">_destMiscRegVal</a>[i], this-&gt;threadNumber);
<a name="l00201"></a>00201 
<a name="l00202"></a>00202         this-&gt;<a class="code" href="classBaseDynInst.html#a56eb59d7a0af96e35683462934d6d13e">thread</a>-&gt;noSquashFromTC = no_squash_from_TC;
<a name="l00203"></a>00203     }
<a name="l00204"></a>00204 
<a name="l00205"></a><a class="code" href="classBaseO3DynInst.html#ac07a6c1a7a4d279a8b360729e0777208">00205</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#ac07a6c1a7a4d279a8b360729e0777208">forwardOldRegs</a>()
<a name="l00206"></a>00206     {
<a name="l00207"></a>00207 
<a name="l00208"></a>00208         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> idx = 0; idx &lt; this-&gt;<a class="code" href="classBaseDynInst.html#ab7e23352b3d45a982dfeb799030f87d0">numDestRegs</a>(); idx++) {
<a name="l00209"></a>00209             <a class="code" href="o3_2comm_8hh.html#a5ec29599c4bc29a3054c451674969e7b">PhysRegIndex</a> prev_phys_reg = this-&gt;<a class="code" href="classBaseDynInst.html#a0e34129e87398c9ff1f764e577b7b79f">prevDestRegIdx</a>(idx);
<a name="l00210"></a>00210             <a class="code" href="namespaceAlphaISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">TheISA::RegIndex</a> original_dest_reg =
<a name="l00211"></a>00211                 this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;destRegIdx(idx);
<a name="l00212"></a>00212             <span class="keywordflow">switch</span> (<a class="code" href="reg__class_8hh.html#a275a232e420c9ac198b7f942c885ecf8">regIdxToClass</a>(original_dest_reg)) {
<a name="l00213"></a>00213               <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c" title="Integer register.">IntRegClass</a>:
<a name="l00214"></a>00214                 this-&gt;<a class="code" href="classBaseO3DynInst.html#a654e99f2be7cd298378462ce9651bb44">setIntRegOperand</a>(this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a07f851191ad3a7c5c1598ef14f710f96" title="Directly access the pointer itself without taking a reference.">get</a>(), idx,
<a name="l00215"></a>00215                                        this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readIntReg(prev_phys_reg));
<a name="l00216"></a>00216                 <span class="keywordflow">break</span>;
<a name="l00217"></a>00217               <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e" title="Floating-point register.">FloatRegClass</a>:
<a name="l00218"></a>00218                 this-&gt;<a class="code" href="classBaseO3DynInst.html#a80a516966713c873cf964af7538dbd37">setFloatRegOperandBits</a>(this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a07f851191ad3a7c5c1598ef14f710f96" title="Directly access the pointer itself without taking a reference.">get</a>(), idx,
<a name="l00219"></a>00219                                              this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readFloatRegBits(prev_phys_reg));
<a name="l00220"></a>00220                 <span class="keywordflow">break</span>;
<a name="l00221"></a>00221               <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2" title="Condition-code register.">CCRegClass</a>:
<a name="l00222"></a>00222                 this-&gt;<a class="code" href="classBaseO3DynInst.html#afeb2b876cf6b29215cf9d6d56ba8863b">setCCRegOperand</a>(this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a07f851191ad3a7c5c1598ef14f710f96" title="Directly access the pointer itself without taking a reference.">get</a>(), idx,
<a name="l00223"></a>00223                                       this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readCCReg(prev_phys_reg));
<a name="l00224"></a>00224                 <span class="keywordflow">break</span>;
<a name="l00225"></a>00225               <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39" title="Control (misc) register.">MiscRegClass</a>:
<a name="l00226"></a>00226                 <span class="comment">// no need to forward misc reg values</span>
<a name="l00227"></a>00227                 <span class="keywordflow">break</span>;
<a name="l00228"></a>00228             }
<a name="l00229"></a>00229         }
<a name="l00230"></a>00230     }
<a name="l00232"></a>00232     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseO3DynInst.html#a5f42e07ae335dff417664e91518c7f1e">hwrei</a>();
<a name="l00234"></a>00234     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#ac74f75adb89c94e4387498067f5567ff">trap</a>(<a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseDynInst.html#a68714ceb74c60ea7ef5dec335bb6c5d7">fault</a>);
<a name="l00235"></a>00235     <span class="keywordtype">bool</span> <a class="code" href="classBaseO3DynInst.html#a461205960be9d52e9beda48a77e9c600">simPalCheck</a>(<span class="keywordtype">int</span> palFunc);
<a name="l00236"></a>00236 
<a name="l00238"></a>00238     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a36e0b96120fcbbc2ee8699158f7be5c2">syscall</a>(int64_t callnum);
<a name="l00239"></a>00239 
<a name="l00240"></a>00240   <span class="keyword">public</span>:
<a name="l00241"></a>00241 
<a name="l00242"></a>00242     <span class="comment">// The register accessor methods provide the index of the</span>
<a name="l00243"></a>00243     <span class="comment">// instruction&apos;s operand (e.g., 0 or 1), not the architectural</span>
<a name="l00244"></a>00244     <span class="comment">// register index, to simplify the implementation of register</span>
<a name="l00245"></a>00245     <span class="comment">// renaming.  We find the architectural register index by indexing</span>
<a name="l00246"></a>00246     <span class="comment">// into the instruction&apos;s own operand index table.  Note that a</span>
<a name="l00247"></a>00247     <span class="comment">// raw pointer to the StaticInst is provided instead of a</span>
<a name="l00248"></a>00248     <span class="comment">// ref-counted StaticInstPtr to redice overhead.  This is fine as</span>
<a name="l00249"></a>00249     <span class="comment">// long as these methods don&apos;t copy the pointer into any long-term</span>
<a name="l00250"></a>00250     <span class="comment">// storage (which is pretty hard to imagine they would have reason</span>
<a name="l00251"></a>00251     <span class="comment">// to do).</span>
<a name="l00252"></a>00252 
<a name="l00253"></a><a class="code" href="classBaseO3DynInst.html#a9e7b0a4d5373c48902425c9456b19e7e">00253</a>     uint64_t <a class="code" href="classBaseO3DynInst.html#a9e7b0a4d5373c48902425c9456b19e7e">readIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00254"></a>00254     {
<a name="l00255"></a>00255         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readIntReg(this-&gt;<a class="code" href="classBaseDynInst.html#a648b3ab7be47d79ef8eb06b5f5238e92">_srcRegIdx</a>[idx]);
<a name="l00256"></a>00256     }
<a name="l00257"></a>00257 
<a name="l00258"></a><a class="code" href="classBaseO3DynInst.html#a717c88c8c56d79c9ed554ba5992bd8c3">00258</a>     <a class="code" href="classBaseO3DynInst.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> <a class="code" href="classBaseO3DynInst.html#a717c88c8c56d79c9ed554ba5992bd8c3">readFloatRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00259"></a>00259     {
<a name="l00260"></a>00260         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readFloatReg(this-&gt;<a class="code" href="classBaseDynInst.html#a648b3ab7be47d79ef8eb06b5f5238e92">_srcRegIdx</a>[idx]);
<a name="l00261"></a>00261     }
<a name="l00262"></a>00262 
<a name="l00263"></a><a class="code" href="classBaseO3DynInst.html#a39d93624e4481f4a210f2c46ea6b15b0">00263</a>     <a class="code" href="classBaseO3DynInst.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> <a class="code" href="classBaseO3DynInst.html#a39d93624e4481f4a210f2c46ea6b15b0">readFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00264"></a>00264     {
<a name="l00265"></a>00265         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readFloatRegBits(this-&gt;<a class="code" href="classBaseDynInst.html#a648b3ab7be47d79ef8eb06b5f5238e92">_srcRegIdx</a>[idx]);
<a name="l00266"></a>00266     }
<a name="l00267"></a>00267 
<a name="l00268"></a><a class="code" href="classBaseO3DynInst.html#a25532f176443f0ec538a3b833c55f4a0">00268</a>     uint64_t <a class="code" href="classBaseO3DynInst.html#a25532f176443f0ec538a3b833c55f4a0">readCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00269"></a>00269     {
<a name="l00270"></a>00270         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;readCCReg(this-&gt;<a class="code" href="classBaseDynInst.html#a648b3ab7be47d79ef8eb06b5f5238e92">_srcRegIdx</a>[idx]);
<a name="l00271"></a>00271     }
<a name="l00272"></a>00272 
<a name="l00276"></a><a class="code" href="classBaseO3DynInst.html#a654e99f2be7cd298378462ce9651bb44">00276</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a654e99f2be7cd298378462ce9651bb44">setIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx, uint64_t <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00277"></a>00277     {
<a name="l00278"></a>00278         this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;setIntReg(this-&gt;<a class="code" href="classBaseDynInst.html#a1536987a8d6f8490fc850b9cc95a9eb9">_destRegIdx</a>[idx], val);
<a name="l00279"></a>00279         <a class="code" href="classBaseO3DynInst.html#a654e99f2be7cd298378462ce9651bb44">BaseDynInst&lt;Impl&gt;::setIntRegOperand</a>(si, idx, val);
<a name="l00280"></a>00280     }
<a name="l00281"></a>00281 
<a name="l00282"></a><a class="code" href="classBaseO3DynInst.html#addc8b4b6511725bf8ff48bd09ef22892">00282</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#addc8b4b6511725bf8ff48bd09ef22892">setFloatRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="classBaseO3DynInst.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00283"></a>00283     {
<a name="l00284"></a>00284         this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;setFloatReg(this-&gt;<a class="code" href="classBaseDynInst.html#a1536987a8d6f8490fc850b9cc95a9eb9">_destRegIdx</a>[idx], val);
<a name="l00285"></a>00285         <a class="code" href="classBaseO3DynInst.html#addc8b4b6511725bf8ff48bd09ef22892">BaseDynInst&lt;Impl&gt;::setFloatRegOperand</a>(si, idx, val);
<a name="l00286"></a>00286     }
<a name="l00287"></a>00287 
<a name="l00288"></a><a class="code" href="classBaseO3DynInst.html#a80a516966713c873cf964af7538dbd37">00288</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a80a516966713c873cf964af7538dbd37">setFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx,
<a name="l00289"></a>00289                                 <a class="code" href="classBaseO3DynInst.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00290"></a>00290     {
<a name="l00291"></a>00291         this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;setFloatRegBits(this-&gt;<a class="code" href="classBaseDynInst.html#a1536987a8d6f8490fc850b9cc95a9eb9">_destRegIdx</a>[idx], val);
<a name="l00292"></a>00292         <a class="code" href="classBaseO3DynInst.html#a80a516966713c873cf964af7538dbd37">BaseDynInst&lt;Impl&gt;::setFloatRegOperandBits</a>(si, idx, val);
<a name="l00293"></a>00293     }
<a name="l00294"></a>00294 
<a name="l00295"></a><a class="code" href="classBaseO3DynInst.html#afeb2b876cf6b29215cf9d6d56ba8863b">00295</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#afeb2b876cf6b29215cf9d6d56ba8863b">setCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#aadcb0bf111dd32fa1c01c2b82f83c3c3">si</a>, <span class="keywordtype">int</span> idx, uint64_t <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00296"></a>00296     {
<a name="l00297"></a>00297         this-&gt;<a class="code" href="classBaseDynInst.html#af0927cfb92eca43bfa3bfd5ce19af308">cpu</a>-&gt;setCCReg(this-&gt;<a class="code" href="classBaseDynInst.html#a1536987a8d6f8490fc850b9cc95a9eb9">_destRegIdx</a>[idx], val);
<a name="l00298"></a>00298         <a class="code" href="classBaseO3DynInst.html#afeb2b876cf6b29215cf9d6d56ba8863b">BaseDynInst&lt;Impl&gt;::setCCRegOperand</a>(si, idx, val);
<a name="l00299"></a>00299     }
<a name="l00300"></a>00300 
<a name="l00301"></a>00301 <span class="preprocessor">#if THE_ISA == MIPS_ISA</span>
<a name="l00302"></a><a class="code" href="classBaseO3DynInst.html#a77cf978e7a92e33083fcc62cb7ead74d">00302</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="classBaseO3DynInst.html#a77cf978e7a92e33083fcc62cb7ead74d">readRegOtherThread</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00303"></a>00303     {
<a name="l00304"></a>00304         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MIPS MT not defined for O3 CPU.\n&quot;</span>);
<a name="l00305"></a>00305         <span class="keywordflow">return</span> 0;
<a name="l00306"></a>00306     }
<a name="l00307"></a>00307 
<a name="l00308"></a><a class="code" href="classBaseO3DynInst.html#af05ac53fdafd8a612ca89f90b0c12910">00308</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#af05ac53fdafd8a612ca89f90b0c12910">setRegOtherThread</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">TheISA::MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00309"></a>00309     {
<a name="l00310"></a>00310         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MIPS MT not defined for O3 CPU.\n&quot;</span>);
<a name="l00311"></a>00311     }
<a name="l00312"></a>00312 <span class="preprocessor">#endif</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span>
<a name="l00314"></a>00314   <span class="keyword">public</span>:
<a name="l00319"></a><a class="code" href="classBaseO3DynInst.html#a1a338741bddb2eb956bda5a4188949cf">00319</a>     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseO3DynInst.html#a1a338741bddb2eb956bda5a4188949cf">calcEA</a>()
<a name="l00320"></a>00320     {
<a name="l00321"></a>00321         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;eaCompInst()-&gt;execute(<span class="keyword">this</span>, this-&gt;<a class="code" href="classBaseDynInst.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>);
<a name="l00322"></a>00322     }
<a name="l00323"></a>00323 
<a name="l00328"></a><a class="code" href="classBaseO3DynInst.html#a59a68ea55d45f5f193a5f0396b79e036">00328</a>     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseO3DynInst.html#a59a68ea55d45f5f193a5f0396b79e036">memAccess</a>()
<a name="l00329"></a>00329     {
<a name="l00330"></a>00330         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a6799d48af805bf0bd72441e882589a6a">staticInst</a>-&gt;memAccInst()-&gt;execute(<span class="keyword">this</span>, this-&gt;<a class="code" href="classBaseDynInst.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a>);
<a name="l00331"></a>00331     }
<a name="l00332"></a>00332 };
<a name="l00333"></a>00333 
<a name="l00334"></a>00334 <span class="preprocessor">#endif // __CPU_O3_ALPHA_DYN_INST_HH__</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
