;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ 32, 9
	CMP @121, 103
	ADD <-30, 9
	ADD 0, 332
	SPL @0, @12
	SLT <-30, 23
	ADD 0, 332
	SPL 2, <404
	JMN 2, @0
	SUB @127, 106
	SUB 22, 0
	JMN @7, #201
	JMN 2, @0
	ADD #260, 10
	SLT -6, <120
	ADD #260, 10
	SPL <621, -103
	SPL <621, -103
	ADD <-30, 3
	JMZ 32, 9
	ADD <-30, 3
	CMP -207, <-120
	DJN 0, <332
	SUB @721, <113
	ADD <-30, 9
	SUB @721, <113
	SUB #1, 0
	MOV -1, <-20
	SUB 2, <0
	ADD 210, @33
	DJN @-21, @-20
	ADD 0, 332
	ADD 0, 332
	MOV -1, <-20
	ADD 0, 332
	ADD 0, 332
	ADD 210, @33
	DJN 0, <332
	MOV -1, <-20
	SPL 0, <332
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	ADD #270, <1
	ADD #270, <1
