LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux_4_to_1 IS
	PORT( SW 	: IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
			LEDR  : OUT STD_LOGIC_VECTOR (9 DOWNTO 0));
END ENTITY;

ARCHITECTURE Behavior OF mux_4_to_1 IS
	COMPONENT mux
		PORT( x0, x1, x2, x3 : IN   STD_LOGIC;
				sel				: IN   STD_LOGIC_VECTOR (1 DOWNTO 0);
				y					: OUT  STD_LOGIC );
	END COMPONENT;
	
BEGIN
	U : mux PORT MAP ( SW (0), SW(1), SW(2), SW(3),
							 SW (5 DOWNTO 4),
							 LEDR (0));
END ARCHITECTURE;

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux IS
	PORT( x0, x1, x2, x3 : IN  STD_LOGIC;
			sel				: IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
			y					: OUT STD_LOGIC );
END ENTITY;

ARCHITECTURE with_WHEN OF mux IS

BEGIN
	y <=  x0 WHEN sel = "00" ELSE
			x1 WHEN sel = "01" ELSE
			x2 WHEN sel = "10" ELSE
			x3;
END ARCHITECTURE;