-- This file is part of ariadne.
--
-- ariadne is free software: you can redistribute it and/or modify it under
-- the terms of the GNU General Public License as published by the Free Software
-- Foundation, either version 3 of the License, or (at your option) any later
-- version.
--
-- ariadne is distributed in the hope that it will be useful, but WITHOUT ANY
-- WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A
-- PARTICULAR PURPOSE. See the GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License along with
-- ariadne. If not, see <https://www.gnu.org/licenses/>.

hierarchy test
{
  a_1 : a;
  b_1 : b;
};

info test
{
  port op_clk   : out std_logic;
  port op_reset : out std_logic;
  port op_pin   : out std_logic;

  signal s_clk_i : boolean;
  signal s_clk_i_0 : boolean;

  xrf s_pin : a_1/ip_pin, b_1/op_pin;
};

info a
{
  from : a_ent.vhd;
};

info b
{
  from : b_ent.vhd;
};
