m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/modeltech64_10.7/examples
T_opt
!s110 1660487117
V7`m5K7`>V0MYOf6m8ACFE3
04 6 4 work ex_cnt fast 0
=1-88a4c299047a-62f905cc-8b-7ad0
Z1 o-quiet -auto_acc_if_foreign -work work
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.7;67
R0
T_opt1
!s110 1660487209
V@BDXR>WiC[FE2T?I^m2io1
04 3 4 work top fast 0
=1-88a4c299047a-62f90628-3c1-9558
R1
R2
n@_opt1
R3
R0
T_opt2
!s110 1660487960
Vc3XYzi]JejU7WR19Fao9z0
04 6 4 work tb_top fast 0
=1-88a4c299047a-62f90918-1f9-1ef8
o-quiet -auto_acc_if_foreign -work work +acc
R2
n@_opt2
R3
vex_cnt
Z4 !s110 1660487925
!i10b 1
!s100 I?EY[_b?ODbkeeo]Jk6JM0
IY@`iLJTB_RO^Q228@F5^j1
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dD:/Zynq/FPGA/verilog/programmer/test2/test2
w1660295339
8D:/Zynq/FPGA/verilog/programmer/test2/ex_cnt.v
FD:/Zynq/FPGA/verilog/programmer/test2/ex_cnt.v
L0 1
Z7 OL;L;10.7;67
r1
!s85 0
31
Z8 !s108 1660487925.000000
!s107 D:/Zynq/FPGA/verilog/programmer/test2/ex_cnt.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Zynq/FPGA/verilog/programmer/test2/ex_cnt.v|
!i113 0
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_top
R4
!i10b 1
!s100 C^V[ozZR6Ohm=F0aL<BDc3
IV;kXH8hjobH]]`Te2K``72
R5
R6
w1660487921
8D:/Zynq/FPGA/verilog/programmer/test2/tb_top.v
FD:/Zynq/FPGA/verilog/programmer/test2/tb_top.v
L0 6
R7
r1
!s85 0
31
R8
!s107 D:/Zynq/FPGA/verilog/programmer/test2/tb_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Zynq/FPGA/verilog/programmer/test2/tb_top.v|
!i113 0
R9
R2
vtop
R4
!i10b 1
!s100 ooN:fEYBWHZX^0EBZ1QAG1
Ig8co9jO:Ac[:GYYh5QT>Z3
R5
R6
w1660295338
8D:/Zynq/FPGA/verilog/programmer/test2/top.v
FD:/Zynq/FPGA/verilog/programmer/test2/top.v
L0 1
R7
r1
!s85 0
31
R8
!s107 D:/Zynq/FPGA/verilog/programmer/test2/top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Zynq/FPGA/verilog/programmer/test2/top.v|
!i113 0
R9
R2
