# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:04 on Oct 29,2025
# vlog -reportprogress 300 arr1.sv 
# -- Compiling module top
# ** Error: arr1.sv(4): Loop variables are required to be declared.
# ** Error: arr1.sv(4): (vlog-2730) Undefined variable: 'i'.
# ** Error: arr1.sv(6): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# End time: 22:30:04 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog arr1.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:29 on Oct 29,2025
# vlog -reportprogress 300 arr1.sv 
# -- Compiling module top
# ** Error: (vlog-13069) arr1.sv(4): near "int": syntax error, unexpected "SystemVerilog keyword 'int'".
# ** Error: arr1.sv(6): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# End time: 22:30:29 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog arr1.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:29 on Oct 29,2025
# vlog -reportprogress 300 arr1.sv 
# -- Compiling module top
# ** Error: arr1.sv(6): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
# End time: 22:33:29 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog arr1.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:58 on Oct 29,2025
# vlog -reportprogress 300 arr1.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:33:58 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 22:33:58 on Oct 29,2025
# Loading sv_std.std
# Loading work.top
# 17 20 18 13 15 19 13 20 16 13
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:18 on Oct 29,2025
# vlog -reportprogress 300 arr1.sv 
# -- Compiling module top
# ** Error: arr1.sv(4): Loop variables are required to be declared.
# ** Error: arr1.sv(4): (vlog-2730) Undefined variable: 'i'.
# End time: 22:34:18 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog arr1.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:36 on Oct 29,2025
# vlog -reportprogress 300 arr1.sv 
# -- Compiling module top
# ** Error: (vlog-13069) arr1.sv(4): near "int": syntax error, unexpected "SystemVerilog keyword 'int'".
# End time: 22:34:36 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog arr1.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:50 on Oct 29,2025
# vlog -reportprogress 300 arr1.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:34:50 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:34:55 on Oct 29,2025, Elapsed time: 0:00:57
# Errors: 9, Warnings: 0
# vsim top 
# Start time: 22:34:55 on Oct 29,2025
# Loading sv_std.std
# Loading work.top
# 17 20 18 13 15 19 13 20 16 13
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:54 on Oct 29,2025
# vlog -reportprogress 300 arr1.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:35:54 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:35:55 on Oct 29,2025, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 22:35:55 on Oct 29,2025
# Loading sv_std.std
# Loading work.top
# '{17, 20, 18, 13, 15, 19, 13, 20, 16, 13}
# '{17, 20, 18, 13, 15, 100, 13, 20, 16, 13}
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:02 on Oct 29,2025
# vlog -reportprogress 300 arr1.sv 
# -- Compiling module top
# ** Error: arr1.sv(8): Field/method name (delete) not in 'arr'
# ** Error: arr1.sv(8): Field/method name (delete) not in 'arr'
# End time: 22:38:02 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog arr1.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:13 on Oct 29,2025
# vlog -reportprogress 300 arr1.sv 
# -- Compiling module top
# ** Error: arr1.sv(8): Field/method name (delete) not in 'arr'
# End time: 22:39:13 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog arr1.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:32 on Oct 29,2025
# vlog -reportprogress 300 arr1.sv 
# -- Compiling module top
# ** Error: arr1.sv(9): Field/method name (delete) not in 'arr'
# End time: 22:44:32 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog arr1.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:56 on Oct 29,2025
# vlog -reportprogress 300 arr1.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:44:56 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:44:57 on Oct 29,2025, Elapsed time: 0:09:02
# Errors: 13, Warnings: 0
# vsim top 
# Start time: 22:44:57 on Oct 29,2025
# Loading sv_std.std
# Loading work.top
# Random Array:- '{17, 20, 18, 13, 15, 19, 13, 20, 16, 13}
# 100 added at 5th index:- '{17, 20, 18, 13, 15, 100, 13, 20, 16, 13}
# Value deleted at 5th index:- '{}
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:08 on Oct 29,2025
# vlog -reportprogress 300 arr1.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:49:08 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:49:09 on Oct 29,2025, Elapsed time: 0:04:12
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 22:49:09 on Oct 29,2025
# Loading sv_std.std
# Loading work.top
# Random Array:- '{17, 20, 18, 13, 15, 19, 13, 20, 16, 13}
# 100 added at 5th index:- '{17, 20, 18, 13, 15, 100, 13, 20, 16, 13}
# Value deleted at 5th index:- '{17, 20, 18, 13, 15, 13, 20, 16, 13, 0}
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:38 on Oct 29,2025
# vlog -reportprogress 300 rev_arr.sv 
# -- Compiling module top
# ** Error: rev_arr.sv(5): Field/method name (size) not in 'arr1'
# ** Error: rev_arr.sv(5): Field/method name (size) not in 'arr1'
# End time: 23:04:38 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog rev_arr.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:52 on Oct 29,2025
# vlog -reportprogress 300 rev_arr.sv 
# -- Compiling module top
# ** Error: rev_arr.sv(5): Field/method name (size) not in 'arr1'
# ** Error: rev_arr.sv(5): Field/method name (size) not in 'arr1'
# End time: 23:06:52 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog rev_arr.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:46 on Oct 29,2025
# vlog -reportprogress 300 rev_arr.sv 
# -- Compiling module top
# ** Error: rev_arr.sv(5): Field/method name (size) not in 'arr1'
# ** Error: rev_arr.sv(5): Field/method name (size) not in 'arr1'
# End time: 23:08:46 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog rev_arr.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:19 on Oct 29,2025
# vlog -reportprogress 300 rev_arr.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:10:19 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:10:21 on Oct 29,2025, Elapsed time: 0:21:12
# Errors: 15, Warnings: 0
# vsim top 
# Start time: 23:10:21 on Oct 29,2025
# Loading sv_std.std
# Loading work.top
# Original Array:- 11 24 54 852 74 45 51 44 71 25
# Reversd Array:- 25 71 44 51 45 74 852 54 24 11
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:28 on Oct 29,2025
# vlog -reportprogress 300 rev_arr.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:16:28 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:16:29 on Oct 29,2025, Elapsed time: 0:06:08
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 23:16:29 on Oct 29,2025
# Loading sv_std.std
# Loading work.top
# ----------------------------------------
# --------> Using Another String -------->
# Original Array:- 11 24 54 852 74 45 51 44 71 25
# Reversd Array:- 25 71 44 51 45 74 852 54 24 11
# ----------------------------------------
# ----------------------------------------
# ----> Without Using Another String ---->
# Original Array:- 25 71 44 51 45 74 852 54 24 11
# Reversd Array:- 25 71 44 51 45 74 852 54 24 11
# ----------------------------------------
do run.do.
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:34 on Oct 29,2025
# vlog -reportprogress 300 rev_arr.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:19:34 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:19:36 on Oct 29,2025, Elapsed time: 0:03:07
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 23:19:36 on Oct 29,2025
# Loading sv_std.std
# Loading work.top
# ----------------------------------------
# --------> Using Another String -------->
# Original Array:- 11 24 54 852 74 45 51 44 71 25
# Reversd Array:- 25 71 44 51 45 74 852 54 24 11
# ----------------------------------------
# Original Array:- 11 24 54 852 74 45 51 44 71 25
# ----------------------------------------
# ----> Without Using Another String ---->
# Original Array:- 25 71 44 51 45 74 852 54 24 11
# Reversd Array:- 25 71 44 51 45 74 852 54 24 11
# ----------------------------------------
do run.do.
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:20 on Oct 29,2025
# vlog -reportprogress 300 rev_arr.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:20:20 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:20:23 on Oct 29,2025, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 23:20:23 on Oct 29,2025
# Loading sv_std.std
# Loading work.top
# ----------------------------------------
# --------> Using Another String -------->
# Original Array:- 11 24 54 852 74 45 51 44 71 25
# Reversd Array:- 25 71 44 51 45 74 852 54 24 11
# ----------------------------------------
# ----------------------------------------
# ----> Without Using Another String ---->
# Original Array:- 11 24 54 852 74 45 51 44 71 25
# Reversd Array:- 25 71 44 51 45 74 852 54 24 11
# ----------------------------------------
do run.do.
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:04 on Oct 29,2025
# vlog -reportprogress 300 rev_arr.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:21:04 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:21:05 on Oct 29,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 23:21:05 on Oct 29,2025
# Loading sv_std.std
# Loading work.top
# ----------------------------------------
# ------------> Using Another String ------------>
# Original Array:- 11 24 54 852 74 45 51 44 71 25
# Reversd Array:- 25 71 44 51 45 74 852 54 24 11
# ----------------------------------------
# ----------------------------------------
# ----> Without Using Another String ---->
# Original Array:- 11 24 54 852 74 45 51 44 71 25
# Reversd Array:- 25 71 44 51 45 74 852 54 24 11
# ----------------------------------------
do run.do.
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:37 on Oct 29,2025
# vlog -reportprogress 300 rev_arr.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:22:37 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:22:38 on Oct 29,2025, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 23:22:38 on Oct 29,2025
# Loading sv_std.std
# Loading work.top
# ------------------------------------------------
# ------------> Using Another String ------------>
# Original Array:- 11 24 54 852 74 45 51 44 71 25
# Reversd Array:- 25 71 44 51 45 74 852 54 24 11
# ------------------------------------------------
# ------------------------------------------------
# --------> Without Using Another String -------->
# Original Array:- 11 24 54 852 74 45 51 44 71 25
# Reversd Array:- 25 71 44 51 45 74 852 54 24 11
# ------------------------------------------------
# End time: 23:24:20 on Oct 29,2025, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
