{
  "sha": "236ab0c60c9cedecd4fc23b526a588ee25636c13",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6MjM2YWIwYzYwYzljZWRlY2Q0ZmMyM2I1MjZhNTg4ZWUyNTYzNmMxMw==",
  "commit": {
    "author": {
      "name": "Barnaby Wilks",
      "email": "barnaby.wilks@arm.com",
      "date": "2019-07-22T12:18:27Z"
    },
    "committer": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2019-07-22T12:18:27Z"
    },
    "message": "This patch addresses the change in the June Armv8.1-M Mainline specification, that marks certain MVE instructions as no longer UNPREDICTABLE when a source operand is the same as a destination operand for a 32-bit element size.\n\nThe instructions that this change apply to are:\n\n  VQDMLADH, VQRDMLADH, VQDMLSDH, VQRDMLSDH\n\nThe updated documentation is here: https://static.docs.arm.com/ddi0553/bh/DDI0553B_h_armv8m_arm.pdf\n\nFixed this by removing the check for this warning from GAS as well as opcodes.\n\nAdded testcases to test that the warning is not generated for the instructions that have a 32-bit element size\nand the same source and destination operand. Also fixed tests that would previously check for this warning.\n\ngas\t* config/tc-arm.c (do_mve_vqdmladh): Remove check for UNPREDICTABLE.\n\t* testsuite/gas/arm/mve-vqdmladh-bad.l: Remove tests.\n\t* testsuite/gas/arm/mve-vqdmladh-bad.s: Remove tests.\n\t* testsuite/gas/arm/mve-vqdmladh.d: New tests.\n\t* testsuite/gas/arm/mve-vqdmladh.s: New tests.\n\t* testsuite/gas/arm/mve-vqdmlsdh-bad.l: Remove tests.\n\t* testsuite/gas/arm/mve-vqdmlsdh-bad.s: Remove tests.\n\t* testsuite/gas/arm/mve-vqdmlsdh.d: New tests.\n\t* testsuite/gas/arm/mve-vqdmlsdh.s: New tests.\n\nopcodes\t* arm-dis.c (is_mve_unpredictable): Stop marking some MVE\n\tinstructions as UNPREDICTABLE.",
    "tree": {
      "sha": "ca2cdfce2d4daa32dcc3f4e46df6aacbe43f9f81",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/ca2cdfce2d4daa32dcc3f4e46df6aacbe43f9f81"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/236ab0c60c9cedecd4fc23b526a588ee25636c13",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/236ab0c60c9cedecd4fc23b526a588ee25636c13",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/236ab0c60c9cedecd4fc23b526a588ee25636c13",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/236ab0c60c9cedecd4fc23b526a588ee25636c13/comments",
  "author": null,
  "committer": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "a8e9d2471806ef86ff7aec43164a6fe347efba3b",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/a8e9d2471806ef86ff7aec43164a6fe347efba3b",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/a8e9d2471806ef86ff7aec43164a6fe347efba3b"
    }
  ],
  "stats": {
    "total": 277,
    "additions": 136,
    "deletions": 141
  },
  "files": [
    {
      "sha": "002fca39adf4fc76365b9a388c2ed508192a76e6",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=236ab0c60c9cedecd4fc23b526a588ee25636c13",
      "patch": "@@ -1,3 +1,15 @@\n+2019-07-22  Barnaby Wilks  <barnaby.wilks@arm.com>\n+\n+\t* config/tc-arm.c (do_mve_vqdmladh): Remove check for UNPREDICTABLE.\n+\t* testsuite/gas/arm/mve-vqdmladh-bad.l: Remove tests.\n+\t* testsuite/gas/arm/mve-vqdmladh-bad.s: Remove tests.\n+\t* testsuite/gas/arm/mve-vqdmladh.d: New tests.\n+\t* testsuite/gas/arm/mve-vqdmladh.s: New tests.\n+\t* testsuite/gas/arm/mve-vqdmlsdh-bad.l: Remove tests.\n+\t* testsuite/gas/arm/mve-vqdmlsdh-bad.s: Remove tests.\n+\t* testsuite/gas/arm/mve-vqdmlsdh.d: New tests.\n+\t* testsuite/gas/arm/mve-vqdmlsdh.s: New tests.\n+\n 2019-07-19  H.J. Lu  <hongjiu.lu@intel.com>\n \n \t* testsuite/gas/i386/noextreg.d: Pass -O0 to assembler."
    },
    {
      "sha": "aa082a60c73a3b0f71781e95763f47950d4314e9",
      "filename": "gas/config/tc-arm.c",
      "status": "modified",
      "additions": 0,
      "deletions": 5,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/config/tc-arm.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/config/tc-arm.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-arm.c?ref=236ab0c60c9cedecd4fc23b526a588ee25636c13",
      "patch": "@@ -17922,11 +17922,6 @@ do_mve_vqdmladh (void)\n   else\n     inst.pred_insn_type = MVE_OUTSIDE_PRED_INSN;\n \n-  if (et.size == 32\n-      && (inst.operands[0].reg == inst.operands[1].reg\n-\t  || inst.operands[0].reg == inst.operands[2].reg))\n-    as_tsktsk (BAD_MVE_SRCDEST);\n-\n   mve_encode_qqq (0, et.size);\n }\n "
    },
    {
      "sha": "1f55d2684b6fb8d449d0d3a22618faa45dce6d7d",
      "filename": "gas/testsuite/gas/arm/mve-vqdmladh-bad.l",
      "status": "modified",
      "additions": 50,
      "deletions": 58,
      "changes": 108,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmladh-bad.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmladh-bad.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmladh-bad.l?ref=236ab0c60c9cedecd4fc23b526a588ee25636c13",
      "patch": "@@ -1,61 +1,53 @@\n [^:]*: Assembler messages:\n [^:]*:10: Error: bad type in SIMD instruction -- `vqdmladh.u32 q0,q1,q2'\n [^:]*:11: Error: bad type in SIMD instruction -- `vqdmladh.s64 q0,q1,q2'\n-[^:]*:12: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:13: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:14: Error: bad type in SIMD instruction -- `vqdmladhx.u32 q0,q1,q2'\n-[^:]*:15: Error: bad type in SIMD instruction -- `vqdmladhx.s64 q0,q1,q2'\n-[^:]*:16: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:17: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:18: Error: bad type in SIMD instruction -- `vqrdmladh.u32 q0,q1,q2'\n-[^:]*:19: Error: bad type in SIMD instruction -- `vqrdmladh.s64 q0,q1,q2'\n-[^:]*:20: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:21: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:22: Error: bad type in SIMD instruction -- `vqrdmladhx.u32 q0,q1,q2'\n-[^:]*:23: Error: bad type in SIMD instruction -- `vqrdmladhx.s64 q0,q1,q2'\n-[^:]*:24: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:25: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:31: Error: syntax error -- `vqdmladheq.s32 q0,q1,q2'\n-[^:]*:32: Error: syntax error -- `vqdmladheq.s32 q0,q1,q2'\n-[^:]*:34: Error: syntax error -- `vqdmladheq.s32 q0,q1,q2'\n-[^:]*:35: Error: vector predicated instruction should be in VPT/VPST block -- `vqdmladht.s32 q0,q1,q2'\n-[^:]*:37: Error: instruction missing MVE vector predication code -- `vqdmladh.s32 q0,q1,q2'\n-[^:]*:39: Error: syntax error -- `vqdmladhxeq.s32 q0,q1,q2'\n-[^:]*:40: Error: syntax error -- `vqdmladhxeq.s32 q0,q1,q2'\n-[^:]*:42: Error: syntax error -- `vqdmladhxeq.s32 q0,q1,q2'\n-[^:]*:43: Error: vector predicated instruction should be in VPT/VPST block -- `vqdmladhxt.s32 q0,q1,q2'\n-[^:]*:45: Error: instruction missing MVE vector predication code -- `vqdmladhx.s32 q0,q1,q2'\n-[^:]*:47: Error: syntax error -- `vqrdmladheq.s32 q0,q1,q2'\n-[^:]*:48: Error: syntax error -- `vqrdmladheq.s32 q0,q1,q2'\n-[^:]*:50: Error: syntax error -- `vqrdmladheq.s32 q0,q1,q2'\n-[^:]*:51: Error: vector predicated instruction should be in VPT/VPST block -- `vqrdmladht.s32 q0,q1,q2'\n-[^:]*:53: Error: instruction missing MVE vector predication code -- `vqrdmladh.s32 q0,q1,q2'\n-[^:]*:55: Error: syntax error -- `vqrdmladhxeq.s32 q0,q1,q2'\n-[^:]*:56: Error: syntax error -- `vqrdmladhxeq.s32 q0,q1,q2'\n-[^:]*:58: Error: syntax error -- `vqrdmladhxeq.s32 q0,q1,q2'\n-[^:]*:59: Error: vector predicated instruction should be in VPT/VPST block -- `vqrdmladhxt.s32 q0,q1,q2'\n-[^:]*:61: Error: instruction missing MVE vector predication code -- `vqrdmladhx.s32 q0,q1,q2'\n+[^:]*:12: Error: bad type in SIMD instruction -- `vqdmladhx.u32 q0,q1,q2'\n+[^:]*:13: Error: bad type in SIMD instruction -- `vqdmladhx.s64 q0,q1,q2'\n+[^:]*:14: Error: bad type in SIMD instruction -- `vqrdmladh.u32 q0,q1,q2'\n+[^:]*:15: Error: bad type in SIMD instruction -- `vqrdmladh.s64 q0,q1,q2'\n+[^:]*:16: Error: bad type in SIMD instruction -- `vqrdmladhx.u32 q0,q1,q2'\n+[^:]*:17: Error: bad type in SIMD instruction -- `vqrdmladhx.s64 q0,q1,q2'\n+[^:]*:18: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:18: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:18: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:18: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:18: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:18: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:19: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:19: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:19: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:19: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:19: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:19: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:20: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:20: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:20: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:20: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:20: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:20: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:21: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:21: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:21: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:21: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:21: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:21: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:23: Error: syntax error -- `vqdmladheq.s32 q0,q1,q2'\n+[^:]*:24: Error: syntax error -- `vqdmladheq.s32 q0,q1,q2'\n+[^:]*:26: Error: syntax error -- `vqdmladheq.s32 q0,q1,q2'\n+[^:]*:27: Error: vector predicated instruction should be in VPT/VPST block -- `vqdmladht.s32 q0,q1,q2'\n+[^:]*:29: Error: instruction missing MVE vector predication code -- `vqdmladh.s32 q0,q1,q2'\n+[^:]*:31: Error: syntax error -- `vqdmladhxeq.s32 q0,q1,q2'\n+[^:]*:32: Error: syntax error -- `vqdmladhxeq.s32 q0,q1,q2'\n+[^:]*:34: Error: syntax error -- `vqdmladhxeq.s32 q0,q1,q2'\n+[^:]*:35: Error: vector predicated instruction should be in VPT/VPST block -- `vqdmladhxt.s32 q0,q1,q2'\n+[^:]*:37: Error: instruction missing MVE vector predication code -- `vqdmladhx.s32 q0,q1,q2'\n+[^:]*:39: Error: syntax error -- `vqrdmladheq.s32 q0,q1,q2'\n+[^:]*:40: Error: syntax error -- `vqrdmladheq.s32 q0,q1,q2'\n+[^:]*:42: Error: syntax error -- `vqrdmladheq.s32 q0,q1,q2'\n+[^:]*:43: Error: vector predicated instruction should be in VPT/VPST block -- `vqrdmladht.s32 q0,q1,q2'\n+[^:]*:45: Error: instruction missing MVE vector predication code -- `vqrdmladh.s32 q0,q1,q2'\n+[^:]*:47: Error: syntax error -- `vqrdmladhxeq.s32 q0,q1,q2'\n+[^:]*:48: Error: syntax error -- `vqrdmladhxeq.s32 q0,q1,q2'\n+[^:]*:50: Error: syntax error -- `vqrdmladhxeq.s32 q0,q1,q2'\n+[^:]*:51: Error: vector predicated instruction should be in VPT/VPST block -- `vqrdmladhxt.s32 q0,q1,q2'\n+[^:]*:53: Error: instruction missing MVE vector predication code -- `vqrdmladhx.s32 q0,q1,q2'"
    },
    {
      "sha": "1466b8c7c5674486297e8a8a7d36c028d8b91ac4",
      "filename": "gas/testsuite/gas/arm/mve-vqdmladh-bad.s",
      "status": "modified",
      "additions": 0,
      "deletions": 8,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmladh-bad.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmladh-bad.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmladh-bad.s?ref=236ab0c60c9cedecd4fc23b526a588ee25636c13",
      "patch": "@@ -9,20 +9,12 @@ it \\cond\n .thumb\n vqdmladh.u32 q0, q1, q2\n vqdmladh.s64 q0, q1, q2\n-vqdmladh.s32 q0, q0, q2\n-vqdmladh.s32 q0, q1, q0\n vqdmladhx.u32 q0, q1, q2\n vqdmladhx.s64 q0, q1, q2\n-vqdmladhx.s32 q0, q0, q2\n-vqdmladhx.s32 q0, q1, q0\n vqrdmladh.u32 q0, q1, q2\n vqrdmladh.s64 q0, q1, q2\n-vqrdmladh.s32 q0, q0, q2\n-vqrdmladh.s32 q0, q1, q0\n vqrdmladhx.u32 q0, q1, q2\n vqrdmladhx.s64 q0, q1, q2\n-vqrdmladhx.s32 q0, q0, q2\n-vqrdmladhx.s32 q0, q1, q0\n cond vqdmladh\n cond vqdmladhx\n cond vqrdmladh"
    },
    {
      "sha": "3e4739f8da30b40ebd68dd752dfc6c5442d337df",
      "filename": "gas/testsuite/gas/arm/mve-vqdmladh.d",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmladh.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmladh.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmladh.d?ref=236ab0c60c9cedecd4fc23b526a588ee25636c13",
      "patch": "@@ -1399,3 +1399,9 @@ Disassembly of section .text:\n [^>]*> ee22 0e05 \tvqrdmladhe.s32\tq0, q1, q2\n [^>]*> ee12 1e05 \tvqrdmladhxt.s16\tq0, q1, q2\n [^>]*> ee12 1e05 \tvqrdmladhxe.s16\tq0, q1, q2\n+[^>]*> ee20 0e00 \tvqdmladh.s32\tq0, q0, q0\n+[^>]*> ee20 0e01 \tvqrdmladh.s32\tq0, q0, q0\n+[^>]*> ee20 0e02 \tvqdmladh.s32\tq0, q0, q1\n+[^>]*> ee22 2e05 \tvqrdmladh.s32\tq1, q1, q2\n+[^>]*> ee26 4e04 \tvqdmladh.s32\tq2, q3, q2\n+[^>]*> ee28 6e07 \tvqrdmladh.s32\tq3, q4, q3"
    },
    {
      "sha": "67a5b8d36eaa8da5bfab455ddd103fdcfdd56d7c",
      "filename": "gas/testsuite/gas/arm/mve-vqdmladh.s",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmladh.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmladh.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmladh.s?ref=236ab0c60c9cedecd4fc23b526a588ee25636c13",
      "patch": "@@ -73,3 +73,9 @@ vqrdmladht.s32 q0, q1, q2\n vqrdmladhe.s32 q0, q1, q2\n vqrdmladhxt.s16 q0, q1, q2\n vqrdmladhxe.s16 q0, q1, q2\n+vqdmladh.s32 q0, q0, q0\n+vqrdmladh.s32 q0, q0, q0\n+vqdmladh.s32 q0, q0, q1\n+vqrdmladh.s32 q1, q1, q2\n+vqdmladh.s32 q2, q3, q2\n+vqrdmladh.s32 q3, q4, q3"
    },
    {
      "sha": "88c116b3d408822e7a2deff4151ffce95fd837e6",
      "filename": "gas/testsuite/gas/arm/mve-vqdmlsdh-bad.l",
      "status": "modified",
      "additions": 50,
      "deletions": 58,
      "changes": 108,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.l?ref=236ab0c60c9cedecd4fc23b526a588ee25636c13",
      "patch": "@@ -1,61 +1,53 @@\n [^:]*: Assembler messages:\n [^:]*:10: Error: bad type in SIMD instruction -- `vqdmlsdh.u32 q0,q1,q2'\n [^:]*:11: Error: bad type in SIMD instruction -- `vqdmlsdh.s64 q0,q1,q2'\n-[^:]*:12: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:13: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:14: Error: bad type in SIMD instruction -- `vqdmlsdhx.u32 q0,q1,q2'\n-[^:]*:15: Error: bad type in SIMD instruction -- `vqdmlsdhx.s64 q0,q1,q2'\n-[^:]*:16: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:17: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:18: Error: bad type in SIMD instruction -- `vqrdmlsdh.u32 q0,q1,q2'\n-[^:]*:19: Error: bad type in SIMD instruction -- `vqrdmlsdh.s64 q0,q1,q2'\n-[^:]*:20: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:21: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:22: Error: bad type in SIMD instruction -- `vqrdmlsdhx.u32 q0,q1,q2'\n-[^:]*:23: Error: bad type in SIMD instruction -- `vqrdmlsdhx.s64 q0,q1,q2'\n-[^:]*:24: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:25: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n-[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n-[^:]*:31: Error: syntax error -- `vqdmlsdheq.s32 q0,q1,q2'\n-[^:]*:32: Error: syntax error -- `vqdmlsdheq.s32 q0,q1,q2'\n-[^:]*:34: Error: syntax error -- `vqdmlsdheq.s32 q0,q1,q2'\n-[^:]*:35: Error: vector predicated instruction should be in VPT/VPST block -- `vqdmlsdht.s32 q0,q1,q2'\n-[^:]*:37: Error: instruction missing MVE vector predication code -- `vqdmlsdh.s32 q0,q1,q2'\n-[^:]*:39: Error: syntax error -- `vqdmlsdhxeq.s32 q0,q1,q2'\n-[^:]*:40: Error: syntax error -- `vqdmlsdhxeq.s32 q0,q1,q2'\n-[^:]*:42: Error: syntax error -- `vqdmlsdhxeq.s32 q0,q1,q2'\n-[^:]*:43: Error: vector predicated instruction should be in VPT/VPST block -- `vqdmlsdhxt.s32 q0,q1,q2'\n-[^:]*:45: Error: instruction missing MVE vector predication code -- `vqdmlsdhx.s32 q0,q1,q2'\n-[^:]*:47: Error: syntax error -- `vqrdmlsdheq.s32 q0,q1,q2'\n-[^:]*:48: Error: syntax error -- `vqrdmlsdheq.s32 q0,q1,q2'\n-[^:]*:50: Error: syntax error -- `vqrdmlsdheq.s32 q0,q1,q2'\n-[^:]*:51: Error: vector predicated instruction should be in VPT/VPST block -- `vqrdmlsdht.s32 q0,q1,q2'\n-[^:]*:53: Error: instruction missing MVE vector predication code -- `vqrdmlsdh.s32 q0,q1,q2'\n-[^:]*:55: Error: syntax error -- `vqrdmlsdhxeq.s32 q0,q1,q2'\n-[^:]*:56: Error: syntax error -- `vqrdmlsdhxeq.s32 q0,q1,q2'\n-[^:]*:58: Error: syntax error -- `vqrdmlsdhxeq.s32 q0,q1,q2'\n-[^:]*:59: Error: vector predicated instruction should be in VPT/VPST block -- `vqrdmlsdhxt.s32 q0,q1,q2'\n-[^:]*:61: Error: instruction missing MVE vector predication code -- `vqrdmlsdhx.s32 q0,q1,q2'\n+[^:]*:12: Error: bad type in SIMD instruction -- `vqdmlsdhx.u32 q0,q1,q2'\n+[^:]*:13: Error: bad type in SIMD instruction -- `vqdmlsdhx.s64 q0,q1,q2'\n+[^:]*:14: Error: bad type in SIMD instruction -- `vqrdmlsdh.u32 q0,q1,q2'\n+[^:]*:15: Error: bad type in SIMD instruction -- `vqrdmlsdh.s64 q0,q1,q2'\n+[^:]*:16: Error: bad type in SIMD instruction -- `vqrdmlsdhx.u32 q0,q1,q2'\n+[^:]*:17: Error: bad type in SIMD instruction -- `vqrdmlsdhx.s64 q0,q1,q2'\n+[^:]*:18: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:18: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:18: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:18: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:18: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:18: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:19: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:19: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:19: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:19: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:19: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:19: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:20: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:20: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:20: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:20: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:20: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:20: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:21: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:21: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:21: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:21: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:21: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:21: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:23: Error: syntax error -- `vqdmlsdheq.s32 q0,q1,q2'\n+[^:]*:24: Error: syntax error -- `vqdmlsdheq.s32 q0,q1,q2'\n+[^:]*:26: Error: syntax error -- `vqdmlsdheq.s32 q0,q1,q2'\n+[^:]*:27: Error: vector predicated instruction should be in VPT/VPST block -- `vqdmlsdht.s32 q0,q1,q2'\n+[^:]*:29: Error: instruction missing MVE vector predication code -- `vqdmlsdh.s32 q0,q1,q2'\n+[^:]*:31: Error: syntax error -- `vqdmlsdhxeq.s32 q0,q1,q2'\n+[^:]*:32: Error: syntax error -- `vqdmlsdhxeq.s32 q0,q1,q2'\n+[^:]*:34: Error: syntax error -- `vqdmlsdhxeq.s32 q0,q1,q2'\n+[^:]*:35: Error: vector predicated instruction should be in VPT/VPST block -- `vqdmlsdhxt.s32 q0,q1,q2'\n+[^:]*:37: Error: instruction missing MVE vector predication code -- `vqdmlsdhx.s32 q0,q1,q2'\n+[^:]*:39: Error: syntax error -- `vqrdmlsdheq.s32 q0,q1,q2'\n+[^:]*:40: Error: syntax error -- `vqrdmlsdheq.s32 q0,q1,q2'\n+[^:]*:42: Error: syntax error -- `vqrdmlsdheq.s32 q0,q1,q2'\n+[^:]*:43: Error: vector predicated instruction should be in VPT/VPST block -- `vqrdmlsdht.s32 q0,q1,q2'\n+[^:]*:45: Error: instruction missing MVE vector predication code -- `vqrdmlsdh.s32 q0,q1,q2'\n+[^:]*:47: Error: syntax error -- `vqrdmlsdhxeq.s32 q0,q1,q2'\n+[^:]*:48: Error: syntax error -- `vqrdmlsdhxeq.s32 q0,q1,q2'\n+[^:]*:50: Error: syntax error -- `vqrdmlsdhxeq.s32 q0,q1,q2'\n+[^:]*:51: Error: vector predicated instruction should be in VPT/VPST block -- `vqrdmlsdhxt.s32 q0,q1,q2'\n+[^:]*:53: Error: instruction missing MVE vector predication code -- `vqrdmlsdhx.s32 q0,q1,q2'"
    },
    {
      "sha": "e458e5540ce2c6eec86a728a844f6aafeaeba9dd",
      "filename": "gas/testsuite/gas/arm/mve-vqdmlsdh-bad.s",
      "status": "modified",
      "additions": 0,
      "deletions": 8,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.s?ref=236ab0c60c9cedecd4fc23b526a588ee25636c13",
      "patch": "@@ -9,20 +9,12 @@ it \\cond\n .thumb\n vqdmlsdh.u32 q0, q1, q2\n vqdmlsdh.s64 q0, q1, q2\n-vqdmlsdh.s32 q0, q0, q2\n-vqdmlsdh.s32 q0, q1, q0\n vqdmlsdhx.u32 q0, q1, q2\n vqdmlsdhx.s64 q0, q1, q2\n-vqdmlsdhx.s32 q0, q0, q2\n-vqdmlsdhx.s32 q0, q1, q0\n vqrdmlsdh.u32 q0, q1, q2\n vqrdmlsdh.s64 q0, q1, q2\n-vqrdmlsdh.s32 q0, q0, q2\n-vqrdmlsdh.s32 q0, q1, q0\n vqrdmlsdhx.u32 q0, q1, q2\n vqrdmlsdhx.s64 q0, q1, q2\n-vqrdmlsdhx.s32 q0, q0, q2\n-vqrdmlsdhx.s32 q0, q1, q0\n cond vqdmlsdh\n cond vqdmlsdhx\n cond vqrdmlsdh"
    },
    {
      "sha": "6b464fb4b0758641b1c77a43d4f6736d9e8b6a12",
      "filename": "gas/testsuite/gas/arm/mve-vqdmlsdh.d",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmlsdh.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmlsdh.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmlsdh.d?ref=236ab0c60c9cedecd4fc23b526a588ee25636c13",
      "patch": "@@ -1399,3 +1399,9 @@ Disassembly of section .text:\n [^>]*> fe22 0e05 \tvqrdmlsdhe.s32\tq0, q1, q2\n [^>]*> fe12 1e05 \tvqrdmlsdhxt.s16\tq0, q1, q2\n [^>]*> fe12 1e05 \tvqrdmlsdhxe.s16\tq0, q1, q2\n+[^>]*> fe20 0e00 \tvqdmlsdh.s32\tq0, q0, q0\n+[^>]*> fe20 0e01 \tvqrdmlsdh.s32\tq0, q0, q0\n+[^>]*> fe22 2e04 \tvqdmlsdh.s32\tq1, q1, q2\n+[^>]*> fe24 4e07 \tvqrdmlsdh.s32\tq2, q2, q3\n+[^>]*> fe28 6e06 \tvqdmlsdh.s32\tq3, q4, q3\n+[^>]*> fe2a 8e09 \tvqrdmlsdh.s32\tq4, q5, q4"
    },
    {
      "sha": "3ff6888a79533fbf84b792974ea71c56eb2167b8",
      "filename": "gas/testsuite/gas/arm/mve-vqdmlsdh.s",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmlsdh.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/236ab0c60c9cedecd4fc23b526a588ee25636c13/gas/testsuite/gas/arm/mve-vqdmlsdh.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmlsdh.s?ref=236ab0c60c9cedecd4fc23b526a588ee25636c13",
      "patch": "@@ -71,3 +71,9 @@ vqrdmlsdht.s32 q0, q1, q2\n vqrdmlsdhe.s32 q0, q1, q2\n vqrdmlsdhxt.s16 q0, q1, q2\n vqrdmlsdhxe.s16 q0, q1, q2\n+vqdmlsdh.s32 q0, q0, q0\n+vqrdmlsdh.s32 q0, q0, q0\n+vqdmlsdh.s32 q1, q1, q2\n+vqrdmlsdh.s32 q2, q2, q3\n+vqdmlsdh.s32 q3, q4, q3\n+vqrdmlsdh.s32 q4, q5, q4"
    },
    {
      "sha": "d1e6f03756d363fe289e8b5614f087d83ee0bae0",
      "filename": "opcodes/arm-dis.c",
      "status": "modified",
      "additions": 0,
      "deletions": 4,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/236ab0c60c9cedecd4fc23b526a588ee25636c13/opcodes/arm-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/236ab0c60c9cedecd4fc23b526a588ee25636c13/opcodes/arm-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/arm-dis.c?ref=236ab0c60c9cedecd4fc23b526a588ee25636c13",
      "patch": "@@ -6546,10 +6546,6 @@ is_mve_unpredictable (unsigned long given, enum mve_instructions matched_insn,\n \treturn FALSE;\n       }\n \n-    case MVE_VQRDMLADH:\n-    case MVE_VQDMLSDH:\n-    case MVE_VQRDMLSDH:\n-    case MVE_VQDMLADH:\n     case MVE_VMULL_INT:\n       {\n \tunsigned long Qd;"
    }
  ]
}