// Seed: 1709129098
module module_0 (
    input tri1 id_0
);
  specify
    (id_2 => id_3) = 1;
    (id_4 => id_5) = (id_3, 1, 1);
    if ("") (posedge id_6 => (id_7 +: id_5)) = (id_0, -1'b0, -1, 1);
  endspecify
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    output logic id_4,
    output uwire id_5,
    input tri0 id_6
);
  always id_4 <= -1;
  module_0 modCall_1 (id_3);
endmodule
