ModuleName FlipFlopCE
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 256 ,X2: 184 ,Y2: 256
Edge X1: 184 ,Y1: 224 ,X2: 184 ,Y2: 256
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 176 ,X2: 128 ,Y2: 176
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 144 ,X2: 128 ,Y2: 144
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 128 ,X2: 128 ,Y2: 128
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 240 ,Y1: 128 ,X2: 280 ,Y2: 128
End
Branches
End
End
Ports
Port Left: 48 Top: 128 ,Orientation: 0
Portname: Ce ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 48 Top: 144 ,Orientation: 0
Portname: Din ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 48 Top: 176 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 136 Top: 256 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 280 Top: 128 ,Orientation: 0
Portname: Qout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 152 Top: 120
Name: s0
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
End
Texts
End
Links
End
