
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module exp8(

	//////////// CLOCK //////////
	//input 		          		CLOCK2_50,
	//input 		          		CLOCK3_50,
	//input 		          		CLOCK4_50,
	input 		          		CLOCK_50,

	//////////// KEY //////////
	input 		     [0:0]		KEY,

	//////////// VGA //////////
	output	reg	          		VGA_BLANK_N,
	output	reg	     [7:0]		VGA_B,
	output	reg	          		VGA_CLK,
	output	reg	     [7:0]		VGA_G,
	output	reg	          		VGA_HS,
	output	reg	     [7:0]		VGA_R,
	output	reg	          		VGA_SYNC_N,
	output	reg	          		VGA_VS
);

	wire [3:0] r, g, b;

	picture pic(CLOCK_50,~KEY[0],VGA_CLK,VGA_HS,VGA_VS,VGA_BLANK_N,r,g,b);
   
	initial 
	begin
		VGA_SYNC_N = 0; //VGA 同步信号VGA_SYNC_N置零。
	end

	always @ (posedge CLOCK_50) 
	begin
      VGA_R <= {r, 4'b0};
      VGA_G <= {g, 4'b0};
      VGA_B <= {b, 4'b0};
    end
	//输出 8bit 数据的高 4 位，低 4 位置零。

endmodule
