{"vcs1":{"timestamp_begin":1699259500.063598349, "rt":0.83, "ut":0.40, "st":0.31}}
{"vcselab":{"timestamp_begin":1699259500.981424218, "rt":0.90, "ut":0.58, "st":0.26}}
{"link":{"timestamp_begin":1699259501.948585739, "rt":0.57, "ut":0.19, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699259499.230012256}
{"VCS_COMP_START_TIME": 1699259499.230012256}
{"VCS_COMP_END_TIME": 1699259502.625293715}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337996}}
{"stitch_vcselab": {"peak_mem": 222604}}
