{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 17:01:00 2015 " "Info: Processing started: Mon Nov 23 17:01:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clk_gen -c clk_gen " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clk_gen -c clk_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Info: Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/COM36/Desktop/test2/seven_seg_decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "mod_10_counter.v(24) " "Warning (10263): Verilog HDL Event Control warning at mod_10_counter.v(24): event expression contains \"\|\" or \"\|\|\"" {  } { { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 24 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_10_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mod_10_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_10_counter " "Info: Found entity 1: mod_10_counter" {  } { { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_async_reset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dff_async_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_async_reset " "Info: Found entity 1: dff_async_reset" {  } { { "dff_async_reset.v" "" { Text "C:/Users/COM36/Desktop/test2/dff_async_reset.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_25000000.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter_mod_25000000.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_25000000 " "Info: Found entity 1: counter_mod_25000000" {  } { { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "clk_gen clk_gen.v(1) " "Warning (10238): Verilog Module Declaration warning at clk_gen.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"clk_gen\"" {  } { { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Info: Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd_to_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seg " "Info: Found entity 1: bcd_to_seg" {  } { { "bcd_to_seg.v" "" { Text "C:/Users/COM36/Desktop/test2/bcd_to_seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "btn4clk clk_gen.v(1) " "Error (10161): Verilog HDL error at clk_gen.v(1): object \"btn4clk\" is not declared" {  } { { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "clk clk_gen.v(4) " "Error (10206): Verilog HDL Module Declaration error at clk_gen.v(4): top module port \"clk\" is not found in the port list" {  } { { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "btn4 clk_gen.v(6) " "Error (10206): Verilog HDL Module Declaration error at clk_gen.v(6): top module port \"btn4\" is not found in the port list" {  } { { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 6 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Error: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 23 17:01:01 2015 " "Error: Processing ended: Mon Nov 23 17:01:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
