INTSTYLE=ise
INFILE=D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\rcs2\idea_com.ncd
OUTFILE=D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\rcs2\idea_com.bit
FAMILY=Spartan3E
PART=xc3s500e-4fg320
WORKINGDIR=D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\rcs2
LICENSE=WebPack
USER_INFO=211628573_0_0_374
