/* Generated by Yosys 0.9+4052 (git sha1 5c1e6a0e, clang 7.0.1 -fPIC -Os) */

module top(clk, a, b);
  input clk;
  input a;
  output b;

  wire _unconnected_;

  DFF_X1 output_flop (
    .CK(clk),
    .D(a),
    .Q(b),
    .QN(_unconnected_)
  );

endmodule
