0.6
2019.2
Nov  6 2019
21:42:20
/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv,1580420338,systemVerilog,,,,testbench_mcu,,,,,,,,
/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv,1580105592,systemVerilog,,/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv,,branch_cond_gen,,,,,,,,
/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv,1580431216,systemVerilog,,/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv,,hazard_detector,,,,,,,,
/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv,1580105592,systemVerilog,,/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv,,immed_gen,,,,,,,,
/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv,1580433144,systemVerilog,,/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv,,otter_mcu,,,,,,,,
/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv,1580105592,systemVerilog,,/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv,,target_gen,,,,,,,,
/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv,1580105592,systemVerilog,/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv;/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv;/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv;/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv;/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv;/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv;/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv;/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv;/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv;/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv;/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv,/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv,,$unit_ArithLogicUnit_sv;OTTER_ALU,,,,,,,,
/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv,1580357898,systemVerilog,,/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv,,OTTER_CU_Decoder,,,,,,,,
/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv,1579887756,systemVerilog,,/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv,,Mult2to1;Mult4to1;Mult6to1,,,,,,,,
/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv,1579887756,systemVerilog,,/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv,,ProgCount,,,,,,,,
/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv,1580428908,systemVerilog,,/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv,,OTTER_registerFile,,,,,,,,
/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv,1580237834,systemVerilog,,/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv,,OTTER_mem_byte,,,,,,,,
