{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347307765827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347307765827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 10 16:09:25 2012 " "Processing started: Mon Sep 10 16:09:25 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347307765827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347307765827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /opt/altera/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim shift top " "Command: quartus_sh -t /opt/altera/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim shift top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347307765827 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim shift top " "Quartus(args): --rtl_sim shift top" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1 1347307765827 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "" 0 0 1347307765916 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "" 0 0 1347307765993 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "" 0 0 1347307765993 ""}
{ "Warning" "0" "" "Warning: File top_run_msim_rtl_verilog.do already exists - backing up current file as top_run_msim_rtl_verilog.do.bak" {  } {  } 0 0 "Warning: File top_run_msim_rtl_verilog.do already exists - backing up current file as top_run_msim_rtl_verilog.do.bak" 0 0 "" 0 0 1347307766006 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/user/school/emb_sys/lab_7/part_3/simulation/modelsim/top_run_msim_rtl_verilog.do" {  } { { "/home/user/school/emb_sys/lab_7/part_3/simulation/modelsim/top_run_msim_rtl_verilog.do" "0" { Text "/home/user/school/emb_sys/lab_7/part_3/simulation/modelsim/top_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/user/school/emb_sys/lab_7/part_3/simulation/modelsim/top_run_msim_rtl_verilog.do" 0 0 "" 0 0 1347307766012 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "" 0 0 1347307766012 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "" 0 0 1347307766013 ""}
