============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Fri Sep 27 13:11:50 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  4.789265s wall, 3.556823s user + 0.296402s system = 3.853225s CPU (80.5%)

RUN-1004 : used memory is 228 MB, reserved memory is 242 MB, peak memory is 228 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 495 instances.
SYN-1015 : Optimize round 1, 3304 better
SYN-1014 : Optimize round 2
SYN-1032 : 9105/2969 useful/useless nets, 8207/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 545 better
SYN-1014 : Optimize round 3
SYN-1032 : 9105/0 useful/useless nets, 8207/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.603178s wall, 3.572423s user + 0.093601s system = 3.666024s CPU (101.7%)

RUN-1004 : used memory is 199 MB, reserved memory is 198 MB, peak memory is 267 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4407
  #and                747
  #nand                 0
  #or                 538
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1513   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.644929s wall, 1.544410s user + 0.031200s system = 1.575610s CPU (95.8%)

RUN-1004 : used memory is 235 MB, reserved memory is 235 MB, peak memory is 267 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9270/2 useful/useless nets, 8375/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11742/0 useful/useless nets, 10847/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11740/0 useful/useless nets, 10845/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12588/0 useful/useless nets, 11693/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45904, tnet num: 12579, tinst num: 11668, tnode num: 86407, tedge num: 87387.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.764972s wall, 1.310408s user + 0.078001s system = 1.388409s CPU (78.7%)

RUN-1004 : used memory is 370 MB, reserved memory is 365 MB, peak memory is 370 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.76 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6835 instances into 3158 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8879/0 useful/useless nets, 7984/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3158 LUT to BLE ...
SYN-4008 : Packed 3158 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 472 SEQ (75008 nodes)...
SYN-4004 : #2: Packed 1211 SEQ (1132259 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (110229 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 284 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3158/4562 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4066  |4066  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  22.396697s wall, 15.506499s user + 0.421203s system = 15.927702s CPU (71.1%)

RUN-1004 : used memory is 320 MB, reserved memory is 314 MB, peak memory is 438 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.943733s wall, 2.808018s user + 0.093601s system = 2.901619s CPU (98.6%)

RUN-1004 : used memory is 325 MB, reserved memory is 319 MB, peak memory is 438 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.680998s wall, 1.279208s user + 0.078001s system = 1.357209s CPU (80.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 939057
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 524049, overlap = 200.75
PHY-3002 : Step(2): len = 347265, overlap = 263.25
PHY-3002 : Step(3): len = 264839, overlap = 289.75
PHY-3002 : Step(4): len = 213510, overlap = 307.5
PHY-3002 : Step(5): len = 174732, overlap = 324.5
PHY-3002 : Step(6): len = 147393, overlap = 338.75
PHY-3002 : Step(7): len = 122813, overlap = 357.5
PHY-3002 : Step(8): len = 98175.9, overlap = 375.5
PHY-3002 : Step(9): len = 90622.2, overlap = 379.25
PHY-3002 : Step(10): len = 79715, overlap = 384.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.07043e-07
PHY-3002 : Step(11): len = 78424.7, overlap = 384
PHY-3002 : Step(12): len = 79171.9, overlap = 383.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26773e-06
PHY-3002 : Step(13): len = 79817, overlap = 383.25
PHY-3002 : Step(14): len = 90588, overlap = 374.5
PHY-3002 : Step(15): len = 109525, overlap = 325.25
PHY-3002 : Step(16): len = 106208, overlap = 321.75
PHY-3002 : Step(17): len = 106073, overlap = 320.5
PHY-3002 : Step(18): len = 107287, overlap = 318.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53546e-06
PHY-3002 : Step(19): len = 106220, overlap = 315
PHY-3002 : Step(20): len = 112650, overlap = 305.25
PHY-3002 : Step(21): len = 114225, overlap = 291.5
PHY-3002 : Step(22): len = 118386, overlap = 285.75
PHY-3002 : Step(23): len = 118853, overlap = 280.75
PHY-3002 : Step(24): len = 120894, overlap = 277.5
PHY-3002 : Step(25): len = 122760, overlap = 270
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07091e-06
PHY-3002 : Step(26): len = 123114, overlap = 267.25
PHY-3002 : Step(27): len = 127367, overlap = 260
PHY-3002 : Step(28): len = 135820, overlap = 239.25
PHY-3002 : Step(29): len = 134763, overlap = 233.75
PHY-3002 : Step(30): len = 135905, overlap = 227.25
PHY-3002 : Step(31): len = 136913, overlap = 216.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.01418e-05
PHY-3002 : Step(32): len = 139282, overlap = 204.75
PHY-3002 : Step(33): len = 146655, overlap = 196.5
PHY-3002 : Step(34): len = 147180, overlap = 187.75
PHY-3002 : Step(35): len = 148502, overlap = 180.75
PHY-3002 : Step(36): len = 149475, overlap = 179
PHY-3002 : Step(37): len = 150489, overlap = 175.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.02837e-05
PHY-3002 : Step(38): len = 152987, overlap = 182.25
PHY-3002 : Step(39): len = 162409, overlap = 176
PHY-3002 : Step(40): len = 163781, overlap = 165.75
PHY-3002 : Step(41): len = 162804, overlap = 160.75
PHY-3002 : Step(42): len = 163516, overlap = 157.5
PHY-3002 : Step(43): len = 163108, overlap = 156.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002661s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.174731s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (96.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.880813s wall, 0.686404s user + 0.031200s system = 0.717605s CPU (81.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.94147e-06
PHY-3002 : Step(44): len = 164763, overlap = 169
PHY-3002 : Step(45): len = 164533, overlap = 169.75
PHY-3002 : Step(46): len = 163041, overlap = 171.75
PHY-3002 : Step(47): len = 160355, overlap = 166.25
PHY-3002 : Step(48): len = 156781, overlap = 176.5
PHY-3002 : Step(49): len = 152505, overlap = 177.25
PHY-3002 : Step(50): len = 147035, overlap = 194
PHY-3002 : Step(51): len = 143498, overlap = 198.5
PHY-3002 : Step(52): len = 140693, overlap = 206.5
PHY-3002 : Step(53): len = 137957, overlap = 214.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.88293e-06
PHY-3002 : Step(54): len = 140470, overlap = 215.25
PHY-3002 : Step(55): len = 146165, overlap = 203
PHY-3002 : Step(56): len = 145708, overlap = 203.5
PHY-3002 : Step(57): len = 146665, overlap = 197.5
PHY-3002 : Step(58): len = 148244, overlap = 191.75
PHY-3002 : Step(59): len = 150115, overlap = 187.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.97659e-05
PHY-3002 : Step(60): len = 154138, overlap = 170.75
PHY-3002 : Step(61): len = 162900, overlap = 155.25
PHY-3002 : Step(62): len = 162113, overlap = 154
PHY-3002 : Step(63): len = 162096, overlap = 155
PHY-3002 : Step(64): len = 163282, overlap = 154
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.69883e-05
PHY-3002 : Step(65): len = 169308, overlap = 147.5
PHY-3002 : Step(66): len = 177116, overlap = 143
PHY-3002 : Step(67): len = 176480, overlap = 137
PHY-3002 : Step(68): len = 176938, overlap = 134.5
PHY-3002 : Step(69): len = 178564, overlap = 137.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.39767e-05
PHY-3002 : Step(70): len = 185637, overlap = 136.25
PHY-3002 : Step(71): len = 190075, overlap = 125.25
PHY-3002 : Step(72): len = 193212, overlap = 117.25
PHY-3002 : Step(73): len = 194611, overlap = 115.5
PHY-3002 : Step(74): len = 195135, overlap = 109
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000147953
PHY-3002 : Step(75): len = 200997, overlap = 106
PHY-3002 : Step(76): len = 205178, overlap = 100.25
PHY-3002 : Step(77): len = 206969, overlap = 98
PHY-3002 : Step(78): len = 207280, overlap = 95.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.294012s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (89.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.757866s wall, 0.686404s user + 0.015600s system = 0.702005s CPU (92.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.54982e-05
PHY-3002 : Step(79): len = 208087, overlap = 187.75
PHY-3002 : Step(80): len = 206000, overlap = 175.75
PHY-3002 : Step(81): len = 202211, overlap = 178.75
PHY-3002 : Step(82): len = 196660, overlap = 175
PHY-3002 : Step(83): len = 190947, overlap = 182
PHY-3002 : Step(84): len = 185645, overlap = 193.75
PHY-3002 : Step(85): len = 181570, overlap = 198
PHY-3002 : Step(86): len = 178422, overlap = 200
PHY-3002 : Step(87): len = 176349, overlap = 204.75
PHY-3002 : Step(88): len = 175028, overlap = 203
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150996
PHY-3002 : Step(89): len = 182952, overlap = 193
PHY-3002 : Step(90): len = 186715, overlap = 184.75
PHY-3002 : Step(91): len = 189490, overlap = 179
PHY-3002 : Step(92): len = 189498, overlap = 176
PHY-3002 : Step(93): len = 189005, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000301993
PHY-3002 : Step(94): len = 197729, overlap = 163.5
PHY-3002 : Step(95): len = 200158, overlap = 160.75
PHY-3002 : Step(96): len = 202877, overlap = 155.5
PHY-3002 : Step(97): len = 204774, overlap = 154.75
PHY-3002 : Step(98): len = 205797, overlap = 152
PHY-3002 : Step(99): len = 206190, overlap = 149.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000590557
PHY-3002 : Step(100): len = 211140, overlap = 144.5
PHY-3002 : Step(101): len = 212391, overlap = 144.5
PHY-3002 : Step(102): len = 215631, overlap = 141.25
PHY-3002 : Step(103): len = 217751, overlap = 136
PHY-3002 : Step(104): len = 218075, overlap = 136.75
PHY-3002 : Step(105): len = 218249, overlap = 140
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.001133
PHY-3002 : Step(106): len = 220754, overlap = 139
PHY-3002 : Step(107): len = 221874, overlap = 140.25
PHY-3002 : Step(108): len = 223580, overlap = 138.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00180271
PHY-3002 : Step(109): len = 224781, overlap = 138
PHY-3002 : Step(110): len = 226290, overlap = 137.75
PHY-3002 : Step(111): len = 227099, overlap = 135.5
PHY-3002 : Step(112): len = 227908, overlap = 134
PHY-3002 : Step(113): len = 228504, overlap = 135.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.396134s wall, 0.202801s user + 0.140401s system = 0.343202s CPU (86.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.144899s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (99.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.749523s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000280324
PHY-3002 : Step(114): len = 225596, overlap = 95
PHY-3002 : Step(115): len = 223265, overlap = 110.25
PHY-3002 : Step(116): len = 219033, overlap = 128.25
PHY-3002 : Step(117): len = 217407, overlap = 133
PHY-3002 : Step(118): len = 216200, overlap = 140.5
PHY-3002 : Step(119): len = 215093, overlap = 142
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000549385
PHY-3002 : Step(120): len = 219633, overlap = 135.75
PHY-3002 : Step(121): len = 220621, overlap = 135.5
PHY-3002 : Step(122): len = 221998, overlap = 134.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.001054
PHY-3002 : Step(123): len = 225770, overlap = 128.25
PHY-3002 : Step(124): len = 226065, overlap = 129.5
PHY-3002 : Step(125): len = 227447, overlap = 126.5
PHY-3002 : Step(126): len = 228042, overlap = 127.75
PHY-3002 : Step(127): len = 228714, overlap = 128.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00171712
PHY-3002 : Step(128): len = 230092, overlap = 127.75
PHY-3002 : Step(129): len = 231166, overlap = 129.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0022734
PHY-3002 : Step(130): len = 231962, overlap = 131
PHY-3002 : Step(131): len = 232776, overlap = 128.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00260014
PHY-3002 : Step(132): len = 233291, overlap = 128.75
PHY-3002 : Step(133): len = 234082, overlap = 128.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00288895
PHY-3002 : Step(134): len = 234421, overlap = 127.75
PHY-3002 : Step(135): len = 235477, overlap = 128.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00303865
PHY-3002 : Step(136): len = 235649, overlap = 127.75
PHY-3002 : Step(137): len = 236108, overlap = 127.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0035074
PHY-3002 : Step(138): len = 236369, overlap = 125
PHY-3002 : Step(139): len = 237149, overlap = 125.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00387847
PHY-3002 : Step(140): len = 237321, overlap = 124.25
PHY-3002 : Step(141): len = 237832, overlap = 126.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00411867
PHY-3002 : Step(142): len = 237937, overlap = 125.5
PHY-3002 : Step(143): len = 239053, overlap = 127.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00430741
PHY-3002 : Step(144): len = 239057, overlap = 125.25
PHY-3002 : Step(145): len = 239342, overlap = 124.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00473209
PHY-3002 : Step(146): len = 239617, overlap = 125
PHY-3002 : Step(147): len = 239731, overlap = 123.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00512317
PHY-3002 : Step(148): len = 239945, overlap = 124
PHY-3002 : Step(149): len = 240021, overlap = 124.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00566485
PHY-3002 : Step(150): len = 240244, overlap = 124.75
PHY-3002 : Step(151): len = 240337, overlap = 125.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00585116
PHY-3002 : Step(152): len = 240512, overlap = 123.75
PHY-3002 : Step(153): len = 240594, overlap = 124.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00597063
PHY-3002 : Step(154): len = 240693, overlap = 123
PHY-3002 : Step(155): len = 240787, overlap = 123.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.0062035
PHY-3002 : Step(156): len = 240940, overlap = 122
PHY-3002 : Step(157): len = 241024, overlap = 122.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00623265
PHY-3002 : Step(158): len = 241074, overlap = 122.25
PHY-3002 : Step(159): len = 241638, overlap = 123.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019572s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (79.7%)

PHY-3001 : Legalized: Len = 247899, Over = 0
PHY-3001 : Final: Len = 247899, Over = 0
RUN-1003 : finish command "place" in  30.729252s wall, 35.677429s user + 2.199614s system = 37.877043s CPU (123.3%)

RUN-1004 : used memory is 399 MB, reserved memory is 391 MB, peak memory is 438 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2954 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2222
PHY-1001 : Pin misalignment score is improved from 2222 to 2218
PHY-1001 : Pin misalignment score is improved from 2218 to 2218
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2311 to 2259
PHY-1001 : Pin misalignment score is improved from 2259 to 2244
PHY-1001 : Pin misalignment score is improved from 2244 to 2244
PHY-1001 : Pin local connectivity score is improved from 49 to 0
PHY-1001 : End pin swap;  3.023998s wall, 2.995219s user + 0.015600s system = 3.010819s CPU (99.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312096, over cnt = 1687(21%), over = 3325, worst = 12
PHY-1002 : len = 319992, over cnt = 1385(17%), over = 2266, worst = 6
PHY-1002 : len = 327408, over cnt = 1364(17%), over = 1859, worst = 4
PHY-1002 : len = 352232, over cnt = 929(11%), over = 988, worst = 3
PHY-1002 : len = 368296, over cnt = 704(8%), over = 716, worst = 2
PHY-1002 : len = 384656, over cnt = 584(7%), over = 588, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 80 out of 5950 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.575708s wall, 5.382034s user + 0.015600s system = 5.397635s CPU (96.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.178149s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (70.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 46904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.496365s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (81.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.014803s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (105.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 676312, over cnt = 2024(1%), over = 2096, worst = 3
PHY-1001 : End Routed; 40.489770s wall, 34.507421s user + 0.280802s system = 34.788223s CPU (85.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 615120, over cnt = 1189(0%), over = 1191, worst = 2
PHY-1001 : End DR Iter 1; 30.622045s wall, 21.278536s user + 0.031200s system = 21.309737s CPU (69.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599456, over cnt = 442(0%), over = 443, worst = 2
PHY-1001 : End DR Iter 2; 19.515762s wall, 7.722049s user + 0.062400s system = 7.784450s CPU (39.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 602376, over cnt = 168(0%), over = 168, worst = 1
PHY-1001 : End DR Iter 3; 2.847664s wall, 1.996813s user + 0.015600s system = 2.012413s CPU (70.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 606344, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End DR Iter 4; 4.276083s wall, 1.918812s user + 0.015600s system = 1.934412s CPU (45.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 609648, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 5; 0.920885s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (93.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 610744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 3.154565s wall, 1.014007s user + 0.015600s system = 1.029607s CPU (32.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.719133s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (54.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.655946s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (64.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.551945s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (62.2%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.729087s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (53.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.591147s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (71.3%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.557684s wall, 0.436803s user + 0.015600s system = 0.452403s CPU (81.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.483664s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (83.9%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.450947s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (96.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 611032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611032
PHY-1001 : End DC Iter 1; 0.179065s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (87.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  121.855526s wall, 83.554136s user + 0.624004s system = 84.178140s CPU (69.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  130.685379s wall, 92.056190s user + 0.733205s system = 92.789395s CPU (71.0%)

RUN-1004 : used memory is 399 MB, reserved memory is 518 MB, peak memory is 523 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  9.386276s wall, 2.823618s user + 0.280802s system = 3.104420s CPU (33.1%)

RUN-1004 : used memory is 402 MB, reserved memory is 518 MB, peak memory is 523 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.777174s wall, 0.858005s user + 0.031200s system = 0.889206s CPU (32.0%)

RUN-1004 : used memory is 448 MB, reserved memory is 518 MB, peak memory is 523 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.428931s wall, 3.946825s user + 0.062400s system = 4.009226s CPU (90.5%)

RUN-1004 : used memory is 498 MB, reserved memory is 571 MB, peak memory is 523 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2178
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5950, pip num: 55920
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158230 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.043741s wall, 20.654532s user + 0.078001s system = 20.732533s CPU (187.7%)

RUN-1004 : used memory is 532 MB, reserved memory is 595 MB, peak memory is 540 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.382768s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (97.0%)

RUN-1004 : used memory is 575 MB, reserved memory is 700 MB, peak memory is 578 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.659738s wall, 3.120020s user + 0.358802s system = 3.478822s CPU (13.0%)

RUN-1004 : used memory is 528 MB, reserved memory is 702 MB, peak memory is 579 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.830270s wall, 0.358802s user + 0.234002s system = 0.592804s CPU (8.7%)

RUN-1004 : used memory is 507 MB, reserved memory is 681 MB, peak memory is 579 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.765009s wall, 5.288434s user + 0.702005s system = 5.990438s CPU (16.7%)

RUN-1004 : used memory is 497 MB, reserved memory is 671 MB, peak memory is 579 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 495 instances.
SYN-1015 : Optimize round 1, 3304 better
SYN-1014 : Optimize round 2
SYN-1032 : 9105/2969 useful/useless nets, 8207/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 545 better
SYN-1014 : Optimize round 3
SYN-1032 : 9105/0 useful/useless nets, 8207/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.550101s wall, 3.525623s user + 0.000000s system = 3.525623s CPU (99.3%)

RUN-1004 : used memory is 256 MB, reserved memory is 379 MB, peak memory is 579 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4407
  #and                747
  #nand                 0
  #or                 538
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1513   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.826654s wall, 1.482009s user + 0.062400s system = 1.544410s CPU (84.5%)

RUN-1004 : used memory is 311 MB, reserved memory is 384 MB, peak memory is 579 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9270/2 useful/useless nets, 8375/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11742/0 useful/useless nets, 10847/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11740/0 useful/useless nets, 10845/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12588/0 useful/useless nets, 11693/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45904, tnet num: 12579, tinst num: 11668, tnode num: 86407, tedge num: 87387.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.498322s wall, 1.326008s user + 0.046800s system = 1.372809s CPU (91.6%)

RUN-1004 : used memory is 407 MB, reserved memory is 461 MB, peak memory is 579 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6835 instances into 3158 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8879/0 useful/useless nets, 7984/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3158 LUT to BLE ...
SYN-4008 : Packed 3158 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 472 SEQ (75008 nodes)...
SYN-4004 : #2: Packed 1211 SEQ (1132259 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (110229 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 284 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3158/4562 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4066  |4066  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  15.725223s wall, 15.178897s user + 0.312002s system = 15.490899s CPU (98.5%)

RUN-1004 : used memory is 393 MB, reserved memory is 455 MB, peak memory is 579 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.758824s wall, 2.683217s user + 0.078001s system = 2.761218s CPU (100.1%)

RUN-1004 : used memory is 410 MB, reserved memory is 460 MB, peak memory is 579 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.216723s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 939057
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(160): len = 524049, overlap = 200.75
PHY-3002 : Step(161): len = 347265, overlap = 263.25
PHY-3002 : Step(162): len = 264839, overlap = 289.75
PHY-3002 : Step(163): len = 213510, overlap = 307.5
PHY-3002 : Step(164): len = 174732, overlap = 324.5
PHY-3002 : Step(165): len = 147393, overlap = 338.75
PHY-3002 : Step(166): len = 122813, overlap = 357.5
PHY-3002 : Step(167): len = 98175.9, overlap = 375.5
PHY-3002 : Step(168): len = 90622.2, overlap = 379.25
PHY-3002 : Step(169): len = 79715, overlap = 384.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.07043e-07
PHY-3002 : Step(170): len = 78424.7, overlap = 384
PHY-3002 : Step(171): len = 79171.9, overlap = 383.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26773e-06
PHY-3002 : Step(172): len = 79817, overlap = 383.25
PHY-3002 : Step(173): len = 90588, overlap = 374.5
PHY-3002 : Step(174): len = 109525, overlap = 325.25
PHY-3002 : Step(175): len = 106208, overlap = 321.75
PHY-3002 : Step(176): len = 106073, overlap = 320.5
PHY-3002 : Step(177): len = 107287, overlap = 318.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53546e-06
PHY-3002 : Step(178): len = 106220, overlap = 315
PHY-3002 : Step(179): len = 112650, overlap = 305.25
PHY-3002 : Step(180): len = 114225, overlap = 291.5
PHY-3002 : Step(181): len = 118386, overlap = 285.75
PHY-3002 : Step(182): len = 118853, overlap = 280.75
PHY-3002 : Step(183): len = 120894, overlap = 277.5
PHY-3002 : Step(184): len = 122760, overlap = 270
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07091e-06
PHY-3002 : Step(185): len = 123114, overlap = 267.25
PHY-3002 : Step(186): len = 127367, overlap = 260
PHY-3002 : Step(187): len = 135820, overlap = 239.25
PHY-3002 : Step(188): len = 134763, overlap = 233.75
PHY-3002 : Step(189): len = 135905, overlap = 227.25
PHY-3002 : Step(190): len = 136913, overlap = 216.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.01418e-05
PHY-3002 : Step(191): len = 139282, overlap = 204.75
PHY-3002 : Step(192): len = 146655, overlap = 196.5
PHY-3002 : Step(193): len = 147180, overlap = 187.75
PHY-3002 : Step(194): len = 148502, overlap = 180.75
PHY-3002 : Step(195): len = 149475, overlap = 179
PHY-3002 : Step(196): len = 150489, overlap = 175.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.02837e-05
PHY-3002 : Step(197): len = 152987, overlap = 182.25
PHY-3002 : Step(198): len = 162409, overlap = 176
PHY-3002 : Step(199): len = 163781, overlap = 165.75
PHY-3002 : Step(200): len = 162804, overlap = 160.75
PHY-3002 : Step(201): len = 163516, overlap = 157.5
PHY-3002 : Step(202): len = 163108, overlap = 156.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.234265s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (99.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.720486s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.94147e-06
PHY-3002 : Step(203): len = 164763, overlap = 169
PHY-3002 : Step(204): len = 164533, overlap = 169.75
PHY-3002 : Step(205): len = 163041, overlap = 171.75
PHY-3002 : Step(206): len = 160355, overlap = 166.25
PHY-3002 : Step(207): len = 156781, overlap = 176.5
PHY-3002 : Step(208): len = 152505, overlap = 177.25
PHY-3002 : Step(209): len = 147035, overlap = 194
PHY-3002 : Step(210): len = 143498, overlap = 198.5
PHY-3002 : Step(211): len = 140693, overlap = 206.5
PHY-3002 : Step(212): len = 137957, overlap = 214.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.88293e-06
PHY-3002 : Step(213): len = 140470, overlap = 215.25
PHY-3002 : Step(214): len = 146165, overlap = 203
PHY-3002 : Step(215): len = 145708, overlap = 203.5
PHY-3002 : Step(216): len = 146665, overlap = 197.5
PHY-3002 : Step(217): len = 148244, overlap = 191.75
PHY-3002 : Step(218): len = 150115, overlap = 187.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.97659e-05
PHY-3002 : Step(219): len = 154138, overlap = 170.75
PHY-3002 : Step(220): len = 162900, overlap = 155.25
PHY-3002 : Step(221): len = 162113, overlap = 154
PHY-3002 : Step(222): len = 162096, overlap = 155
PHY-3002 : Step(223): len = 163282, overlap = 154
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.69883e-05
PHY-3002 : Step(224): len = 169308, overlap = 147.5
PHY-3002 : Step(225): len = 177116, overlap = 143
PHY-3002 : Step(226): len = 176480, overlap = 137
PHY-3002 : Step(227): len = 176938, overlap = 134.5
PHY-3002 : Step(228): len = 178564, overlap = 137.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.39767e-05
PHY-3002 : Step(229): len = 185637, overlap = 136.25
PHY-3002 : Step(230): len = 190075, overlap = 125.25
PHY-3002 : Step(231): len = 193212, overlap = 117.25
PHY-3002 : Step(232): len = 194611, overlap = 115.5
PHY-3002 : Step(233): len = 195135, overlap = 109
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000147953
PHY-3002 : Step(234): len = 200997, overlap = 106
PHY-3002 : Step(235): len = 205178, overlap = 100.25
PHY-3002 : Step(236): len = 206969, overlap = 98
PHY-3002 : Step(237): len = 207280, overlap = 95.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.229999s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.754811s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.54982e-05
PHY-3002 : Step(238): len = 208087, overlap = 187.75
PHY-3002 : Step(239): len = 206000, overlap = 175.75
PHY-3002 : Step(240): len = 202211, overlap = 178.75
PHY-3002 : Step(241): len = 196660, overlap = 175
PHY-3002 : Step(242): len = 190947, overlap = 182
PHY-3002 : Step(243): len = 185645, overlap = 193.75
PHY-3002 : Step(244): len = 181570, overlap = 198
PHY-3002 : Step(245): len = 178422, overlap = 200
PHY-3002 : Step(246): len = 176349, overlap = 204.75
PHY-3002 : Step(247): len = 175028, overlap = 203
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150996
PHY-3002 : Step(248): len = 182952, overlap = 193
PHY-3002 : Step(249): len = 186715, overlap = 184.75
PHY-3002 : Step(250): len = 189490, overlap = 179
PHY-3002 : Step(251): len = 189498, overlap = 176
PHY-3002 : Step(252): len = 189005, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000301993
PHY-3002 : Step(253): len = 197729, overlap = 163.5
PHY-3002 : Step(254): len = 200158, overlap = 160.75
PHY-3002 : Step(255): len = 202877, overlap = 155.5
PHY-3002 : Step(256): len = 204774, overlap = 154.75
PHY-3002 : Step(257): len = 205797, overlap = 152
PHY-3002 : Step(258): len = 206190, overlap = 149.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000590557
PHY-3002 : Step(259): len = 211140, overlap = 144.5
PHY-3002 : Step(260): len = 212391, overlap = 144.5
PHY-3002 : Step(261): len = 215631, overlap = 141.25
PHY-3002 : Step(262): len = 217751, overlap = 136
PHY-3002 : Step(263): len = 218075, overlap = 136.75
PHY-3002 : Step(264): len = 218249, overlap = 140
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.001133
PHY-3002 : Step(265): len = 220754, overlap = 139
PHY-3002 : Step(266): len = 221874, overlap = 140.25
PHY-3002 : Step(267): len = 223580, overlap = 138.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00180271
PHY-3002 : Step(268): len = 224781, overlap = 138
PHY-3002 : Step(269): len = 226290, overlap = 137.75
PHY-3002 : Step(270): len = 227099, overlap = 135.5
PHY-3002 : Step(271): len = 227908, overlap = 134
PHY-3002 : Step(272): len = 228504, overlap = 135.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.308780s wall, 0.156001s user + 0.156001s system = 0.312002s CPU (101.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.187261s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.781778s wall, 0.764405s user + 0.031200s system = 0.795605s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000280324
PHY-3002 : Step(273): len = 225596, overlap = 95
PHY-3002 : Step(274): len = 223265, overlap = 110.25
PHY-3002 : Step(275): len = 219033, overlap = 128.25
PHY-3002 : Step(276): len = 217407, overlap = 133
PHY-3002 : Step(277): len = 216200, overlap = 140.5
PHY-3002 : Step(278): len = 215093, overlap = 142
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000549385
PHY-3002 : Step(279): len = 219633, overlap = 135.75
PHY-3002 : Step(280): len = 220621, overlap = 135.5
PHY-3002 : Step(281): len = 221998, overlap = 134.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.001054
PHY-3002 : Step(282): len = 225770, overlap = 128.25
PHY-3002 : Step(283): len = 226065, overlap = 129.5
PHY-3002 : Step(284): len = 227447, overlap = 126.5
PHY-3002 : Step(285): len = 228042, overlap = 127.75
PHY-3002 : Step(286): len = 228714, overlap = 128.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00171712
PHY-3002 : Step(287): len = 230092, overlap = 127.75
PHY-3002 : Step(288): len = 231166, overlap = 129.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0022734
PHY-3002 : Step(289): len = 231962, overlap = 131
PHY-3002 : Step(290): len = 232776, overlap = 128.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00260014
PHY-3002 : Step(291): len = 233291, overlap = 128.75
PHY-3002 : Step(292): len = 234082, overlap = 128.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00288895
PHY-3002 : Step(293): len = 234421, overlap = 127.75
PHY-3002 : Step(294): len = 235477, overlap = 128.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00303865
PHY-3002 : Step(295): len = 235649, overlap = 127.75
PHY-3002 : Step(296): len = 236108, overlap = 127.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0035074
PHY-3002 : Step(297): len = 236369, overlap = 125
PHY-3002 : Step(298): len = 237149, overlap = 125.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00387847
PHY-3002 : Step(299): len = 237321, overlap = 124.25
PHY-3002 : Step(300): len = 237832, overlap = 126.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00411867
PHY-3002 : Step(301): len = 237937, overlap = 125.5
PHY-3002 : Step(302): len = 239053, overlap = 127.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00430741
PHY-3002 : Step(303): len = 239057, overlap = 125.25
PHY-3002 : Step(304): len = 239342, overlap = 124.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00473209
PHY-3002 : Step(305): len = 239617, overlap = 125
PHY-3002 : Step(306): len = 239731, overlap = 123.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00512317
PHY-3002 : Step(307): len = 239945, overlap = 124
PHY-3002 : Step(308): len = 240021, overlap = 124.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00566485
PHY-3002 : Step(309): len = 240244, overlap = 124.75
PHY-3002 : Step(310): len = 240337, overlap = 125.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00585116
PHY-3002 : Step(311): len = 240512, overlap = 123.75
PHY-3002 : Step(312): len = 240594, overlap = 124.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00597063
PHY-3002 : Step(313): len = 240693, overlap = 123
PHY-3002 : Step(314): len = 240787, overlap = 123.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.0062035
PHY-3002 : Step(315): len = 240940, overlap = 122
PHY-3002 : Step(316): len = 241024, overlap = 122.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00623265
PHY-3002 : Step(317): len = 241074, overlap = 122.25
PHY-3002 : Step(318): len = 241638, overlap = 123.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019399s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (80.4%)

PHY-3001 : Legalized: Len = 247899, Over = 0
PHY-3001 : Final: Len = 247899, Over = 0
RUN-1003 : finish command "place" in  26.315290s wall, 34.601022s user + 1.794012s system = 36.395033s CPU (138.3%)

RUN-1004 : used memory is 472 MB, reserved memory is 518 MB, peak memory is 579 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2954 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2222
PHY-1001 : Pin misalignment score is improved from 2222 to 2218
PHY-1001 : Pin misalignment score is improved from 2218 to 2218
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2311 to 2259
PHY-1001 : Pin misalignment score is improved from 2259 to 2244
PHY-1001 : Pin misalignment score is improved from 2244 to 2244
PHY-1001 : Pin local connectivity score is improved from 49 to 0
PHY-1001 : End pin swap;  3.065663s wall, 3.057620s user + 0.000000s system = 3.057620s CPU (99.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312096, over cnt = 1687(21%), over = 3325, worst = 12
PHY-1002 : len = 319992, over cnt = 1385(17%), over = 2266, worst = 6
PHY-1002 : len = 327408, over cnt = 1364(17%), over = 1859, worst = 4
PHY-1002 : len = 352232, over cnt = 929(11%), over = 988, worst = 3
PHY-1002 : len = 368296, over cnt = 704(8%), over = 716, worst = 2
PHY-1002 : len = 384656, over cnt = 584(7%), over = 588, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 80 out of 5950 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.663964s wall, 5.647236s user + 0.015600s system = 5.662836s CPU (100.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.124195s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (87.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 46904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.453562s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (99.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.015766s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (99.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 676312, over cnt = 2024(1%), over = 2096, worst = 3
PHY-1001 : End Routed; 27.866516s wall, 31.574602s user + 0.187201s system = 31.761804s CPU (114.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 615120, over cnt = 1189(0%), over = 1191, worst = 2
PHY-1001 : End DR Iter 1; 18.589572s wall, 18.876121s user + 0.000000s system = 18.876121s CPU (101.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599456, over cnt = 442(0%), over = 443, worst = 2
PHY-1001 : End DR Iter 2; 6.979129s wall, 6.973245s user + 0.000000s system = 6.973245s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 602376, over cnt = 168(0%), over = 168, worst = 1
PHY-1001 : End DR Iter 3; 1.775947s wall, 1.747211s user + 0.000000s system = 1.747211s CPU (98.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 606344, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End DR Iter 4; 1.638315s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (98.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 609648, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 5; 0.795406s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (100.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 610744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.866394s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (100.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.368051s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (106.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.375150s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (99.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.380830s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (98.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.381462s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (98.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.384845s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (105.4%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.397191s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (102.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.416708s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (89.8%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.385631s wall, 0.390002s user + 0.015600s system = 0.405603s CPU (105.2%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 611032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611032
PHY-1001 : End DC Iter 1; 0.171735s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (90.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  70.458427s wall, 73.414071s user + 0.374402s system = 73.788473s CPU (104.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  79.329390s wall, 82.274927s user + 0.390002s system = 82.664930s CPU (104.2%)

RUN-1004 : used memory is 537 MB, reserved memory is 594 MB, peak memory is 579 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.865201s wall, 2.730018s user + 0.109201s system = 2.839218s CPU (99.1%)

RUN-1004 : used memory is 537 MB, reserved memory is 594 MB, peak memory is 579 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.906655s wall, 3.837625s user + 0.031200s system = 3.868825s CPU (99.0%)

RUN-1004 : used memory is 579 MB, reserved memory is 636 MB, peak memory is 579 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2178
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5950, pip num: 55920
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158230 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  13.317894s wall, 22.510944s user + 0.046800s system = 22.557745s CPU (169.4%)

RUN-1004 : used memory is 610 MB, reserved memory is 657 MB, peak memory is 619 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.471810s wall, 1.248008s user + 0.078001s system = 1.326008s CPU (90.1%)

RUN-1004 : used memory is 712 MB, reserved memory is 761 MB, peak memory is 715 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.435838s wall, 1.950012s user + 0.312002s system = 2.262014s CPU (8.6%)

RUN-1004 : used memory is 714 MB, reserved memory is 763 MB, peak memory is 716 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.785404s wall, 0.265202s user + 0.093601s system = 0.358802s CPU (5.3%)

RUN-1004 : used memory is 703 MB, reserved memory is 752 MB, peak memory is 717 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.447637s wall, 3.946825s user + 0.577204s system = 4.524029s CPU (12.8%)

RUN-1004 : used memory is 693 MB, reserved memory is 741 MB, peak memory is 717 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 495 instances.
SYN-1015 : Optimize round 1, 3304 better
SYN-1014 : Optimize round 2
SYN-1032 : 9105/2969 useful/useless nets, 8207/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 545 better
SYN-1014 : Optimize round 3
SYN-1032 : 9105/0 useful/useless nets, 8207/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.524397s wall, 3.432022s user + 0.078001s system = 3.510022s CPU (99.6%)

RUN-1004 : used memory is 311 MB, reserved memory is 473 MB, peak memory is 717 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4407
  #and                747
  #nand                 0
  #or                 538
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1513   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.887312s wall, 1.591210s user + 0.062400s system = 1.653611s CPU (87.6%)

RUN-1004 : used memory is 363 MB, reserved memory is 476 MB, peak memory is 717 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9270/2 useful/useless nets, 8375/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11742/0 useful/useless nets, 10847/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11740/0 useful/useless nets, 10845/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12588/0 useful/useless nets, 11693/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45904, tnet num: 12579, tinst num: 11668, tnode num: 86407, tedge num: 87387.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  2.176661s wall, 1.326008s user + 0.109201s system = 1.435209s CPU (65.9%)

RUN-1004 : used memory is 436 MB, reserved memory is 533 MB, peak memory is 717 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6835 instances into 3158 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8879/0 useful/useless nets, 7984/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3158 LUT to BLE ...
SYN-4008 : Packed 3158 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 472 SEQ (75008 nodes)...
SYN-4004 : #2: Packed 1211 SEQ (1132259 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (110229 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 284 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3158/4562 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4066  |4066  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.241847s wall, 15.069697s user + 0.327602s system = 15.397299s CPU (89.3%)

RUN-1004 : used memory is 424 MB, reserved memory is 506 MB, peak memory is 717 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.723040s wall, 2.636417s user + 0.093601s system = 2.730018s CPU (100.3%)

RUN-1004 : used memory is 441 MB, reserved memory is 513 MB, peak memory is 717 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.188038s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 939057
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(319): len = 524049, overlap = 200.75
PHY-3002 : Step(320): len = 347265, overlap = 263.25
PHY-3002 : Step(321): len = 264839, overlap = 289.75
PHY-3002 : Step(322): len = 213510, overlap = 307.5
PHY-3002 : Step(323): len = 174732, overlap = 324.5
PHY-3002 : Step(324): len = 147393, overlap = 338.75
PHY-3002 : Step(325): len = 122813, overlap = 357.5
PHY-3002 : Step(326): len = 98175.9, overlap = 375.5
PHY-3002 : Step(327): len = 90622.2, overlap = 379.25
PHY-3002 : Step(328): len = 79715, overlap = 384.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.07043e-07
PHY-3002 : Step(329): len = 78424.7, overlap = 384
PHY-3002 : Step(330): len = 79171.9, overlap = 383.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26773e-06
PHY-3002 : Step(331): len = 79817, overlap = 383.25
PHY-3002 : Step(332): len = 90588, overlap = 374.5
PHY-3002 : Step(333): len = 109525, overlap = 325.25
PHY-3002 : Step(334): len = 106208, overlap = 321.75
PHY-3002 : Step(335): len = 106073, overlap = 320.5
PHY-3002 : Step(336): len = 107287, overlap = 318.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53546e-06
PHY-3002 : Step(337): len = 106220, overlap = 315
PHY-3002 : Step(338): len = 112650, overlap = 305.25
PHY-3002 : Step(339): len = 114225, overlap = 291.5
PHY-3002 : Step(340): len = 118386, overlap = 285.75
PHY-3002 : Step(341): len = 118853, overlap = 280.75
PHY-3002 : Step(342): len = 120894, overlap = 277.5
PHY-3002 : Step(343): len = 122760, overlap = 270
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07091e-06
PHY-3002 : Step(344): len = 123114, overlap = 267.25
PHY-3002 : Step(345): len = 127367, overlap = 260
PHY-3002 : Step(346): len = 135820, overlap = 239.25
PHY-3002 : Step(347): len = 134763, overlap = 233.75
PHY-3002 : Step(348): len = 135905, overlap = 227.25
PHY-3002 : Step(349): len = 136913, overlap = 216.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.01418e-05
PHY-3002 : Step(350): len = 139282, overlap = 204.75
PHY-3002 : Step(351): len = 146655, overlap = 196.5
PHY-3002 : Step(352): len = 147180, overlap = 187.75
PHY-3002 : Step(353): len = 148502, overlap = 180.75
PHY-3002 : Step(354): len = 149475, overlap = 179
PHY-3002 : Step(355): len = 150489, overlap = 175.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.02837e-05
PHY-3002 : Step(356): len = 152987, overlap = 182.25
PHY-3002 : Step(357): len = 162409, overlap = 176
PHY-3002 : Step(358): len = 163781, overlap = 165.75
PHY-3002 : Step(359): len = 162804, overlap = 160.75
PHY-3002 : Step(360): len = 163516, overlap = 157.5
PHY-3002 : Step(361): len = 163108, overlap = 156.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003635s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (858.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.184822s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.720413s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.94147e-06
PHY-3002 : Step(362): len = 164763, overlap = 169
PHY-3002 : Step(363): len = 164533, overlap = 169.75
PHY-3002 : Step(364): len = 163041, overlap = 171.75
PHY-3002 : Step(365): len = 160355, overlap = 166.25
PHY-3002 : Step(366): len = 156781, overlap = 176.5
PHY-3002 : Step(367): len = 152505, overlap = 177.25
PHY-3002 : Step(368): len = 147035, overlap = 194
PHY-3002 : Step(369): len = 143498, overlap = 198.5
PHY-3002 : Step(370): len = 140693, overlap = 206.5
PHY-3002 : Step(371): len = 137957, overlap = 214.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.88293e-06
PHY-3002 : Step(372): len = 140470, overlap = 215.25
PHY-3002 : Step(373): len = 146165, overlap = 203
PHY-3002 : Step(374): len = 145708, overlap = 203.5
PHY-3002 : Step(375): len = 146665, overlap = 197.5
PHY-3002 : Step(376): len = 148244, overlap = 191.75
PHY-3002 : Step(377): len = 150115, overlap = 187.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.97659e-05
PHY-3002 : Step(378): len = 154138, overlap = 170.75
PHY-3002 : Step(379): len = 162900, overlap = 155.25
PHY-3002 : Step(380): len = 162113, overlap = 154
PHY-3002 : Step(381): len = 162096, overlap = 155
PHY-3002 : Step(382): len = 163282, overlap = 154
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.69883e-05
PHY-3002 : Step(383): len = 169308, overlap = 147.5
PHY-3002 : Step(384): len = 177116, overlap = 143
PHY-3002 : Step(385): len = 176480, overlap = 137
PHY-3002 : Step(386): len = 176938, overlap = 134.5
PHY-3002 : Step(387): len = 178564, overlap = 137.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.39767e-05
PHY-3002 : Step(388): len = 185637, overlap = 136.25
PHY-3002 : Step(389): len = 190075, overlap = 125.25
PHY-3002 : Step(390): len = 193212, overlap = 117.25
PHY-3002 : Step(391): len = 194611, overlap = 115.5
PHY-3002 : Step(392): len = 195135, overlap = 109
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000147953
PHY-3002 : Step(393): len = 200997, overlap = 106
PHY-3002 : Step(394): len = 205178, overlap = 100.25
PHY-3002 : Step(395): len = 206969, overlap = 98
PHY-3002 : Step(396): len = 207280, overlap = 95.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.187314s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.751228s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.54982e-05
PHY-3002 : Step(397): len = 208087, overlap = 187.75
PHY-3002 : Step(398): len = 206000, overlap = 175.75
PHY-3002 : Step(399): len = 202211, overlap = 178.75
PHY-3002 : Step(400): len = 196660, overlap = 175
PHY-3002 : Step(401): len = 190947, overlap = 182
PHY-3002 : Step(402): len = 185645, overlap = 193.75
PHY-3002 : Step(403): len = 181570, overlap = 198
PHY-3002 : Step(404): len = 178422, overlap = 200
PHY-3002 : Step(405): len = 176349, overlap = 204.75
PHY-3002 : Step(406): len = 175028, overlap = 203
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150996
PHY-3002 : Step(407): len = 182952, overlap = 193
PHY-3002 : Step(408): len = 186715, overlap = 184.75
PHY-3002 : Step(409): len = 189490, overlap = 179
PHY-3002 : Step(410): len = 189498, overlap = 176
PHY-3002 : Step(411): len = 189005, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000301993
PHY-3002 : Step(412): len = 197729, overlap = 163.5
PHY-3002 : Step(413): len = 200158, overlap = 160.75
PHY-3002 : Step(414): len = 202877, overlap = 155.5
PHY-3002 : Step(415): len = 204774, overlap = 154.75
PHY-3002 : Step(416): len = 205797, overlap = 152
PHY-3002 : Step(417): len = 206190, overlap = 149.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000590557
PHY-3002 : Step(418): len = 211140, overlap = 144.5
PHY-3002 : Step(419): len = 212391, overlap = 144.5
PHY-3002 : Step(420): len = 215631, overlap = 141.25
PHY-3002 : Step(421): len = 217751, overlap = 136
PHY-3002 : Step(422): len = 218075, overlap = 136.75
PHY-3002 : Step(423): len = 218249, overlap = 140
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.001133
PHY-3002 : Step(424): len = 220754, overlap = 139
PHY-3002 : Step(425): len = 221874, overlap = 140.25
PHY-3002 : Step(426): len = 223580, overlap = 138.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00180271
PHY-3002 : Step(427): len = 224781, overlap = 138
PHY-3002 : Step(428): len = 226290, overlap = 137.75
PHY-3002 : Step(429): len = 227099, overlap = 135.5
PHY-3002 : Step(430): len = 227908, overlap = 134
PHY-3002 : Step(431): len = 228504, overlap = 135.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.279039s wall, 0.171601s user + 0.156001s system = 0.327602s CPU (117.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.145426s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (100.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.766670s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000280324
PHY-3002 : Step(432): len = 225596, overlap = 95
PHY-3002 : Step(433): len = 223265, overlap = 110.25
PHY-3002 : Step(434): len = 219033, overlap = 128.25
PHY-3002 : Step(435): len = 217407, overlap = 133
PHY-3002 : Step(436): len = 216200, overlap = 140.5
PHY-3002 : Step(437): len = 215093, overlap = 142
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000549385
PHY-3002 : Step(438): len = 219633, overlap = 135.75
PHY-3002 : Step(439): len = 220621, overlap = 135.5
PHY-3002 : Step(440): len = 221998, overlap = 134.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.001054
PHY-3002 : Step(441): len = 225770, overlap = 128.25
PHY-3002 : Step(442): len = 226065, overlap = 129.5
PHY-3002 : Step(443): len = 227447, overlap = 126.5
PHY-3002 : Step(444): len = 228042, overlap = 127.75
PHY-3002 : Step(445): len = 228714, overlap = 128.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00171712
PHY-3002 : Step(446): len = 230092, overlap = 127.75
PHY-3002 : Step(447): len = 231166, overlap = 129.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0022734
PHY-3002 : Step(448): len = 231962, overlap = 131
PHY-3002 : Step(449): len = 232776, overlap = 128.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00260014
PHY-3002 : Step(450): len = 233291, overlap = 128.75
PHY-3002 : Step(451): len = 234082, overlap = 128.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00288895
PHY-3002 : Step(452): len = 234421, overlap = 127.75
PHY-3002 : Step(453): len = 235477, overlap = 128.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00303865
PHY-3002 : Step(454): len = 235649, overlap = 127.75
PHY-3002 : Step(455): len = 236108, overlap = 127.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0035074
PHY-3002 : Step(456): len = 236369, overlap = 125
PHY-3002 : Step(457): len = 237149, overlap = 125.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00387847
PHY-3002 : Step(458): len = 237321, overlap = 124.25
PHY-3002 : Step(459): len = 237832, overlap = 126.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00411867
PHY-3002 : Step(460): len = 237937, overlap = 125.5
PHY-3002 : Step(461): len = 239053, overlap = 127.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00430741
PHY-3002 : Step(462): len = 239057, overlap = 125.25
PHY-3002 : Step(463): len = 239342, overlap = 124.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00473209
PHY-3002 : Step(464): len = 239617, overlap = 125
PHY-3002 : Step(465): len = 239731, overlap = 123.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00512317
PHY-3002 : Step(466): len = 239945, overlap = 124
PHY-3002 : Step(467): len = 240021, overlap = 124.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00566485
PHY-3002 : Step(468): len = 240244, overlap = 124.75
PHY-3002 : Step(469): len = 240337, overlap = 125.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00585116
PHY-3002 : Step(470): len = 240512, overlap = 123.75
PHY-3002 : Step(471): len = 240594, overlap = 124.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00597063
PHY-3002 : Step(472): len = 240693, overlap = 123
PHY-3002 : Step(473): len = 240787, overlap = 123.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.0062035
PHY-3002 : Step(474): len = 240940, overlap = 122
PHY-3002 : Step(475): len = 241024, overlap = 122.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00623265
PHY-3002 : Step(476): len = 241074, overlap = 122.25
PHY-3002 : Step(477): len = 241638, overlap = 123.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019203s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (81.2%)

PHY-3001 : Legalized: Len = 247899, Over = 0
PHY-3001 : Final: Len = 247899, Over = 0
RUN-1003 : finish command "place" in  23.472972s wall, 34.242219s user + 1.700411s system = 35.942630s CPU (153.1%)

RUN-1004 : used memory is 492 MB, reserved memory is 553 MB, peak memory is 717 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2954 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2222
PHY-1001 : Pin misalignment score is improved from 2222 to 2218
PHY-1001 : Pin misalignment score is improved from 2218 to 2218
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2311 to 2259
PHY-1001 : Pin misalignment score is improved from 2259 to 2244
PHY-1001 : Pin misalignment score is improved from 2244 to 2244
PHY-1001 : Pin local connectivity score is improved from 49 to 0
PHY-1001 : End pin swap;  2.888253s wall, 2.901619s user + 0.000000s system = 2.901619s CPU (100.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312096, over cnt = 1687(21%), over = 3325, worst = 12
PHY-1002 : len = 319992, over cnt = 1385(17%), over = 2266, worst = 6
PHY-1002 : len = 327408, over cnt = 1364(17%), over = 1859, worst = 4
PHY-1002 : len = 352232, over cnt = 929(11%), over = 988, worst = 3
PHY-1002 : len = 368296, over cnt = 704(8%), over = 716, worst = 2
PHY-1002 : len = 384656, over cnt = 584(7%), over = 588, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 80 out of 5950 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.548084s wall, 5.553636s user + 0.031200s system = 5.584836s CPU (100.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.120311s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (90.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 46904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.430568s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (97.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.011257s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 676312, over cnt = 2024(1%), over = 2096, worst = 3
PHY-1001 : End Routed; 25.826114s wall, 30.919398s user + 0.156001s system = 31.075399s CPU (120.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 615120, over cnt = 1189(0%), over = 1191, worst = 2
PHY-1001 : End DR Iter 1; 17.676753s wall, 17.986915s user + 0.015600s system = 18.002515s CPU (101.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599456, over cnt = 442(0%), over = 443, worst = 2
PHY-1001 : End DR Iter 2; 6.707471s wall, 6.708043s user + 0.000000s system = 6.708043s CPU (100.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 602376, over cnt = 168(0%), over = 168, worst = 1
PHY-1001 : End DR Iter 3; 1.692382s wall, 1.684811s user + 0.000000s system = 1.684811s CPU (99.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 606344, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End DR Iter 4; 1.559421s wall, 1.560010s user + 0.000000s system = 1.560010s CPU (100.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 609648, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 5; 0.763731s wall, 0.764405s user + 0.015600s system = 0.780005s CPU (102.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 610744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.829121s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (101.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.353532s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (105.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.363993s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (98.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.365761s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (106.6%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.365603s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (106.7%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.364252s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (98.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.363525s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (98.7%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.364230s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (98.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.364730s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (98.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 611032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611032
PHY-1001 : End DC Iter 1; 0.161834s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (115.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  66.674287s wall, 71.354857s user + 0.358802s system = 71.713660s CPU (107.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  75.252748s wall, 79.966113s user + 0.390002s system = 80.356115s CPU (106.8%)

RUN-1004 : used memory is 569 MB, reserved memory is 621 MB, peak memory is 717 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.804266s wall, 2.714417s user + 0.109201s system = 2.823618s CPU (100.7%)

RUN-1004 : used memory is 569 MB, reserved memory is 621 MB, peak memory is 717 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.779018s wall, 3.759624s user + 0.015600s system = 3.775224s CPU (99.9%)

RUN-1004 : used memory is 606 MB, reserved memory is 663 MB, peak memory is 717 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2178
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5950, pip num: 55920
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158230 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.799947s wall, 20.748133s user + 0.000000s system = 20.748133s CPU (192.1%)

RUN-1004 : used memory is 637 MB, reserved memory is 685 MB, peak memory is 717 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.352242s wall, 1.248008s user + 0.062400s system = 1.310408s CPU (96.9%)

RUN-1004 : used memory is 746 MB, reserved memory is 786 MB, peak memory is 749 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.621671s wall, 2.854818s user + 0.405603s system = 3.260421s CPU (12.2%)

RUN-1004 : used memory is 748 MB, reserved memory is 787 MB, peak memory is 750 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.811754s wall, 0.265202s user + 0.202801s system = 0.468003s CPU (6.9%)

RUN-1004 : used memory is 740 MB, reserved memory is 780 MB, peak memory is 754 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.557156s wall, 4.898431s user + 0.764405s system = 5.662836s CPU (15.9%)

RUN-1004 : used memory is 730 MB, reserved memory is 769 MB, peak memory is 754 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 495 instances.
SYN-1015 : Optimize round 1, 3304 better
SYN-1014 : Optimize round 2
SYN-1032 : 9105/2969 useful/useless nets, 8207/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 545 better
SYN-1014 : Optimize round 3
SYN-1032 : 9105/0 useful/useless nets, 8207/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.484584s wall, 3.447622s user + 0.093601s system = 3.541223s CPU (101.6%)

RUN-1004 : used memory is 432 MB, reserved memory is 534 MB, peak memory is 754 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4407
  #and                747
  #nand                 0
  #or                 538
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1513   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.684343s wall, 1.528810s user + 0.046800s system = 1.575610s CPU (93.5%)

RUN-1004 : used memory is 439 MB, reserved memory is 536 MB, peak memory is 754 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9270/2 useful/useless nets, 8375/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11742/0 useful/useless nets, 10847/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11740/0 useful/useless nets, 10845/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12588/0 useful/useless nets, 11693/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45904, tnet num: 12579, tinst num: 11668, tnode num: 86407, tedge num: 87387.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.460353s wall, 1.372809s user + 0.000000s system = 1.372809s CPU (94.0%)

RUN-1004 : used memory is 502 MB, reserved memory is 576 MB, peak memory is 754 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6835 instances into 3158 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8879/0 useful/useless nets, 7984/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3158 LUT to BLE ...
SYN-4008 : Packed 3158 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 472 SEQ (75008 nodes)...
SYN-4004 : #2: Packed 1211 SEQ (1132259 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (110229 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 284 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3158/4562 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4066  |4066  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  15.460505s wall, 15.069697s user + 0.124801s system = 15.194497s CPU (98.3%)

RUN-1004 : used memory is 481 MB, reserved memory is 538 MB, peak memory is 754 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.890610s wall, 2.636417s user + 0.187201s system = 2.823618s CPU (97.7%)

RUN-1004 : used memory is 486 MB, reserved memory is 544 MB, peak memory is 754 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.186856s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (97.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 939057
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(478): len = 524049, overlap = 200.75
PHY-3002 : Step(479): len = 347265, overlap = 263.25
PHY-3002 : Step(480): len = 264839, overlap = 289.75
PHY-3002 : Step(481): len = 213510, overlap = 307.5
PHY-3002 : Step(482): len = 174732, overlap = 324.5
PHY-3002 : Step(483): len = 147393, overlap = 338.75
PHY-3002 : Step(484): len = 122813, overlap = 357.5
PHY-3002 : Step(485): len = 98175.9, overlap = 375.5
PHY-3002 : Step(486): len = 90622.2, overlap = 379.25
PHY-3002 : Step(487): len = 79715, overlap = 384.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.07043e-07
PHY-3002 : Step(488): len = 78424.7, overlap = 384
PHY-3002 : Step(489): len = 79171.9, overlap = 383.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26773e-06
PHY-3002 : Step(490): len = 79817, overlap = 383.25
PHY-3002 : Step(491): len = 90588, overlap = 374.5
PHY-3002 : Step(492): len = 109525, overlap = 325.25
PHY-3002 : Step(493): len = 106208, overlap = 321.75
PHY-3002 : Step(494): len = 106073, overlap = 320.5
PHY-3002 : Step(495): len = 107287, overlap = 318.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53546e-06
PHY-3002 : Step(496): len = 106220, overlap = 315
PHY-3002 : Step(497): len = 112650, overlap = 305.25
PHY-3002 : Step(498): len = 114225, overlap = 291.5
PHY-3002 : Step(499): len = 118386, overlap = 285.75
PHY-3002 : Step(500): len = 118853, overlap = 280.75
PHY-3002 : Step(501): len = 120894, overlap = 277.5
PHY-3002 : Step(502): len = 122760, overlap = 270
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07091e-06
PHY-3002 : Step(503): len = 123114, overlap = 267.25
PHY-3002 : Step(504): len = 127367, overlap = 260
PHY-3002 : Step(505): len = 135820, overlap = 239.25
PHY-3002 : Step(506): len = 134763, overlap = 233.75
PHY-3002 : Step(507): len = 135905, overlap = 227.25
PHY-3002 : Step(508): len = 136913, overlap = 216.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.01418e-05
PHY-3002 : Step(509): len = 139282, overlap = 204.75
PHY-3002 : Step(510): len = 146655, overlap = 196.5
PHY-3002 : Step(511): len = 147180, overlap = 187.75
PHY-3002 : Step(512): len = 148502, overlap = 180.75
PHY-3002 : Step(513): len = 149475, overlap = 179
PHY-3002 : Step(514): len = 150489, overlap = 175.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.02837e-05
PHY-3002 : Step(515): len = 152987, overlap = 182.25
PHY-3002 : Step(516): len = 162409, overlap = 176
PHY-3002 : Step(517): len = 163781, overlap = 165.75
PHY-3002 : Step(518): len = 162804, overlap = 160.75
PHY-3002 : Step(519): len = 163516, overlap = 157.5
PHY-3002 : Step(520): len = 163108, overlap = 156.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017213s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.060997s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (98.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.711520s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.94147e-06
PHY-3002 : Step(521): len = 164763, overlap = 169
PHY-3002 : Step(522): len = 164533, overlap = 169.75
PHY-3002 : Step(523): len = 163041, overlap = 171.75
PHY-3002 : Step(524): len = 160355, overlap = 166.25
PHY-3002 : Step(525): len = 156781, overlap = 176.5
PHY-3002 : Step(526): len = 152505, overlap = 177.25
PHY-3002 : Step(527): len = 147035, overlap = 194
PHY-3002 : Step(528): len = 143498, overlap = 198.5
PHY-3002 : Step(529): len = 140693, overlap = 206.5
PHY-3002 : Step(530): len = 137957, overlap = 214.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.88293e-06
PHY-3002 : Step(531): len = 140470, overlap = 215.25
PHY-3002 : Step(532): len = 146165, overlap = 203
PHY-3002 : Step(533): len = 145708, overlap = 203.5
PHY-3002 : Step(534): len = 146665, overlap = 197.5
PHY-3002 : Step(535): len = 148244, overlap = 191.75
PHY-3002 : Step(536): len = 150115, overlap = 187.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.97659e-05
PHY-3002 : Step(537): len = 154138, overlap = 170.75
PHY-3002 : Step(538): len = 162900, overlap = 155.25
PHY-3002 : Step(539): len = 162113, overlap = 154
PHY-3002 : Step(540): len = 162096, overlap = 155
PHY-3002 : Step(541): len = 163282, overlap = 154
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.69883e-05
PHY-3002 : Step(542): len = 169308, overlap = 147.5
PHY-3002 : Step(543): len = 177116, overlap = 143
PHY-3002 : Step(544): len = 176480, overlap = 137
PHY-3002 : Step(545): len = 176938, overlap = 134.5
PHY-3002 : Step(546): len = 178564, overlap = 137.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.39767e-05
PHY-3002 : Step(547): len = 185637, overlap = 136.25
PHY-3002 : Step(548): len = 190075, overlap = 125.25
PHY-3002 : Step(549): len = 193212, overlap = 117.25
PHY-3002 : Step(550): len = 194611, overlap = 115.5
PHY-3002 : Step(551): len = 195135, overlap = 109
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000147953
PHY-3002 : Step(552): len = 200997, overlap = 106
PHY-3002 : Step(553): len = 205178, overlap = 100.25
PHY-3002 : Step(554): len = 206969, overlap = 98
PHY-3002 : Step(555): len = 207280, overlap = 95.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.074339s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (101.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.721310s wall, 0.670804s user + 0.000000s system = 0.670804s CPU (93.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.54982e-05
PHY-3002 : Step(556): len = 208087, overlap = 187.75
PHY-3002 : Step(557): len = 206000, overlap = 175.75
PHY-3002 : Step(558): len = 202211, overlap = 178.75
PHY-3002 : Step(559): len = 196660, overlap = 175
PHY-3002 : Step(560): len = 190947, overlap = 182
PHY-3002 : Step(561): len = 185645, overlap = 193.75
PHY-3002 : Step(562): len = 181570, overlap = 198
PHY-3002 : Step(563): len = 178422, overlap = 200
PHY-3002 : Step(564): len = 176349, overlap = 204.75
PHY-3002 : Step(565): len = 175028, overlap = 203
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150996
PHY-3002 : Step(566): len = 182952, overlap = 193
PHY-3002 : Step(567): len = 186715, overlap = 184.75
PHY-3002 : Step(568): len = 189490, overlap = 179
PHY-3002 : Step(569): len = 189498, overlap = 176
PHY-3002 : Step(570): len = 189005, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000301993
PHY-3002 : Step(571): len = 197729, overlap = 163.5
PHY-3002 : Step(572): len = 200158, overlap = 160.75
PHY-3002 : Step(573): len = 202877, overlap = 155.5
PHY-3002 : Step(574): len = 204774, overlap = 154.75
PHY-3002 : Step(575): len = 205797, overlap = 152
PHY-3002 : Step(576): len = 206190, overlap = 149.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000590557
PHY-3002 : Step(577): len = 211140, overlap = 144.5
PHY-3002 : Step(578): len = 212391, overlap = 144.5
PHY-3002 : Step(579): len = 215631, overlap = 141.25
PHY-3002 : Step(580): len = 217751, overlap = 136
PHY-3002 : Step(581): len = 218075, overlap = 136.75
PHY-3002 : Step(582): len = 218249, overlap = 140
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.001133
PHY-3002 : Step(583): len = 220754, overlap = 139
PHY-3002 : Step(584): len = 221874, overlap = 140.25
PHY-3002 : Step(585): len = 223580, overlap = 138.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00180271
PHY-3002 : Step(586): len = 224781, overlap = 138
PHY-3002 : Step(587): len = 226290, overlap = 137.75
PHY-3002 : Step(588): len = 227099, overlap = 135.5
PHY-3002 : Step(589): len = 227908, overlap = 134
PHY-3002 : Step(590): len = 228504, overlap = 135.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.290193s wall, 0.202801s user + 0.156001s system = 0.358802s CPU (123.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.062134s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.732670s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000280324
PHY-3002 : Step(591): len = 225596, overlap = 95
PHY-3002 : Step(592): len = 223265, overlap = 110.25
PHY-3002 : Step(593): len = 219033, overlap = 128.25
PHY-3002 : Step(594): len = 217407, overlap = 133
PHY-3002 : Step(595): len = 216200, overlap = 140.5
PHY-3002 : Step(596): len = 215093, overlap = 142
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000549385
PHY-3002 : Step(597): len = 219633, overlap = 135.75
PHY-3002 : Step(598): len = 220621, overlap = 135.5
PHY-3002 : Step(599): len = 221998, overlap = 134.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.001054
PHY-3002 : Step(600): len = 225770, overlap = 128.25
PHY-3002 : Step(601): len = 226065, overlap = 129.5
PHY-3002 : Step(602): len = 227447, overlap = 126.5
PHY-3002 : Step(603): len = 228042, overlap = 127.75
PHY-3002 : Step(604): len = 228714, overlap = 128.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00171712
PHY-3002 : Step(605): len = 230092, overlap = 127.75
PHY-3002 : Step(606): len = 231166, overlap = 129.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0022734
PHY-3002 : Step(607): len = 231962, overlap = 131
PHY-3002 : Step(608): len = 232776, overlap = 128.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00260014
PHY-3002 : Step(609): len = 233291, overlap = 128.75
PHY-3002 : Step(610): len = 234082, overlap = 128.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00288895
PHY-3002 : Step(611): len = 234421, overlap = 127.75
PHY-3002 : Step(612): len = 235477, overlap = 128.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00303865
PHY-3002 : Step(613): len = 235649, overlap = 127.75
PHY-3002 : Step(614): len = 236108, overlap = 127.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0035074
PHY-3002 : Step(615): len = 236369, overlap = 125
PHY-3002 : Step(616): len = 237149, overlap = 125.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00387847
PHY-3002 : Step(617): len = 237321, overlap = 124.25
PHY-3002 : Step(618): len = 237832, overlap = 126.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00411867
PHY-3002 : Step(619): len = 237937, overlap = 125.5
PHY-3002 : Step(620): len = 239053, overlap = 127.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00430741
PHY-3002 : Step(621): len = 239057, overlap = 125.25
PHY-3002 : Step(622): len = 239342, overlap = 124.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00473209
PHY-3002 : Step(623): len = 239617, overlap = 125
PHY-3002 : Step(624): len = 239731, overlap = 123.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00512317
PHY-3002 : Step(625): len = 239945, overlap = 124
PHY-3002 : Step(626): len = 240021, overlap = 124.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00566485
PHY-3002 : Step(627): len = 240244, overlap = 124.75
PHY-3002 : Step(628): len = 240337, overlap = 125.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00585116
PHY-3002 : Step(629): len = 240512, overlap = 123.75
PHY-3002 : Step(630): len = 240594, overlap = 124.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00597063
PHY-3002 : Step(631): len = 240693, overlap = 123
PHY-3002 : Step(632): len = 240787, overlap = 123.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.0062035
PHY-3002 : Step(633): len = 240940, overlap = 122
PHY-3002 : Step(634): len = 241024, overlap = 122.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00623265
PHY-3002 : Step(635): len = 241074, overlap = 122.25
PHY-3002 : Step(636): len = 241638, overlap = 123.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019507s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (80.0%)

PHY-3001 : Legalized: Len = 247899, Over = 0
PHY-3001 : Final: Len = 247899, Over = 0
RUN-1003 : finish command "place" in  23.345787s wall, 33.899017s user + 1.622410s system = 35.521428s CPU (152.2%)

RUN-1004 : used memory is 515 MB, reserved memory is 573 MB, peak memory is 754 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2954 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2222
PHY-1001 : Pin misalignment score is improved from 2222 to 2218
PHY-1001 : Pin misalignment score is improved from 2218 to 2218
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2311 to 2259
PHY-1001 : Pin misalignment score is improved from 2259 to 2244
PHY-1001 : Pin misalignment score is improved from 2244 to 2244
PHY-1001 : Pin local connectivity score is improved from 49 to 0
PHY-1001 : End pin swap;  2.939712s wall, 2.901619s user + 0.015600s system = 2.917219s CPU (99.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312096, over cnt = 1687(21%), over = 3325, worst = 12
PHY-1002 : len = 319992, over cnt = 1385(17%), over = 2266, worst = 6
PHY-1002 : len = 327408, over cnt = 1364(17%), over = 1859, worst = 4
PHY-1002 : len = 352232, over cnt = 929(11%), over = 988, worst = 3
PHY-1002 : len = 368296, over cnt = 704(8%), over = 716, worst = 2
PHY-1002 : len = 384656, over cnt = 584(7%), over = 588, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 80 out of 5950 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.406869s wall, 5.428835s user + 0.015600s system = 5.444435s CPU (100.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.129664s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (96.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 46904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.435495s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (100.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.012537s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (124.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 676312, over cnt = 2024(1%), over = 2096, worst = 3
PHY-1001 : End Routed; 26.541135s wall, 31.403001s user + 0.202801s system = 31.605803s CPU (119.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 615120, over cnt = 1189(0%), over = 1191, worst = 2
PHY-1001 : End DR Iter 1; 18.235580s wall, 18.314517s user + 0.031200s system = 18.345718s CPU (100.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599456, over cnt = 442(0%), over = 443, worst = 2
PHY-1001 : End DR Iter 2; 6.863146s wall, 6.770443s user + 0.000000s system = 6.770443s CPU (98.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 602376, over cnt = 168(0%), over = 168, worst = 1
PHY-1001 : End DR Iter 3; 1.725786s wall, 1.669211s user + 0.000000s system = 1.669211s CPU (96.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 606344, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End DR Iter 4; 1.587104s wall, 1.560010s user + 0.000000s system = 1.560010s CPU (98.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 609648, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 5; 0.857958s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (94.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 610744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.870452s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (100.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.352454s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (92.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.368598s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (105.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.372349s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (100.6%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.377119s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (103.4%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.366868s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (97.8%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.371747s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (100.7%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.380711s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (98.3%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.374302s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (100.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 611032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611032
PHY-1001 : End DC Iter 1; 0.159418s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (107.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  67.738480s wall, 72.197263s user + 0.358802s system = 72.556065s CPU (107.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  76.226032s wall, 80.668117s user + 0.390002s system = 81.058120s CPU (106.3%)

RUN-1004 : used memory is 577 MB, reserved memory is 656 MB, peak memory is 754 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.135201s wall, 2.917219s user + 0.109201s system = 3.026419s CPU (96.5%)

RUN-1004 : used memory is 577 MB, reserved memory is 656 MB, peak memory is 754 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.794238s wall, 3.744024s user + 0.046800s system = 3.790824s CPU (99.9%)

RUN-1004 : used memory is 609 MB, reserved memory is 690 MB, peak memory is 754 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2178
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5950, pip num: 55920
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158230 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.372597s wall, 19.406524s user + 0.031200s system = 19.437725s CPU (187.4%)

RUN-1004 : used memory is 636 MB, reserved memory is 707 MB, peak memory is 754 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.668118s wall, 1.435209s user + 0.140401s system = 1.575610s CPU (94.5%)

RUN-1004 : used memory is 673 MB, reserved memory is 807 MB, peak memory is 754 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.815335s wall, 2.542816s user + 0.468003s system = 3.010819s CPU (11.2%)

RUN-1004 : used memory is 608 MB, reserved memory is 809 MB, peak memory is 754 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.816060s wall, 0.374402s user + 0.156001s system = 0.530403s CPU (7.8%)

RUN-1004 : used memory is 602 MB, reserved memory is 802 MB, peak memory is 754 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.196957s wall, 4.867231s user + 0.811205s system = 5.678436s CPU (15.7%)

RUN-1004 : used memory is 591 MB, reserved memory is 792 MB, peak memory is 754 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 495 instances.
SYN-1015 : Optimize round 1, 3304 better
SYN-1014 : Optimize round 2
SYN-1032 : 9105/2969 useful/useless nets, 8207/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 545 better
SYN-1014 : Optimize round 3
SYN-1032 : 9105/0 useful/useless nets, 8207/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.472608s wall, 3.338421s user + 0.046800s system = 3.385222s CPU (97.5%)

RUN-1004 : used memory is 357 MB, reserved memory is 540 MB, peak memory is 754 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4407
  #and                747
  #nand                 0
  #or                 538
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1513   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  2.073387s wall, 1.560010s user + 0.078001s system = 1.638011s CPU (79.0%)

RUN-1004 : used memory is 401 MB, reserved memory is 545 MB, peak memory is 754 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9270/2 useful/useless nets, 8375/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11742/0 useful/useless nets, 10847/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11740/0 useful/useless nets, 10845/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12588/0 useful/useless nets, 11693/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45904, tnet num: 12579, tinst num: 11668, tnode num: 86407, tedge num: 87387.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  3.279998s wall, 1.419609s user + 0.093601s system = 1.513210s CPU (46.1%)

RUN-1004 : used memory is 494 MB, reserved memory is 632 MB, peak memory is 754 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.55 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6835 instances into 3158 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8879/0 useful/useless nets, 7984/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3158 LUT to BLE ...
SYN-4008 : Packed 3158 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 472 SEQ (75008 nodes)...
SYN-4004 : #2: Packed 1211 SEQ (1132259 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (110229 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 284 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3158/4562 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4066  |4066  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.300141s wall, 15.459699s user + 0.265202s system = 15.724901s CPU (85.9%)

RUN-1004 : used memory is 571 MB, reserved memory is 710 MB, peak memory is 754 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 11 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.880340s wall, 2.745618s user + 0.124801s system = 2.870418s CPU (99.7%)

RUN-1004 : used memory is 574 MB, reserved memory is 710 MB, peak memory is 754 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.198788s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (96.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 939057
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(637): len = 524049, overlap = 200.75
PHY-3002 : Step(638): len = 347265, overlap = 263.25
PHY-3002 : Step(639): len = 264839, overlap = 289.75
PHY-3002 : Step(640): len = 213510, overlap = 307.5
PHY-3002 : Step(641): len = 174732, overlap = 324.5
PHY-3002 : Step(642): len = 147393, overlap = 338.75
PHY-3002 : Step(643): len = 122813, overlap = 357.5
PHY-3002 : Step(644): len = 98175.9, overlap = 375.5
PHY-3002 : Step(645): len = 90622.2, overlap = 379.25
PHY-3002 : Step(646): len = 79715, overlap = 384.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.07043e-07
PHY-3002 : Step(647): len = 78424.7, overlap = 384
PHY-3002 : Step(648): len = 79171.9, overlap = 383.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26773e-06
PHY-3002 : Step(649): len = 79817, overlap = 383.25
PHY-3002 : Step(650): len = 90588, overlap = 374.5
PHY-3002 : Step(651): len = 109525, overlap = 325.25
PHY-3002 : Step(652): len = 106208, overlap = 321.75
PHY-3002 : Step(653): len = 106073, overlap = 320.5
PHY-3002 : Step(654): len = 107287, overlap = 318.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53546e-06
PHY-3002 : Step(655): len = 106220, overlap = 315
PHY-3002 : Step(656): len = 112650, overlap = 305.25
PHY-3002 : Step(657): len = 114225, overlap = 291.5
PHY-3002 : Step(658): len = 118386, overlap = 285.75
PHY-3002 : Step(659): len = 118853, overlap = 280.75
PHY-3002 : Step(660): len = 120894, overlap = 277.5
PHY-3002 : Step(661): len = 122760, overlap = 270
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07091e-06
PHY-3002 : Step(662): len = 123114, overlap = 267.25
PHY-3002 : Step(663): len = 127367, overlap = 260
PHY-3002 : Step(664): len = 135820, overlap = 239.25
PHY-3002 : Step(665): len = 134763, overlap = 233.75
PHY-3002 : Step(666): len = 135905, overlap = 227.25
PHY-3002 : Step(667): len = 136913, overlap = 216.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.01418e-05
PHY-3002 : Step(668): len = 139282, overlap = 204.75
PHY-3002 : Step(669): len = 146655, overlap = 196.5
PHY-3002 : Step(670): len = 147180, overlap = 187.75
PHY-3002 : Step(671): len = 148502, overlap = 180.75
PHY-3002 : Step(672): len = 149475, overlap = 179
PHY-3002 : Step(673): len = 150489, overlap = 175.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.02837e-05
PHY-3002 : Step(674): len = 152987, overlap = 182.25
PHY-3002 : Step(675): len = 162409, overlap = 176
PHY-3002 : Step(676): len = 163781, overlap = 165.75
PHY-3002 : Step(677): len = 162804, overlap = 160.75
PHY-3002 : Step(678): len = 163516, overlap = 157.5
PHY-3002 : Step(679): len = 163108, overlap = 156.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003633s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.276703s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (97.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.743259s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.94147e-06
PHY-3002 : Step(680): len = 164763, overlap = 169
PHY-3002 : Step(681): len = 164533, overlap = 169.75
PHY-3002 : Step(682): len = 163041, overlap = 171.75
PHY-3002 : Step(683): len = 160355, overlap = 166.25
PHY-3002 : Step(684): len = 156781, overlap = 176.5
PHY-3002 : Step(685): len = 152505, overlap = 177.25
PHY-3002 : Step(686): len = 147035, overlap = 194
PHY-3002 : Step(687): len = 143498, overlap = 198.5
PHY-3002 : Step(688): len = 140693, overlap = 206.5
PHY-3002 : Step(689): len = 137957, overlap = 214.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.88293e-06
PHY-3002 : Step(690): len = 140470, overlap = 215.25
PHY-3002 : Step(691): len = 146165, overlap = 203
PHY-3002 : Step(692): len = 145708, overlap = 203.5
PHY-3002 : Step(693): len = 146665, overlap = 197.5
PHY-3002 : Step(694): len = 148244, overlap = 191.75
PHY-3002 : Step(695): len = 150115, overlap = 187.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.97659e-05
PHY-3002 : Step(696): len = 154138, overlap = 170.75
PHY-3002 : Step(697): len = 162900, overlap = 155.25
PHY-3002 : Step(698): len = 162113, overlap = 154
PHY-3002 : Step(699): len = 162096, overlap = 155
PHY-3002 : Step(700): len = 163282, overlap = 154
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.69883e-05
PHY-3002 : Step(701): len = 169308, overlap = 147.5
PHY-3002 : Step(702): len = 177116, overlap = 143
PHY-3002 : Step(703): len = 176480, overlap = 137
PHY-3002 : Step(704): len = 176938, overlap = 134.5
PHY-3002 : Step(705): len = 178564, overlap = 137.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.39767e-05
PHY-3002 : Step(706): len = 185637, overlap = 136.25
PHY-3002 : Step(707): len = 190075, overlap = 125.25
PHY-3002 : Step(708): len = 193212, overlap = 117.25
PHY-3002 : Step(709): len = 194611, overlap = 115.5
PHY-3002 : Step(710): len = 195135, overlap = 109
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000147953
PHY-3002 : Step(711): len = 200997, overlap = 106
PHY-3002 : Step(712): len = 205178, overlap = 100.25
PHY-3002 : Step(713): len = 206969, overlap = 98
PHY-3002 : Step(714): len = 207280, overlap = 95.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.244186s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (99.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.783490s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (103.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.54982e-05
PHY-3002 : Step(715): len = 208087, overlap = 187.75
PHY-3002 : Step(716): len = 206000, overlap = 175.75
PHY-3002 : Step(717): len = 202211, overlap = 178.75
PHY-3002 : Step(718): len = 196660, overlap = 175
PHY-3002 : Step(719): len = 190947, overlap = 182
PHY-3002 : Step(720): len = 185645, overlap = 193.75
PHY-3002 : Step(721): len = 181570, overlap = 198
PHY-3002 : Step(722): len = 178422, overlap = 200
PHY-3002 : Step(723): len = 176349, overlap = 204.75
PHY-3002 : Step(724): len = 175028, overlap = 203
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150996
PHY-3002 : Step(725): len = 182952, overlap = 193
PHY-3002 : Step(726): len = 186715, overlap = 184.75
PHY-3002 : Step(727): len = 189490, overlap = 179
PHY-3002 : Step(728): len = 189498, overlap = 176
PHY-3002 : Step(729): len = 189005, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000301993
PHY-3002 : Step(730): len = 197729, overlap = 163.5
PHY-3002 : Step(731): len = 200158, overlap = 160.75
PHY-3002 : Step(732): len = 202877, overlap = 155.5
PHY-3002 : Step(733): len = 204774, overlap = 154.75
PHY-3002 : Step(734): len = 205797, overlap = 152
PHY-3002 : Step(735): len = 206190, overlap = 149.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000590557
PHY-3002 : Step(736): len = 211140, overlap = 144.5
PHY-3002 : Step(737): len = 212391, overlap = 144.5
PHY-3002 : Step(738): len = 215631, overlap = 141.25
PHY-3002 : Step(739): len = 217751, overlap = 136
PHY-3002 : Step(740): len = 218075, overlap = 136.75
PHY-3002 : Step(741): len = 218249, overlap = 140
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.001133
PHY-3002 : Step(742): len = 220754, overlap = 139
PHY-3002 : Step(743): len = 221874, overlap = 140.25
PHY-3002 : Step(744): len = 223580, overlap = 138.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00180271
PHY-3002 : Step(745): len = 224781, overlap = 138
PHY-3002 : Step(746): len = 226290, overlap = 137.75
PHY-3002 : Step(747): len = 227099, overlap = 135.5
PHY-3002 : Step(748): len = 227908, overlap = 134
PHY-3002 : Step(749): len = 228504, overlap = 135.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.339108s wall, 0.187201s user + 0.156001s system = 0.343202s CPU (101.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.203097s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (98.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.829749s wall, 0.842405s user + 0.015600s system = 0.858005s CPU (103.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000280324
PHY-3002 : Step(750): len = 225596, overlap = 95
PHY-3002 : Step(751): len = 223265, overlap = 110.25
PHY-3002 : Step(752): len = 219033, overlap = 128.25
PHY-3002 : Step(753): len = 217407, overlap = 133
PHY-3002 : Step(754): len = 216200, overlap = 140.5
PHY-3002 : Step(755): len = 215093, overlap = 142
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000549385
PHY-3002 : Step(756): len = 219633, overlap = 135.75
PHY-3002 : Step(757): len = 220621, overlap = 135.5
PHY-3002 : Step(758): len = 221998, overlap = 134.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.001054
PHY-3002 : Step(759): len = 225770, overlap = 128.25
PHY-3002 : Step(760): len = 226065, overlap = 129.5
PHY-3002 : Step(761): len = 227447, overlap = 126.5
PHY-3002 : Step(762): len = 228042, overlap = 127.75
PHY-3002 : Step(763): len = 228714, overlap = 128.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00171712
PHY-3002 : Step(764): len = 230092, overlap = 127.75
PHY-3002 : Step(765): len = 231166, overlap = 129.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0022734
PHY-3002 : Step(766): len = 231962, overlap = 131
PHY-3002 : Step(767): len = 232776, overlap = 128.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00260014
PHY-3002 : Step(768): len = 233291, overlap = 128.75
PHY-3002 : Step(769): len = 234082, overlap = 128.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00288895
PHY-3002 : Step(770): len = 234421, overlap = 127.75
PHY-3002 : Step(771): len = 235477, overlap = 128.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00303865
PHY-3002 : Step(772): len = 235649, overlap = 127.75
PHY-3002 : Step(773): len = 236108, overlap = 127.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0035074
PHY-3002 : Step(774): len = 236369, overlap = 125
PHY-3002 : Step(775): len = 237149, overlap = 125.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00387847
PHY-3002 : Step(776): len = 237321, overlap = 124.25
PHY-3002 : Step(777): len = 237832, overlap = 126.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00411867
PHY-3002 : Step(778): len = 237937, overlap = 125.5
PHY-3002 : Step(779): len = 239053, overlap = 127.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00430741
PHY-3002 : Step(780): len = 239057, overlap = 125.25
PHY-3002 : Step(781): len = 239342, overlap = 124.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00473209
PHY-3002 : Step(782): len = 239617, overlap = 125
PHY-3002 : Step(783): len = 239731, overlap = 123.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00512317
PHY-3002 : Step(784): len = 239945, overlap = 124
PHY-3002 : Step(785): len = 240021, overlap = 124.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00566485
PHY-3002 : Step(786): len = 240244, overlap = 124.75
PHY-3002 : Step(787): len = 240337, overlap = 125.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00585116
PHY-3002 : Step(788): len = 240512, overlap = 123.75
PHY-3002 : Step(789): len = 240594, overlap = 124.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00597063
PHY-3002 : Step(790): len = 240693, overlap = 123
PHY-3002 : Step(791): len = 240787, overlap = 123.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.0062035
PHY-3002 : Step(792): len = 240940, overlap = 122
PHY-3002 : Step(793): len = 241024, overlap = 122.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00623265
PHY-3002 : Step(794): len = 241074, overlap = 122.25
PHY-3002 : Step(795): len = 241638, overlap = 123.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023958s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (130.2%)

PHY-3001 : Legalized: Len = 247899, Over = 0
PHY-3001 : Final: Len = 247899, Over = 0
RUN-1003 : finish command "place" in  26.036011s wall, 36.176632s user + 1.809612s system = 37.986244s CPU (145.9%)

RUN-1004 : used memory is 575 MB, reserved memory is 709 MB, peak memory is 754 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2954 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2222
PHY-1001 : Pin misalignment score is improved from 2222 to 2218
PHY-1001 : Pin misalignment score is improved from 2218 to 2218
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2311 to 2259
PHY-1001 : Pin misalignment score is improved from 2259 to 2244
PHY-1001 : Pin misalignment score is improved from 2244 to 2244
PHY-1001 : Pin local connectivity score is improved from 49 to 0
PHY-1001 : End pin swap;  3.115861s wall, 3.073220s user + 0.015600s system = 3.088820s CPU (99.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312096, over cnt = 1687(21%), over = 3325, worst = 12
PHY-1002 : len = 319992, over cnt = 1385(17%), over = 2266, worst = 6
PHY-1002 : len = 327408, over cnt = 1364(17%), over = 1859, worst = 4
PHY-1002 : len = 352232, over cnt = 929(11%), over = 988, worst = 3
PHY-1002 : len = 368296, over cnt = 704(8%), over = 716, worst = 2
PHY-1002 : len = 384656, over cnt = 584(7%), over = 588, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 80 out of 5950 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.034888s wall, 5.896838s user + 0.031200s system = 5.928038s CPU (98.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.188615s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 46904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.486025s wall, 0.452403s user + 0.031200s system = 0.483603s CPU (99.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.013332s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (117.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 676312, over cnt = 2024(1%), over = 2096, worst = 3
PHY-1001 : End Routed; 28.307481s wall, 32.385808s user + 0.296402s system = 32.682209s CPU (115.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 615120, over cnt = 1189(0%), over = 1191, worst = 2
PHY-1001 : End DR Iter 1; 19.250684s wall, 19.125723s user + 0.046800s system = 19.172523s CPU (99.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599456, over cnt = 442(0%), over = 443, worst = 2
PHY-1001 : End DR Iter 2; 7.143067s wall, 7.020045s user + 0.000000s system = 7.020045s CPU (98.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 602376, over cnt = 168(0%), over = 168, worst = 1
PHY-1001 : End DR Iter 3; 1.785536s wall, 1.716011s user + 0.000000s system = 1.716011s CPU (96.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 606344, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End DR Iter 4; 1.647483s wall, 1.622410s user + 0.015600s system = 1.638011s CPU (99.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 609648, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 5; 0.819670s wall, 0.780005s user + 0.015600s system = 0.795605s CPU (97.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 610744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.884289s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (100.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.366474s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (102.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.387547s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.392091s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (95.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.403352s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (100.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.385928s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (97.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.386838s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (96.8%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.386723s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (96.8%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.388310s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (96.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 611032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611032
PHY-1001 : End DC Iter 1; 0.172416s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (99.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  71.669777s wall, 74.802480s user + 0.483603s system = 75.286083s CPU (105.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  80.967644s wall, 83.928538s user + 0.530403s system = 84.458941s CPU (104.3%)

RUN-1004 : used memory is 590 MB, reserved memory is 715 MB, peak memory is 754 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.933206s wall, 2.730018s user + 0.140401s system = 2.870418s CPU (97.9%)

RUN-1004 : used memory is 590 MB, reserved memory is 715 MB, peak memory is 754 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.054825s wall, 3.962425s user + 0.046800s system = 4.009226s CPU (98.9%)

RUN-1004 : used memory is 603 MB, reserved memory is 761 MB, peak memory is 754 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2178
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5950, pip num: 55920
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158230 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.408889s wall, 20.904134s user + 0.046800s system = 20.950934s CPU (183.6%)

RUN-1004 : used memory is 631 MB, reserved memory is 777 MB, peak memory is 754 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.444041s wall, 1.326008s user + 0.093601s system = 1.419609s CPU (98.3%)

RUN-1004 : used memory is 706 MB, reserved memory is 847 MB, peak memory is 754 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.725324s wall, 2.932819s user + 0.499203s system = 3.432022s CPU (12.8%)

RUN-1004 : used memory is 708 MB, reserved memory is 849 MB, peak memory is 754 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.816766s wall, 0.421203s user + 0.124801s system = 0.546003s CPU (8.0%)

RUN-1004 : used memory is 709 MB, reserved memory is 850 MB, peak memory is 754 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.764570s wall, 5.179233s user + 0.795605s system = 5.974838s CPU (16.7%)

RUN-1004 : used memory is 699 MB, reserved memory is 840 MB, peak memory is 754 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 495 instances.
SYN-1015 : Optimize round 1, 3304 better
SYN-1014 : Optimize round 2
SYN-1032 : 9105/2969 useful/useless nets, 8207/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 545 better
SYN-1014 : Optimize round 3
SYN-1032 : 9105/0 useful/useless nets, 8207/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.565029s wall, 4.508429s user + 0.093601s system = 4.602030s CPU (82.7%)

RUN-1004 : used memory is 532 MB, reserved memory is 640 MB, peak memory is 754 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4407
  #and                747
  #nand                 0
  #or                 538
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1513   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 12 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.962390s wall, 1.700411s user + 0.062400s system = 1.762811s CPU (89.8%)

RUN-1004 : used memory is 531 MB, reserved memory is 642 MB, peak memory is 754 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9270/2 useful/useless nets, 8375/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11742/0 useful/useless nets, 10847/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11740/0 useful/useless nets, 10845/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12588/0 useful/useless nets, 11693/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45904, tnet num: 12579, tinst num: 11668, tnode num: 86407, tedge num: 87387.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.581729s wall, 1.326008s user + 0.015600s system = 1.341609s CPU (84.8%)

RUN-1004 : used memory is 567 MB, reserved memory is 658 MB, peak memory is 754 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.55 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6835 instances into 3158 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8879/0 useful/useless nets, 7984/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3158 LUT to BLE ...
SYN-4008 : Packed 3158 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 472 SEQ (75008 nodes)...
SYN-4004 : #2: Packed 1211 SEQ (1132259 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (110229 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 284 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3158/4562 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4066  |4066  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.774972s wall, 15.568900s user + 0.234002s system = 15.802901s CPU (94.2%)

RUN-1004 : used memory is 620 MB, reserved memory is 718 MB, peak memory is 754 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 13 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.513001s wall, 2.964019s user + 0.187201s system = 3.151220s CPU (89.7%)

RUN-1004 : used memory is 639 MB, reserved memory is 718 MB, peak memory is 754 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.261234s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (96.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 939057
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(796): len = 524049, overlap = 200.75
PHY-3002 : Step(797): len = 347265, overlap = 263.25
PHY-3002 : Step(798): len = 264839, overlap = 289.75
PHY-3002 : Step(799): len = 213510, overlap = 307.5
PHY-3002 : Step(800): len = 174732, overlap = 324.5
PHY-3002 : Step(801): len = 147393, overlap = 338.75
PHY-3002 : Step(802): len = 122813, overlap = 357.5
PHY-3002 : Step(803): len = 98175.9, overlap = 375.5
PHY-3002 : Step(804): len = 90622.2, overlap = 379.25
PHY-3002 : Step(805): len = 79715, overlap = 384.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.07043e-07
PHY-3002 : Step(806): len = 78424.7, overlap = 384
PHY-3002 : Step(807): len = 79171.9, overlap = 383.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26773e-06
PHY-3002 : Step(808): len = 79817, overlap = 383.25
PHY-3002 : Step(809): len = 90588, overlap = 374.5
PHY-3002 : Step(810): len = 109525, overlap = 325.25
PHY-3002 : Step(811): len = 106208, overlap = 321.75
PHY-3002 : Step(812): len = 106073, overlap = 320.5
PHY-3002 : Step(813): len = 107287, overlap = 318.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53546e-06
PHY-3002 : Step(814): len = 106220, overlap = 315
PHY-3002 : Step(815): len = 112650, overlap = 305.25
PHY-3002 : Step(816): len = 114225, overlap = 291.5
PHY-3002 : Step(817): len = 118386, overlap = 285.75
PHY-3002 : Step(818): len = 118853, overlap = 280.75
PHY-3002 : Step(819): len = 120894, overlap = 277.5
PHY-3002 : Step(820): len = 122760, overlap = 270
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07091e-06
PHY-3002 : Step(821): len = 123114, overlap = 267.25
PHY-3002 : Step(822): len = 127367, overlap = 260
PHY-3002 : Step(823): len = 135820, overlap = 239.25
PHY-3002 : Step(824): len = 134763, overlap = 233.75
PHY-3002 : Step(825): len = 135905, overlap = 227.25
PHY-3002 : Step(826): len = 136913, overlap = 216.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.01418e-05
PHY-3002 : Step(827): len = 139282, overlap = 204.75
PHY-3002 : Step(828): len = 146655, overlap = 196.5
PHY-3002 : Step(829): len = 147180, overlap = 187.75
PHY-3002 : Step(830): len = 148502, overlap = 180.75
PHY-3002 : Step(831): len = 149475, overlap = 179
PHY-3002 : Step(832): len = 150489, overlap = 175.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.02837e-05
PHY-3002 : Step(833): len = 152987, overlap = 182.25
PHY-3002 : Step(834): len = 162409, overlap = 176
PHY-3002 : Step(835): len = 163781, overlap = 165.75
PHY-3002 : Step(836): len = 162804, overlap = 160.75
PHY-3002 : Step(837): len = 163516, overlap = 157.5
PHY-3002 : Step(838): len = 163108, overlap = 156.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003482s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.122723s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.713027s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (105.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.94147e-06
PHY-3002 : Step(839): len = 164763, overlap = 169
PHY-3002 : Step(840): len = 164533, overlap = 169.75
PHY-3002 : Step(841): len = 163041, overlap = 171.75
PHY-3002 : Step(842): len = 160355, overlap = 166.25
PHY-3002 : Step(843): len = 156781, overlap = 176.5
PHY-3002 : Step(844): len = 152505, overlap = 177.25
PHY-3002 : Step(845): len = 147035, overlap = 194
PHY-3002 : Step(846): len = 143498, overlap = 198.5
PHY-3002 : Step(847): len = 140693, overlap = 206.5
PHY-3002 : Step(848): len = 137957, overlap = 214.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.88293e-06
PHY-3002 : Step(849): len = 140470, overlap = 215.25
PHY-3002 : Step(850): len = 146165, overlap = 203
PHY-3002 : Step(851): len = 145708, overlap = 203.5
PHY-3002 : Step(852): len = 146665, overlap = 197.5
PHY-3002 : Step(853): len = 148244, overlap = 191.75
PHY-3002 : Step(854): len = 150115, overlap = 187.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.97659e-05
PHY-3002 : Step(855): len = 154138, overlap = 170.75
PHY-3002 : Step(856): len = 162900, overlap = 155.25
PHY-3002 : Step(857): len = 162113, overlap = 154
PHY-3002 : Step(858): len = 162096, overlap = 155
PHY-3002 : Step(859): len = 163282, overlap = 154
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.69883e-05
PHY-3002 : Step(860): len = 169308, overlap = 147.5
PHY-3002 : Step(861): len = 177116, overlap = 143
PHY-3002 : Step(862): len = 176480, overlap = 137
PHY-3002 : Step(863): len = 176938, overlap = 134.5
PHY-3002 : Step(864): len = 178564, overlap = 137.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.39767e-05
PHY-3002 : Step(865): len = 185637, overlap = 136.25
PHY-3002 : Step(866): len = 190075, overlap = 125.25
PHY-3002 : Step(867): len = 193212, overlap = 117.25
PHY-3002 : Step(868): len = 194611, overlap = 115.5
PHY-3002 : Step(869): len = 195135, overlap = 109
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000147953
PHY-3002 : Step(870): len = 200997, overlap = 106
PHY-3002 : Step(871): len = 205178, overlap = 100.25
PHY-3002 : Step(872): len = 206969, overlap = 98
PHY-3002 : Step(873): len = 207280, overlap = 95.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.146962s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (96.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.725086s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.54982e-05
PHY-3002 : Step(874): len = 208087, overlap = 187.75
PHY-3002 : Step(875): len = 206000, overlap = 175.75
PHY-3002 : Step(876): len = 202211, overlap = 178.75
PHY-3002 : Step(877): len = 196660, overlap = 175
PHY-3002 : Step(878): len = 190947, overlap = 182
PHY-3002 : Step(879): len = 185645, overlap = 193.75
PHY-3002 : Step(880): len = 181570, overlap = 198
PHY-3002 : Step(881): len = 178422, overlap = 200
PHY-3002 : Step(882): len = 176349, overlap = 204.75
PHY-3002 : Step(883): len = 175028, overlap = 203
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150996
PHY-3002 : Step(884): len = 182952, overlap = 193
PHY-3002 : Step(885): len = 186715, overlap = 184.75
PHY-3002 : Step(886): len = 189490, overlap = 179
PHY-3002 : Step(887): len = 189498, overlap = 176
PHY-3002 : Step(888): len = 189005, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000301993
PHY-3002 : Step(889): len = 197729, overlap = 163.5
PHY-3002 : Step(890): len = 200158, overlap = 160.75
PHY-3002 : Step(891): len = 202877, overlap = 155.5
PHY-3002 : Step(892): len = 204774, overlap = 154.75
PHY-3002 : Step(893): len = 205797, overlap = 152
PHY-3002 : Step(894): len = 206190, overlap = 149.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000590557
PHY-3002 : Step(895): len = 211140, overlap = 144.5
PHY-3002 : Step(896): len = 212391, overlap = 144.5
PHY-3002 : Step(897): len = 215631, overlap = 141.25
PHY-3002 : Step(898): len = 217751, overlap = 136
PHY-3002 : Step(899): len = 218075, overlap = 136.75
PHY-3002 : Step(900): len = 218249, overlap = 140
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.001133
PHY-3002 : Step(901): len = 220754, overlap = 139
PHY-3002 : Step(902): len = 221874, overlap = 140.25
PHY-3002 : Step(903): len = 223580, overlap = 138.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00180271
PHY-3002 : Step(904): len = 224781, overlap = 138
PHY-3002 : Step(905): len = 226290, overlap = 137.75
PHY-3002 : Step(906): len = 227099, overlap = 135.5
PHY-3002 : Step(907): len = 227908, overlap = 134
PHY-3002 : Step(908): len = 228504, overlap = 135.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.330390s wall, 0.280802s user + 0.156001s system = 0.436803s CPU (132.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.136424s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.744061s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000280324
PHY-3002 : Step(909): len = 225596, overlap = 95
PHY-3002 : Step(910): len = 223265, overlap = 110.25
PHY-3002 : Step(911): len = 219033, overlap = 128.25
PHY-3002 : Step(912): len = 217407, overlap = 133
PHY-3002 : Step(913): len = 216200, overlap = 140.5
PHY-3002 : Step(914): len = 215093, overlap = 142
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000549385
PHY-3002 : Step(915): len = 219633, overlap = 135.75
PHY-3002 : Step(916): len = 220621, overlap = 135.5
PHY-3002 : Step(917): len = 221998, overlap = 134.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.001054
PHY-3002 : Step(918): len = 225770, overlap = 128.25
PHY-3002 : Step(919): len = 226065, overlap = 129.5
PHY-3002 : Step(920): len = 227447, overlap = 126.5
PHY-3002 : Step(921): len = 228042, overlap = 127.75
PHY-3002 : Step(922): len = 228714, overlap = 128.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00171712
PHY-3002 : Step(923): len = 230092, overlap = 127.75
PHY-3002 : Step(924): len = 231166, overlap = 129.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0022734
PHY-3002 : Step(925): len = 231962, overlap = 131
PHY-3002 : Step(926): len = 232776, overlap = 128.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00260014
PHY-3002 : Step(927): len = 233291, overlap = 128.75
PHY-3002 : Step(928): len = 234082, overlap = 128.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00288895
PHY-3002 : Step(929): len = 234421, overlap = 127.75
PHY-3002 : Step(930): len = 235477, overlap = 128.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00303865
PHY-3002 : Step(931): len = 235649, overlap = 127.75
PHY-3002 : Step(932): len = 236108, overlap = 127.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0035074
PHY-3002 : Step(933): len = 236369, overlap = 125
PHY-3002 : Step(934): len = 237149, overlap = 125.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00387847
PHY-3002 : Step(935): len = 237321, overlap = 124.25
PHY-3002 : Step(936): len = 237832, overlap = 126.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00411867
PHY-3002 : Step(937): len = 237937, overlap = 125.5
PHY-3002 : Step(938): len = 239053, overlap = 127.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00430741
PHY-3002 : Step(939): len = 239057, overlap = 125.25
PHY-3002 : Step(940): len = 239342, overlap = 124.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00473209
PHY-3002 : Step(941): len = 239617, overlap = 125
PHY-3002 : Step(942): len = 239731, overlap = 123.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00512317
PHY-3002 : Step(943): len = 239945, overlap = 124
PHY-3002 : Step(944): len = 240021, overlap = 124.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00566485
PHY-3002 : Step(945): len = 240244, overlap = 124.75
PHY-3002 : Step(946): len = 240337, overlap = 125.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00585116
PHY-3002 : Step(947): len = 240512, overlap = 123.75
PHY-3002 : Step(948): len = 240594, overlap = 124.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00597063
PHY-3002 : Step(949): len = 240693, overlap = 123
PHY-3002 : Step(950): len = 240787, overlap = 123.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.0062035
PHY-3002 : Step(951): len = 240940, overlap = 122
PHY-3002 : Step(952): len = 241024, overlap = 122.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00623265
PHY-3002 : Step(953): len = 241074, overlap = 122.25
PHY-3002 : Step(954): len = 241638, overlap = 123.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022172s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (140.7%)

PHY-3001 : Legalized: Len = 247899, Over = 0
PHY-3001 : Final: Len = 247899, Over = 0
RUN-1003 : finish command "place" in  25.381644s wall, 34.242219s user + 1.934412s system = 36.176632s CPU (142.5%)

RUN-1004 : used memory is 643 MB, reserved memory is 720 MB, peak memory is 754 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2954 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2222
PHY-1001 : Pin misalignment score is improved from 2222 to 2218
PHY-1001 : Pin misalignment score is improved from 2218 to 2218
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2311 to 2259
PHY-1001 : Pin misalignment score is improved from 2259 to 2244
PHY-1001 : Pin misalignment score is improved from 2244 to 2244
PHY-1001 : Pin local connectivity score is improved from 49 to 0
PHY-1001 : End pin swap;  3.003263s wall, 2.948419s user + 0.015600s system = 2.964019s CPU (98.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312096, over cnt = 1687(21%), over = 3325, worst = 12
PHY-1002 : len = 319992, over cnt = 1385(17%), over = 2266, worst = 6
PHY-1002 : len = 327408, over cnt = 1364(17%), over = 1859, worst = 4
PHY-1002 : len = 352232, over cnt = 929(11%), over = 988, worst = 3
PHY-1002 : len = 368296, over cnt = 704(8%), over = 716, worst = 2
PHY-1002 : len = 384656, over cnt = 584(7%), over = 588, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 80 out of 5950 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.383890s wall, 5.366434s user + 0.015600s system = 5.382034s CPU (100.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.127595s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (97.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 46904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.458037s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (102.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.014648s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (106.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 676312, over cnt = 2024(1%), over = 2096, worst = 3
PHY-1001 : End Routed; 26.744304s wall, 31.995805s user + 0.187201s system = 32.183006s CPU (120.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 615120, over cnt = 1189(0%), over = 1191, worst = 2
PHY-1001 : End DR Iter 1; 18.029842s wall, 18.314517s user + 0.015600s system = 18.330118s CPU (101.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599456, over cnt = 442(0%), over = 443, worst = 2
PHY-1001 : End DR Iter 2; 6.939021s wall, 6.864044s user + 0.000000s system = 6.864044s CPU (98.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 602376, over cnt = 168(0%), over = 168, worst = 1
PHY-1001 : End DR Iter 3; 1.741016s wall, 1.716011s user + 0.000000s system = 1.716011s CPU (98.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 606344, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End DR Iter 4; 1.599584s wall, 1.575610s user + 0.015600s system = 1.591210s CPU (99.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 609648, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 5; 0.790137s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (98.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 610744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.849090s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (99.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.361133s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (99.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.371054s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (105.1%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.376437s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (99.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.376655s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (99.4%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.375451s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (99.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.378460s wall, 0.358802s user + 0.015600s system = 0.374402s CPU (98.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.378636s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (107.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.377299s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (95.1%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 611032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611032
PHY-1001 : End DC Iter 1; 0.161028s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (96.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  67.908601s wall, 72.992868s user + 0.280802s system = 73.273670s CPU (107.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  76.446216s wall, 81.463722s user + 0.327602s system = 81.791324s CPU (107.0%)

RUN-1004 : used memory is 685 MB, reserved memory is 773 MB, peak memory is 754 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.876986s wall, 2.745618s user + 0.124801s system = 2.870418s CPU (99.8%)

RUN-1004 : used memory is 685 MB, reserved memory is 773 MB, peak memory is 754 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.860703s wall, 3.806424s user + 0.046800s system = 3.853225s CPU (99.8%)

RUN-1004 : used memory is 707 MB, reserved memory is 828 MB, peak memory is 754 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2178
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5950, pip num: 55920
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158230 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  9.986472s wall, 18.673320s user + 0.046800s system = 18.720120s CPU (187.5%)

RUN-1004 : used memory is 737 MB, reserved memory is 849 MB, peak memory is 754 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.465575s wall, 1.248008s user + 0.109201s system = 1.357209s CPU (92.6%)

RUN-1004 : used memory is 834 MB, reserved memory is 943 MB, peak memory is 837 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.649573s wall, 3.260421s user + 0.374402s system = 3.634823s CPU (13.6%)

RUN-1004 : used memory is 818 MB, reserved memory is 945 MB, peak memory is 838 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.813868s wall, 0.374402s user + 0.062400s system = 0.436803s CPU (6.4%)

RUN-1004 : used memory is 814 MB, reserved memory is 955 MB, peak memory is 842 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.700853s wall, 5.382034s user + 0.592804s system = 5.974838s CPU (16.7%)

RUN-1004 : used memory is 803 MB, reserved memory is 945 MB, peak memory is 842 MB
GUI-1001 : Download success!
