
SPI_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000e74  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08000f80  08000f80  00010f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800101c  0800101c  0001101c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001020  08001020  00011020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000018  20000000  08001024  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000024  20000018  0800103c  00020018  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  2000003c  0800103c  0002003c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
  9 .debug_info   00003ce4  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000bfa  00000000  00000000  00023d25  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000004d0  00000000  00000000  00024920  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000458  00000000  00000000  00024df0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001b8d  00000000  00000000  00025248  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001b4c  00000000  00000000  00026dd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00028921  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001428  00000000  00000000  000289a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00029dc8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08000f68 	.word	0x08000f68

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08000f68 	.word	0x08000f68

0800014c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800014c:	b480      	push	{r7}
 800014e:	b089      	sub	sp, #36	; 0x24
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000156:	2300      	movs	r3, #0
 8000158:	61fb      	str	r3, [r7, #28]
 800015a:	2300      	movs	r3, #0
 800015c:	613b      	str	r3, [r7, #16]
 800015e:	2300      	movs	r3, #0
 8000160:	61bb      	str	r3, [r7, #24]
 8000162:	2300      	movs	r3, #0
 8000164:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000166:	2300      	movs	r3, #0
 8000168:	617b      	str	r3, [r7, #20]
 800016a:	2300      	movs	r3, #0
 800016c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800016e:	683b      	ldr	r3, [r7, #0]
 8000170:	78db      	ldrb	r3, [r3, #3]
 8000172:	f003 030f 	and.w	r3, r3, #15
 8000176:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000178:	683b      	ldr	r3, [r7, #0]
 800017a:	78db      	ldrb	r3, [r3, #3]
 800017c:	f003 0310 	and.w	r3, r3, #16
 8000180:	2b00      	cmp	r3, #0
 8000182:	d005      	beq.n	8000190 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000184:	683b      	ldr	r3, [r7, #0]
 8000186:	789b      	ldrb	r3, [r3, #2]
 8000188:	461a      	mov	r2, r3
 800018a:	69fb      	ldr	r3, [r7, #28]
 800018c:	4313      	orrs	r3, r2
 800018e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000190:	683b      	ldr	r3, [r7, #0]
 8000192:	881b      	ldrh	r3, [r3, #0]
 8000194:	b2db      	uxtb	r3, r3
 8000196:	2b00      	cmp	r3, #0
 8000198:	d044      	beq.n	8000224 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80001a0:	2300      	movs	r3, #0
 80001a2:	61bb      	str	r3, [r7, #24]
 80001a4:	e038      	b.n	8000218 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80001a6:	2201      	movs	r2, #1
 80001a8:	69bb      	ldr	r3, [r7, #24]
 80001aa:	fa02 f303 	lsl.w	r3, r2, r3
 80001ae:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80001b0:	683b      	ldr	r3, [r7, #0]
 80001b2:	881b      	ldrh	r3, [r3, #0]
 80001b4:	461a      	mov	r2, r3
 80001b6:	68fb      	ldr	r3, [r7, #12]
 80001b8:	4013      	ands	r3, r2
 80001ba:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80001bc:	693a      	ldr	r2, [r7, #16]
 80001be:	68fb      	ldr	r3, [r7, #12]
 80001c0:	429a      	cmp	r2, r3
 80001c2:	d126      	bne.n	8000212 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 80001c4:	69bb      	ldr	r3, [r7, #24]
 80001c6:	009b      	lsls	r3, r3, #2
 80001c8:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80001ca:	220f      	movs	r2, #15
 80001cc:	68fb      	ldr	r3, [r7, #12]
 80001ce:	fa02 f303 	lsl.w	r3, r2, r3
 80001d2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80001d4:	68bb      	ldr	r3, [r7, #8]
 80001d6:	43db      	mvns	r3, r3
 80001d8:	697a      	ldr	r2, [r7, #20]
 80001da:	4013      	ands	r3, r2
 80001dc:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80001de:	69fa      	ldr	r2, [r7, #28]
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	fa02 f303 	lsl.w	r3, r2, r3
 80001e6:	697a      	ldr	r2, [r7, #20]
 80001e8:	4313      	orrs	r3, r2
 80001ea:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80001ec:	683b      	ldr	r3, [r7, #0]
 80001ee:	78db      	ldrb	r3, [r3, #3]
 80001f0:	2b28      	cmp	r3, #40	; 0x28
 80001f2:	d105      	bne.n	8000200 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80001f4:	2201      	movs	r2, #1
 80001f6:	69bb      	ldr	r3, [r7, #24]
 80001f8:	409a      	lsls	r2, r3
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	615a      	str	r2, [r3, #20]
 80001fe:	e008      	b.n	8000212 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000200:	683b      	ldr	r3, [r7, #0]
 8000202:	78db      	ldrb	r3, [r3, #3]
 8000204:	2b48      	cmp	r3, #72	; 0x48
 8000206:	d104      	bne.n	8000212 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000208:	2201      	movs	r2, #1
 800020a:	69bb      	ldr	r3, [r7, #24]
 800020c:	409a      	lsls	r2, r3
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000212:	69bb      	ldr	r3, [r7, #24]
 8000214:	3301      	adds	r3, #1
 8000216:	61bb      	str	r3, [r7, #24]
 8000218:	69bb      	ldr	r3, [r7, #24]
 800021a:	2b07      	cmp	r3, #7
 800021c:	d9c3      	bls.n	80001a6 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	697a      	ldr	r2, [r7, #20]
 8000222:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000224:	683b      	ldr	r3, [r7, #0]
 8000226:	881b      	ldrh	r3, [r3, #0]
 8000228:	2bff      	cmp	r3, #255	; 0xff
 800022a:	d946      	bls.n	80002ba <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	685b      	ldr	r3, [r3, #4]
 8000230:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000232:	2300      	movs	r3, #0
 8000234:	61bb      	str	r3, [r7, #24]
 8000236:	e03a      	b.n	80002ae <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000238:	69bb      	ldr	r3, [r7, #24]
 800023a:	3308      	adds	r3, #8
 800023c:	2201      	movs	r2, #1
 800023e:	fa02 f303 	lsl.w	r3, r2, r3
 8000242:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	881b      	ldrh	r3, [r3, #0]
 8000248:	461a      	mov	r2, r3
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	4013      	ands	r3, r2
 800024e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000250:	693a      	ldr	r2, [r7, #16]
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	429a      	cmp	r2, r3
 8000256:	d127      	bne.n	80002a8 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000258:	69bb      	ldr	r3, [r7, #24]
 800025a:	009b      	lsls	r3, r3, #2
 800025c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800025e:	220f      	movs	r2, #15
 8000260:	68fb      	ldr	r3, [r7, #12]
 8000262:	fa02 f303 	lsl.w	r3, r2, r3
 8000266:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000268:	68bb      	ldr	r3, [r7, #8]
 800026a:	43db      	mvns	r3, r3
 800026c:	697a      	ldr	r2, [r7, #20]
 800026e:	4013      	ands	r3, r2
 8000270:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000272:	69fa      	ldr	r2, [r7, #28]
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	fa02 f303 	lsl.w	r3, r2, r3
 800027a:	697a      	ldr	r2, [r7, #20]
 800027c:	4313      	orrs	r3, r2
 800027e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000280:	683b      	ldr	r3, [r7, #0]
 8000282:	78db      	ldrb	r3, [r3, #3]
 8000284:	2b28      	cmp	r3, #40	; 0x28
 8000286:	d105      	bne.n	8000294 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000288:	69bb      	ldr	r3, [r7, #24]
 800028a:	3308      	adds	r3, #8
 800028c:	2201      	movs	r2, #1
 800028e:	409a      	lsls	r2, r3
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000294:	683b      	ldr	r3, [r7, #0]
 8000296:	78db      	ldrb	r3, [r3, #3]
 8000298:	2b48      	cmp	r3, #72	; 0x48
 800029a:	d105      	bne.n	80002a8 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800029c:	69bb      	ldr	r3, [r7, #24]
 800029e:	3308      	adds	r3, #8
 80002a0:	2201      	movs	r2, #1
 80002a2:	409a      	lsls	r2, r3
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002a8:	69bb      	ldr	r3, [r7, #24]
 80002aa:	3301      	adds	r3, #1
 80002ac:	61bb      	str	r3, [r7, #24]
 80002ae:	69bb      	ldr	r3, [r7, #24]
 80002b0:	2b07      	cmp	r3, #7
 80002b2:	d9c1      	bls.n	8000238 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	697a      	ldr	r2, [r7, #20]
 80002b8:	605a      	str	r2, [r3, #4]
  }
}
 80002ba:	bf00      	nop
 80002bc:	3724      	adds	r7, #36	; 0x24
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr

080002c4 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80002d2:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	2202      	movs	r2, #2
 80002d8:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	2204      	movs	r2, #4
 80002de:	70da      	strb	r2, [r3, #3]
}
 80002e0:	bf00      	nop
 80002e2:	370c      	adds	r7, #12
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bc80      	pop	{r7}
 80002e8:	4770      	bx	lr

080002ea <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80002ea:	b480      	push	{r7}
 80002ec:	b083      	sub	sp, #12
 80002ee:	af00      	add	r7, sp, #0
 80002f0:	6078      	str	r0, [r7, #4]
 80002f2:	460b      	mov	r3, r1
 80002f4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80002f6:	887a      	ldrh	r2, [r7, #2]
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	611a      	str	r2, [r3, #16]
}
 80002fc:	bf00      	nop
 80002fe:	370c      	adds	r7, #12
 8000300:	46bd      	mov	sp, r7
 8000302:	bc80      	pop	{r7}
 8000304:	4770      	bx	lr

08000306 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000306:	b480      	push	{r7}
 8000308:	b083      	sub	sp, #12
 800030a:	af00      	add	r7, sp, #0
 800030c:	6078      	str	r0, [r7, #4]
 800030e:	460b      	mov	r3, r1
 8000310:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000312:	887a      	ldrh	r2, [r7, #2]
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	615a      	str	r2, [r3, #20]
}
 8000318:	bf00      	nop
 800031a:	370c      	adds	r7, #12
 800031c:	46bd      	mov	sp, r7
 800031e:	bc80      	pop	{r7}
 8000320:	4770      	bx	lr
	...

08000324 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000324:	b480      	push	{r7}
 8000326:	b087      	sub	sp, #28
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 800032c:	2300      	movs	r3, #0
 800032e:	617b      	str	r3, [r7, #20]
 8000330:	2300      	movs	r3, #0
 8000332:	613b      	str	r3, [r7, #16]
 8000334:	2300      	movs	r3, #0
 8000336:	60fb      	str	r3, [r7, #12]
 8000338:	2300      	movs	r3, #0
 800033a:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 800033c:	4b4c      	ldr	r3, [pc, #304]	; (8000470 <RCC_GetClocksFreq+0x14c>)
 800033e:	685b      	ldr	r3, [r3, #4]
 8000340:	f003 030c 	and.w	r3, r3, #12
 8000344:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8000346:	697b      	ldr	r3, [r7, #20]
 8000348:	2b04      	cmp	r3, #4
 800034a:	d007      	beq.n	800035c <RCC_GetClocksFreq+0x38>
 800034c:	2b08      	cmp	r3, #8
 800034e:	d009      	beq.n	8000364 <RCC_GetClocksFreq+0x40>
 8000350:	2b00      	cmp	r3, #0
 8000352:	d133      	bne.n	80003bc <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	4a47      	ldr	r2, [pc, #284]	; (8000474 <RCC_GetClocksFreq+0x150>)
 8000358:	601a      	str	r2, [r3, #0]
      break;
 800035a:	e033      	b.n	80003c4 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	4a45      	ldr	r2, [pc, #276]	; (8000474 <RCC_GetClocksFreq+0x150>)
 8000360:	601a      	str	r2, [r3, #0]
      break;
 8000362:	e02f      	b.n	80003c4 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000364:	4b42      	ldr	r3, [pc, #264]	; (8000470 <RCC_GetClocksFreq+0x14c>)
 8000366:	685b      	ldr	r3, [r3, #4]
 8000368:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800036c:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800036e:	4b40      	ldr	r3, [pc, #256]	; (8000470 <RCC_GetClocksFreq+0x14c>)
 8000370:	685b      	ldr	r3, [r3, #4]
 8000372:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000376:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8000378:	693b      	ldr	r3, [r7, #16]
 800037a:	0c9b      	lsrs	r3, r3, #18
 800037c:	3302      	adds	r3, #2
 800037e:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d106      	bne.n	8000394 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000386:	693b      	ldr	r3, [r7, #16]
 8000388:	4a3b      	ldr	r2, [pc, #236]	; (8000478 <RCC_GetClocksFreq+0x154>)
 800038a:	fb02 f203 	mul.w	r2, r2, r3
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000392:	e017      	b.n	80003c4 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000394:	4b36      	ldr	r3, [pc, #216]	; (8000470 <RCC_GetClocksFreq+0x14c>)
 8000396:	685b      	ldr	r3, [r3, #4]
 8000398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800039c:	2b00      	cmp	r3, #0
 800039e:	d006      	beq.n	80003ae <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 80003a0:	693b      	ldr	r3, [r7, #16]
 80003a2:	4a35      	ldr	r2, [pc, #212]	; (8000478 <RCC_GetClocksFreq+0x154>)
 80003a4:	fb02 f203 	mul.w	r2, r2, r3
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	601a      	str	r2, [r3, #0]
      break;
 80003ac:	e00a      	b.n	80003c4 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 80003ae:	693b      	ldr	r3, [r7, #16]
 80003b0:	4a30      	ldr	r2, [pc, #192]	; (8000474 <RCC_GetClocksFreq+0x150>)
 80003b2:	fb02 f203 	mul.w	r2, r2, r3
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	601a      	str	r2, [r3, #0]
      break;
 80003ba:	e003      	b.n	80003c4 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	4a2d      	ldr	r2, [pc, #180]	; (8000474 <RCC_GetClocksFreq+0x150>)
 80003c0:	601a      	str	r2, [r3, #0]
      break;
 80003c2:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80003c4:	4b2a      	ldr	r3, [pc, #168]	; (8000470 <RCC_GetClocksFreq+0x14c>)
 80003c6:	685b      	ldr	r3, [r3, #4]
 80003c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80003cc:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 80003ce:	697b      	ldr	r3, [r7, #20]
 80003d0:	091b      	lsrs	r3, r3, #4
 80003d2:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80003d4:	4a29      	ldr	r2, [pc, #164]	; (800047c <RCC_GetClocksFreq+0x158>)
 80003d6:	697b      	ldr	r3, [r7, #20]
 80003d8:	4413      	add	r3, r2
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	b2db      	uxtb	r3, r3
 80003de:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	681a      	ldr	r2, [r3, #0]
 80003e4:	68bb      	ldr	r3, [r7, #8]
 80003e6:	40da      	lsrs	r2, r3
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80003ec:	4b20      	ldr	r3, [pc, #128]	; (8000470 <RCC_GetClocksFreq+0x14c>)
 80003ee:	685b      	ldr	r3, [r3, #4]
 80003f0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80003f4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 80003f6:	697b      	ldr	r3, [r7, #20]
 80003f8:	0a1b      	lsrs	r3, r3, #8
 80003fa:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80003fc:	4a1f      	ldr	r2, [pc, #124]	; (800047c <RCC_GetClocksFreq+0x158>)
 80003fe:	697b      	ldr	r3, [r7, #20]
 8000400:	4413      	add	r3, r2
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	b2db      	uxtb	r3, r3
 8000406:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	685a      	ldr	r2, [r3, #4]
 800040c:	68bb      	ldr	r3, [r7, #8]
 800040e:	40da      	lsrs	r2, r3
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000414:	4b16      	ldr	r3, [pc, #88]	; (8000470 <RCC_GetClocksFreq+0x14c>)
 8000416:	685b      	ldr	r3, [r3, #4]
 8000418:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800041c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 800041e:	697b      	ldr	r3, [r7, #20]
 8000420:	0adb      	lsrs	r3, r3, #11
 8000422:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000424:	4a15      	ldr	r2, [pc, #84]	; (800047c <RCC_GetClocksFreq+0x158>)
 8000426:	697b      	ldr	r3, [r7, #20]
 8000428:	4413      	add	r3, r2
 800042a:	781b      	ldrb	r3, [r3, #0]
 800042c:	b2db      	uxtb	r3, r3
 800042e:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	685a      	ldr	r2, [r3, #4]
 8000434:	68bb      	ldr	r3, [r7, #8]
 8000436:	40da      	lsrs	r2, r3
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 800043c:	4b0c      	ldr	r3, [pc, #48]	; (8000470 <RCC_GetClocksFreq+0x14c>)
 800043e:	685b      	ldr	r3, [r3, #4]
 8000440:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000444:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8000446:	697b      	ldr	r3, [r7, #20]
 8000448:	0b9b      	lsrs	r3, r3, #14
 800044a:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 800044c:	4a0c      	ldr	r2, [pc, #48]	; (8000480 <RCC_GetClocksFreq+0x15c>)
 800044e:	697b      	ldr	r3, [r7, #20]
 8000450:	4413      	add	r3, r2
 8000452:	781b      	ldrb	r3, [r3, #0]
 8000454:	b2db      	uxtb	r3, r3
 8000456:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	68da      	ldr	r2, [r3, #12]
 800045c:	68bb      	ldr	r3, [r7, #8]
 800045e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	611a      	str	r2, [r3, #16]
}
 8000466:	bf00      	nop
 8000468:	371c      	adds	r7, #28
 800046a:	46bd      	mov	sp, r7
 800046c:	bc80      	pop	{r7}
 800046e:	4770      	bx	lr
 8000470:	40021000 	.word	0x40021000
 8000474:	007a1200 	.word	0x007a1200
 8000478:	003d0900 	.word	0x003d0900
 800047c:	20000000 	.word	0x20000000
 8000480:	20000010 	.word	0x20000010

08000484 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000484:	b480      	push	{r7}
 8000486:	b083      	sub	sp, #12
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
 800048c:	460b      	mov	r3, r1
 800048e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000490:	78fb      	ldrb	r3, [r7, #3]
 8000492:	2b00      	cmp	r3, #0
 8000494:	d006      	beq.n	80004a4 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000496:	4909      	ldr	r1, [pc, #36]	; (80004bc <RCC_APB2PeriphClockCmd+0x38>)
 8000498:	4b08      	ldr	r3, [pc, #32]	; (80004bc <RCC_APB2PeriphClockCmd+0x38>)
 800049a:	699a      	ldr	r2, [r3, #24]
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	4313      	orrs	r3, r2
 80004a0:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80004a2:	e006      	b.n	80004b2 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80004a4:	4905      	ldr	r1, [pc, #20]	; (80004bc <RCC_APB2PeriphClockCmd+0x38>)
 80004a6:	4b05      	ldr	r3, [pc, #20]	; (80004bc <RCC_APB2PeriphClockCmd+0x38>)
 80004a8:	699a      	ldr	r2, [r3, #24]
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	43db      	mvns	r3, r3
 80004ae:	4013      	ands	r3, r2
 80004b0:	618b      	str	r3, [r1, #24]
}
 80004b2:	bf00      	nop
 80004b4:	370c      	adds	r7, #12
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bc80      	pop	{r7}
 80004ba:	4770      	bx	lr
 80004bc:	40021000 	.word	0x40021000

080004c0 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80004c0:	b480      	push	{r7}
 80004c2:	b085      	sub	sp, #20
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
 80004c8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80004ca:	2300      	movs	r3, #0
 80004cc:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	881b      	ldrh	r3, [r3, #0]
 80004d2:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 80004d4:	89fb      	ldrh	r3, [r7, #14]
 80004d6:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 80004da:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80004dc:	683b      	ldr	r3, [r7, #0]
 80004de:	881a      	ldrh	r2, [r3, #0]
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	885b      	ldrh	r3, [r3, #2]
 80004e4:	4313      	orrs	r3, r2
 80004e6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80004ec:	4313      	orrs	r3, r2
 80004ee:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80004f4:	4313      	orrs	r3, r2
 80004f6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80004fc:	4313      	orrs	r3, r2
 80004fe:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000504:	4313      	orrs	r3, r2
 8000506:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800050c:	4313      	orrs	r3, r2
 800050e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000514:	4313      	orrs	r3, r2
 8000516:	b29a      	uxth	r2, r3
 8000518:	89fb      	ldrh	r3, [r7, #14]
 800051a:	4313      	orrs	r3, r2
 800051c:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	89fa      	ldrh	r2, [r7, #14]
 8000522:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	8b9b      	ldrh	r3, [r3, #28]
 8000528:	b29b      	uxth	r3, r3
 800052a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800052e:	b29a      	uxth	r2, r3
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	8a1a      	ldrh	r2, [r3, #16]
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	821a      	strh	r2, [r3, #16]
}
 800053c:	bf00      	nop
 800053e:	3714      	adds	r7, #20
 8000540:	46bd      	mov	sp, r7
 8000542:	bc80      	pop	{r7}
 8000544:	4770      	bx	lr

08000546 <SPI_StructInit>:
  * @brief  Fills each SPI_InitStruct member with its default value.
  * @param  SPI_InitStruct : pointer to a SPI_InitTypeDef structure which will be initialized.
  * @retval None
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
 8000546:	b480      	push	{r7}
 8000548:	b083      	sub	sp, #12
 800054a:	af00      	add	r7, sp, #0
 800054c:	6078      	str	r0, [r7, #4]
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	2200      	movs	r2, #0
 8000552:	801a      	strh	r2, [r3, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	2200      	movs	r2, #0
 8000558:	805a      	strh	r2, [r3, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2200      	movs	r2, #0
 800055e:	809a      	strh	r2, [r3, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2200      	movs	r2, #0
 8000564:	80da      	strh	r2, [r3, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2200      	movs	r2, #0
 800056a:	811a      	strh	r2, [r3, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2200      	movs	r2, #0
 8000570:	815a      	strh	r2, [r3, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	2200      	movs	r2, #0
 8000576:	819a      	strh	r2, [r3, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	2200      	movs	r2, #0
 800057c:	81da      	strh	r2, [r3, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	2207      	movs	r2, #7
 8000582:	821a      	strh	r2, [r3, #16]
}
 8000584:	bf00      	nop
 8000586:	370c      	adds	r7, #12
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr

0800058e <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 800058e:	b480      	push	{r7}
 8000590:	b083      	sub	sp, #12
 8000592:	af00      	add	r7, sp, #0
 8000594:	6078      	str	r0, [r7, #4]
 8000596:	460b      	mov	r3, r1
 8000598:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800059a:	78fb      	ldrb	r3, [r7, #3]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d008      	beq.n	80005b2 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	881b      	ldrh	r3, [r3, #0]
 80005a4:	b29b      	uxth	r3, r3
 80005a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 80005b0:	e007      	b.n	80005c2 <SPI_Cmd+0x34>
    SPIx->CR1 &= CR1_SPE_Reset;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	881b      	ldrh	r3, [r3, #0]
 80005b6:	b29b      	uxth	r3, r3
 80005b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80005bc:	b29a      	uxth	r2, r3
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	801a      	strh	r2, [r3, #0]
}
 80005c2:	bf00      	nop
 80005c4:	370c      	adds	r7, #12
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bc80      	pop	{r7}
 80005ca:	4770      	bx	lr

080005cc <SPI_I2S_SendData>:
  *   - 2 or 3 in I2S mode
  * @param  Data : Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	460b      	mov	r3, r1
 80005d6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	887a      	ldrh	r2, [r7, #2]
 80005dc:	819a      	strh	r2, [r3, #12]
}
 80005de:	bf00      	nop
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bc80      	pop	{r7}
 80005e6:	4770      	bx	lr

080005e8 <SPI_I2S_ReceiveData>:
  *   - 1, 2 or 3 in SPI mode 
  *   - 2 or 3 in I2S mode
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	899b      	ldrh	r3, [r3, #12]
 80005f4:	b29b      	uxth	r3, r3
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bc80      	pop	{r7}
 80005fe:	4770      	bx	lr

08000600 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000600:	b480      	push	{r7}
 8000602:	b085      	sub	sp, #20
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
 8000608:	460b      	mov	r3, r1
 800060a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800060c:	2300      	movs	r3, #0
 800060e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	891b      	ldrh	r3, [r3, #8]
 8000614:	b29a      	uxth	r2, r3
 8000616:	887b      	ldrh	r3, [r7, #2]
 8000618:	4013      	ands	r3, r2
 800061a:	b29b      	uxth	r3, r3
 800061c:	2b00      	cmp	r3, #0
 800061e:	d002      	beq.n	8000626 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000620:	2301      	movs	r3, #1
 8000622:	73fb      	strb	r3, [r7, #15]
 8000624:	e001      	b.n	800062a <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000626:	2300      	movs	r3, #0
 8000628:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800062a:	7bfb      	ldrb	r3, [r7, #15]
}
 800062c:	4618      	mov	r0, r3
 800062e:	3714      	adds	r7, #20
 8000630:	46bd      	mov	sp, r7
 8000632:	bc80      	pop	{r7}
 8000634:	4770      	bx	lr
	...

08000638 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b08c      	sub	sp, #48	; 0x30
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000642:	2300      	movs	r3, #0
 8000644:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000646:	2300      	movs	r3, #0
 8000648:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 800064a:	2300      	movs	r3, #0
 800064c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 800064e:	2300      	movs	r3, #0
 8000650:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	8a1b      	ldrh	r3, [r3, #16]
 800065e:	b29b      	uxth	r3, r3
 8000660:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8000662:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000664:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8000668:	4013      	ands	r3, r2
 800066a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	88db      	ldrh	r3, [r3, #6]
 8000670:	461a      	mov	r2, r3
 8000672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000674:	4313      	orrs	r3, r2
 8000676:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800067a:	b29a      	uxth	r2, r3
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	899b      	ldrh	r3, [r3, #12]
 8000684:	b29b      	uxth	r3, r3
 8000686:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000688:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800068a:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 800068e:	4013      	ands	r3, r2
 8000690:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	889a      	ldrh	r2, [r3, #4]
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	891b      	ldrh	r3, [r3, #8]
 800069a:	4313      	orrs	r3, r2
 800069c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80006a2:	4313      	orrs	r3, r2
 80006a4:	b29b      	uxth	r3, r3
 80006a6:	461a      	mov	r2, r3
 80006a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006aa:	4313      	orrs	r3, r2
 80006ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80006ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006b0:	b29a      	uxth	r2, r3
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	8a9b      	ldrh	r3, [r3, #20]
 80006ba:	b29b      	uxth	r3, r3
 80006bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80006be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80006c0:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 80006c4:	4013      	ands	r3, r2
 80006c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	899b      	ldrh	r3, [r3, #12]
 80006cc:	461a      	mov	r2, r3
 80006ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006d0:	4313      	orrs	r3, r2
 80006d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80006d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006d6:	b29a      	uxth	r2, r3
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80006dc:	f107 0308 	add.w	r3, r7, #8
 80006e0:	4618      	mov	r0, r3
 80006e2:	f7ff fe1f 	bl	8000324 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 80006e6:	69fb      	ldr	r3, [r7, #28]
 80006e8:	4a2e      	ldr	r2, [pc, #184]	; (80007a4 <USART_Init+0x16c>)
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d102      	bne.n	80006f4 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80006ee:	697b      	ldr	r3, [r7, #20]
 80006f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80006f2:	e001      	b.n	80006f8 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80006f4:	693b      	ldr	r3, [r7, #16]
 80006f6:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	899b      	ldrh	r3, [r3, #12]
 80006fc:	b29b      	uxth	r3, r3
 80006fe:	b21b      	sxth	r3, r3
 8000700:	2b00      	cmp	r3, #0
 8000702:	da0c      	bge.n	800071e <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000704:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000706:	4613      	mov	r3, r2
 8000708:	009b      	lsls	r3, r3, #2
 800070a:	4413      	add	r3, r2
 800070c:	009a      	lsls	r2, r3, #2
 800070e:	441a      	add	r2, r3
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	005b      	lsls	r3, r3, #1
 8000716:	fbb2 f3f3 	udiv	r3, r2, r3
 800071a:	627b      	str	r3, [r7, #36]	; 0x24
 800071c:	e00b      	b.n	8000736 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800071e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000720:	4613      	mov	r3, r2
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	4413      	add	r3, r2
 8000726:	009a      	lsls	r2, r3, #2
 8000728:	441a      	add	r2, r3
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	009b      	lsls	r3, r3, #2
 8000730:	fbb2 f3f3 	udiv	r3, r2, r3
 8000734:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8000736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000738:	4a1b      	ldr	r2, [pc, #108]	; (80007a8 <USART_Init+0x170>)
 800073a:	fba2 2303 	umull	r2, r3, r2, r3
 800073e:	095b      	lsrs	r3, r3, #5
 8000740:	011b      	lsls	r3, r3, #4
 8000742:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000746:	091b      	lsrs	r3, r3, #4
 8000748:	2264      	movs	r2, #100	; 0x64
 800074a:	fb02 f303 	mul.w	r3, r2, r3
 800074e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000750:	1ad3      	subs	r3, r2, r3
 8000752:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	899b      	ldrh	r3, [r3, #12]
 8000758:	b29b      	uxth	r3, r3
 800075a:	b21b      	sxth	r3, r3
 800075c:	2b00      	cmp	r3, #0
 800075e:	da0c      	bge.n	800077a <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000760:	6a3b      	ldr	r3, [r7, #32]
 8000762:	00db      	lsls	r3, r3, #3
 8000764:	3332      	adds	r3, #50	; 0x32
 8000766:	4a10      	ldr	r2, [pc, #64]	; (80007a8 <USART_Init+0x170>)
 8000768:	fba2 2303 	umull	r2, r3, r2, r3
 800076c:	095b      	lsrs	r3, r3, #5
 800076e:	f003 0307 	and.w	r3, r3, #7
 8000772:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000774:	4313      	orrs	r3, r2
 8000776:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000778:	e00b      	b.n	8000792 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800077a:	6a3b      	ldr	r3, [r7, #32]
 800077c:	011b      	lsls	r3, r3, #4
 800077e:	3332      	adds	r3, #50	; 0x32
 8000780:	4a09      	ldr	r2, [pc, #36]	; (80007a8 <USART_Init+0x170>)
 8000782:	fba2 2303 	umull	r2, r3, r2, r3
 8000786:	095b      	lsrs	r3, r3, #5
 8000788:	f003 030f 	and.w	r3, r3, #15
 800078c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800078e:	4313      	orrs	r3, r2
 8000790:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000794:	b29a      	uxth	r2, r3
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	811a      	strh	r2, [r3, #8]
}
 800079a:	bf00      	nop
 800079c:	3730      	adds	r7, #48	; 0x30
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	40013800 	.word	0x40013800
 80007a8:	51eb851f 	.word	0x51eb851f

080007ac <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80007ba:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	2200      	movs	r2, #0
 80007c0:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	2200      	movs	r2, #0
 80007c6:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	2200      	movs	r2, #0
 80007cc:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	220c      	movs	r2, #12
 80007d2:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	2200      	movs	r2, #0
 80007d8:	819a      	strh	r2, [r3, #12]
}
 80007da:	bf00      	nop
 80007dc:	370c      	adds	r7, #12
 80007de:	46bd      	mov	sp, r7
 80007e0:	bc80      	pop	{r7}
 80007e2:	4770      	bx	lr

080007e4 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b083      	sub	sp, #12
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
 80007ec:	460b      	mov	r3, r1
 80007ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80007f0:	78fb      	ldrb	r3, [r7, #3]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d008      	beq.n	8000808 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	899b      	ldrh	r3, [r3, #12]
 80007fa:	b29b      	uxth	r3, r3
 80007fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000800:	b29a      	uxth	r2, r3
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8000806:	e007      	b.n	8000818 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	899b      	ldrh	r3, [r3, #12]
 800080c:	b29b      	uxth	r3, r3
 800080e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000812:	b29a      	uxth	r2, r3
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	819a      	strh	r2, [r3, #12]
}
 8000818:	bf00      	nop
 800081a:	370c      	adds	r7, #12
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr

08000822 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000822:	b480      	push	{r7}
 8000824:	b085      	sub	sp, #20
 8000826:	af00      	add	r7, sp, #0
 8000828:	6078      	str	r0, [r7, #4]
 800082a:	460b      	mov	r3, r1
 800082c:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800082e:	2300      	movs	r3, #0
 8000830:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	881b      	ldrh	r3, [r3, #0]
 8000836:	b29a      	uxth	r2, r3
 8000838:	887b      	ldrh	r3, [r7, #2]
 800083a:	4013      	ands	r3, r2
 800083c:	b29b      	uxth	r3, r3
 800083e:	2b00      	cmp	r3, #0
 8000840:	d002      	beq.n	8000848 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000842:	2301      	movs	r3, #1
 8000844:	73fb      	strb	r3, [r7, #15]
 8000846:	e001      	b.n	800084c <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000848:	2300      	movs	r3, #0
 800084a:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800084c:	7bfb      	ldrb	r3, [r7, #15]
}
 800084e:	4618      	mov	r0, r3
 8000850:	3714      	adds	r7, #20
 8000852:	46bd      	mov	sp, r7
 8000854:	bc80      	pop	{r7}
 8000856:	4770      	bx	lr

08000858 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	4603      	mov	r3, r0
 8000860:	6039      	str	r1, [r7, #0]
 8000862:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000864:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000868:	2b00      	cmp	r3, #0
 800086a:	da0b      	bge.n	8000884 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800086c:	490d      	ldr	r1, [pc, #52]	; (80008a4 <NVIC_SetPriority+0x4c>)
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	f003 030f 	and.w	r3, r3, #15
 8000874:	3b04      	subs	r3, #4
 8000876:	683a      	ldr	r2, [r7, #0]
 8000878:	b2d2      	uxtb	r2, r2
 800087a:	0112      	lsls	r2, r2, #4
 800087c:	b2d2      	uxtb	r2, r2
 800087e:	440b      	add	r3, r1
 8000880:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000882:	e009      	b.n	8000898 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000884:	4908      	ldr	r1, [pc, #32]	; (80008a8 <NVIC_SetPriority+0x50>)
 8000886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088a:	683a      	ldr	r2, [r7, #0]
 800088c:	b2d2      	uxtb	r2, r2
 800088e:	0112      	lsls	r2, r2, #4
 8000890:	b2d2      	uxtb	r2, r2
 8000892:	440b      	add	r3, r1
 8000894:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000898:	bf00      	nop
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	bc80      	pop	{r7}
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	e000ed00 	.word	0xe000ed00
 80008a8:	e000e100 	.word	0xe000e100

080008ac <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008ba:	d301      	bcc.n	80008c0 <SysTick_Config+0x14>
 80008bc:	2301      	movs	r3, #1
 80008be:	e011      	b.n	80008e4 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80008c0:	4a0a      	ldr	r2, [pc, #40]	; (80008ec <SysTick_Config+0x40>)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80008c8:	3b01      	subs	r3, #1
 80008ca:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 80008cc:	210f      	movs	r1, #15
 80008ce:	f04f 30ff 	mov.w	r0, #4294967295
 80008d2:	f7ff ffc1 	bl	8000858 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80008d6:	4b05      	ldr	r3, [pc, #20]	; (80008ec <SysTick_Config+0x40>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008dc:	4b03      	ldr	r3, [pc, #12]	; (80008ec <SysTick_Config+0x40>)
 80008de:	2207      	movs	r2, #7
 80008e0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80008e2:	2300      	movs	r3, #0
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	e000e010 	.word	0xe000e010

080008f0 <delay_ms>:
char palavra[4];  //adicionado

static __IO uint32_t TimingDelay; // __IO so no undesired optimization

// Delay for ms
void delay_ms(uint32_t nTime){
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
    TimingDelay = nTime;
 80008f8:	4a06      	ldr	r2, [pc, #24]	; (8000914 <delay_ms+0x24>)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	6013      	str	r3, [r2, #0]
    while(TimingDelay != 0);
 80008fe:	bf00      	nop
 8000900:	4b04      	ldr	r3, [pc, #16]	; (8000914 <delay_ms+0x24>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d1fb      	bne.n	8000900 <delay_ms+0x10>
}
 8000908:	bf00      	nop
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	bc80      	pop	{r7}
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	20000034 	.word	0x20000034

08000918 <SysTick_Handler>:

void SysTick_Handler() {
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
    if(TimingDelay != 0x00){
 800091c:	4b06      	ldr	r3, [pc, #24]	; (8000938 <SysTick_Handler+0x20>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d004      	beq.n	800092e <SysTick_Handler+0x16>
        TimingDelay--;
 8000924:	4b04      	ldr	r3, [pc, #16]	; (8000938 <SysTick_Handler+0x20>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	3b01      	subs	r3, #1
 800092a:	4a03      	ldr	r2, [pc, #12]	; (8000938 <SysTick_Handler+0x20>)
 800092c:	6013      	str	r3, [r2, #0]
    }

}
 800092e:	bf00      	nop
 8000930:	46bd      	mov	sp, r7
 8000932:	bc80      	pop	{r7}
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	20000034 	.word	0x20000034

0800093c <PeripheralInit_GPIO>:

// Setup slave select, output, A3 on port A
void PeripheralInit_GPIO() {
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0

    GPIO_InitTypeDef GPIO_InitDef;  // GPIO init
    GPIO_StructInit(&GPIO_InitDef); // initialize init struct
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	4618      	mov	r0, r3
 8000946:	f7ff fcbd 	bl	80002c4 <GPIO_StructInit>

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE); // initialize clock
 800094a:	2101      	movs	r1, #1
 800094c:	2004      	movs	r0, #4
 800094e:	f7ff fd99 	bl	8000484 <RCC_APB2PeriphClockCmd>

    GPIO_InitDef.GPIO_Pin = GPIO_Pin_3;         // GPIO pin 3
 8000952:	2308      	movs	r3, #8
 8000954:	80bb      	strh	r3, [r7, #4]
    GPIO_InitDef.GPIO_Mode = GPIO_Mode_Out_PP;  // GPIO mode output push-pull
 8000956:	2310      	movs	r3, #16
 8000958:	71fb      	strb	r3, [r7, #7]
    GPIO_InitDef.GPIO_Speed = GPIO_Speed_2MHz;  // GPIO port output speed, 2 MHz
 800095a:	2302      	movs	r3, #2
 800095c:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOA, &GPIO_InitDef);    // initialize pin on GPIOA port
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	4619      	mov	r1, r3
 8000962:	4803      	ldr	r0, [pc, #12]	; (8000970 <PeripheralInit_GPIO+0x34>)
 8000964:	f7ff fbf2 	bl	800014c <GPIO_Init>

}
 8000968:	bf00      	nop
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40010800 	.word	0x40010800

08000974 <PeripheralInit_SPI1_Master>:

// Setup SPI1 pins A4/SS, A5/SCK, A6/MISO, A7/MOSI on port A
// Hardware slave selectis not used. That is indicated in the settings
void PeripheralInit_SPI1_Master(){
 8000974:	b580      	push	{r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af00      	add	r7, sp, #0

    GPIO_InitTypeDef GPIO_InitDef;
    SPI_InitTypeDef SPI_InitDef;

    // initialize init structs
    GPIO_StructInit(&GPIO_InitDef);
 800097a:	f107 0314 	add.w	r3, r7, #20
 800097e:	4618      	mov	r0, r3
 8000980:	f7ff fca0 	bl	80002c4 <GPIO_StructInit>
    SPI_StructInit(&SPI_InitDef);
 8000984:	463b      	mov	r3, r7
 8000986:	4618      	mov	r0, r3
 8000988:	f7ff fddd 	bl	8000546 <SPI_StructInit>

    // initialize clocks
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1 | RCC_APB2Periph_AFIO | RCC_APB2Periph_GPIOA, ENABLE);
 800098c:	2101      	movs	r1, #1
 800098e:	f241 0005 	movw	r0, #4101	; 0x1005
 8000992:	f7ff fd77 	bl	8000484 <RCC_APB2PeriphClockCmd>

    // do not initialize A4/SS because a software SS will be used

    // initialize A5/SCK alternate function push-pull (50 MHz)
    GPIO_InitDef.GPIO_Pin = GPIO_Pin_5;
 8000996:	2320      	movs	r3, #32
 8000998:	82bb      	strh	r3, [r7, #20]
    GPIO_InitDef.GPIO_Mode = GPIO_Mode_AF_PP;
 800099a:	2318      	movs	r3, #24
 800099c:	75fb      	strb	r3, [r7, #23]
    GPIO_InitDef.GPIO_Speed = GPIO_Speed_50MHz;
 800099e:	2303      	movs	r3, #3
 80009a0:	75bb      	strb	r3, [r7, #22]
    GPIO_Init(GPIOA, &GPIO_InitDef);
 80009a2:	f107 0314 	add.w	r3, r7, #20
 80009a6:	4619      	mov	r1, r3
 80009a8:	481d      	ldr	r0, [pc, #116]	; (8000a20 <PeripheralInit_SPI1_Master+0xac>)
 80009aa:	f7ff fbcf 	bl	800014c <GPIO_Init>

    // initialize A6/MISO input pull-up (50MHz)
    GPIO_InitDef.GPIO_Pin = GPIO_Pin_6;
 80009ae:	2340      	movs	r3, #64	; 0x40
 80009b0:	82bb      	strh	r3, [r7, #20]
    GPIO_InitDef.GPIO_Mode = GPIO_Mode_IPU;
 80009b2:	2348      	movs	r3, #72	; 0x48
 80009b4:	75fb      	strb	r3, [r7, #23]
    GPIO_InitDef.GPIO_Speed = GPIO_Speed_50MHz;
 80009b6:	2303      	movs	r3, #3
 80009b8:	75bb      	strb	r3, [r7, #22]
    GPIO_Init(GPIOA, &GPIO_InitDef);
 80009ba:	f107 0314 	add.w	r3, r7, #20
 80009be:	4619      	mov	r1, r3
 80009c0:	4817      	ldr	r0, [pc, #92]	; (8000a20 <PeripheralInit_SPI1_Master+0xac>)
 80009c2:	f7ff fbc3 	bl	800014c <GPIO_Init>

    // initialize A7/MOSI alternate function push-pull (50 MHz)
    GPIO_InitDef.GPIO_Pin = GPIO_Pin_7;
 80009c6:	2380      	movs	r3, #128	; 0x80
 80009c8:	82bb      	strh	r3, [r7, #20]
    GPIO_InitDef.GPIO_Mode = GPIO_Mode_AF_PP;
 80009ca:	2318      	movs	r3, #24
 80009cc:	75fb      	strb	r3, [r7, #23]
    GPIO_InitDef.GPIO_Speed = GPIO_Speed_50MHz;
 80009ce:	2303      	movs	r3, #3
 80009d0:	75bb      	strb	r3, [r7, #22]
    GPIO_Init(GPIOA, &GPIO_InitDef);
 80009d2:	f107 0314 	add.w	r3, r7, #20
 80009d6:	4619      	mov	r1, r3
 80009d8:	4811      	ldr	r0, [pc, #68]	; (8000a20 <PeripheralInit_SPI1_Master+0xac>)
 80009da:	f7ff fbb7 	bl	800014c <GPIO_Init>

    // initialize SPI master
    // for slave, no need to define SPI_BaudRatePrescaler
    SPI_InitDef.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80009de:	2300      	movs	r3, #0
 80009e0:	803b      	strh	r3, [r7, #0]
    SPI_InitDef.SPI_Mode = SPI_Mode_Master;
 80009e2:	f44f 7382 	mov.w	r3, #260	; 0x104
 80009e6:	807b      	strh	r3, [r7, #2]
    SPI_InitDef.SPI_DataSize = SPI_DataSize_8b;     // 8-bit transactions
 80009e8:	2300      	movs	r3, #0
 80009ea:	80bb      	strh	r3, [r7, #4]
    SPI_InitDef.SPI_FirstBit = SPI_FirstBit_MSB;    // MSB first
 80009ec:	2300      	movs	r3, #0
 80009ee:	81fb      	strh	r3, [r7, #14]
    SPI_InitDef.SPI_CPOL = SPI_CPOL_Low;            // CPOL = 0, clock idle low
 80009f0:	2300      	movs	r3, #0
 80009f2:	80fb      	strh	r3, [r7, #6]
    SPI_InitDef.SPI_CPHA = SPI_CPHA_2Edge;          // CPHA = 1
 80009f4:	2301      	movs	r3, #1
 80009f6:	813b      	strh	r3, [r7, #8]
    SPI_InitDef.SPI_NSS = SPI_NSS_Soft;             // use software SS
 80009f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009fc:	817b      	strh	r3, [r7, #10]
    SPI_InitDef.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_64; // APB2 72/64 = 1.125 MHz
 80009fe:	2328      	movs	r3, #40	; 0x28
 8000a00:	81bb      	strh	r3, [r7, #12]
    // SPI_InitDef.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_256; // APB2 72/256 = 0.28 MHz
    // SPI_InitDef.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16; // APB2 72/16 = 4.5 MHz
    SPI_InitDef.SPI_CRCPolynomial = 7;
 8000a02:	2307      	movs	r3, #7
 8000a04:	823b      	strh	r3, [r7, #16]
    SPI_Init(SPI1, &SPI_InitDef);
 8000a06:	463b      	mov	r3, r7
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4806      	ldr	r0, [pc, #24]	; (8000a24 <PeripheralInit_SPI1_Master+0xb0>)
 8000a0c:	f7ff fd58 	bl	80004c0 <SPI_Init>

    SPI_Cmd(SPI1, ENABLE);
 8000a10:	2101      	movs	r1, #1
 8000a12:	4804      	ldr	r0, [pc, #16]	; (8000a24 <PeripheralInit_SPI1_Master+0xb0>)
 8000a14:	f7ff fdbb 	bl	800058e <SPI_Cmd>

}
 8000a18:	bf00      	nop
 8000a1a:	3718      	adds	r7, #24
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	40010800 	.word	0x40010800
 8000a24:	40013000 	.word	0x40013000

08000a28 <transfer_8b_SPI1_Master>:

// Transfer a byte over SPI1  A4/SS, A5/SCK, A6/MISO, A7/MOSI
uint8_t transfer_8b_SPI1_Master(uint8_t outByte){
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	4603      	mov	r3, r0
 8000a30:	71fb      	strb	r3, [r7, #7]
    // while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
    // return SPI_I2S_ReceiveData(SPI1); // read received

    // Approach 2,
    // from http://www.lxtronic.com/index.php/basic-spi-simple-read-write
    while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE));
 8000a32:	bf00      	nop
 8000a34:	2102      	movs	r1, #2
 8000a36:	480e      	ldr	r0, [pc, #56]	; (8000a70 <transfer_8b_SPI1_Master+0x48>)
 8000a38:	f7ff fde2 	bl	8000600 <SPI_I2S_GetFlagStatus>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d0f8      	beq.n	8000a34 <transfer_8b_SPI1_Master+0xc>
    SPI_I2S_SendData(SPI1, outByte); // send
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	b29b      	uxth	r3, r3
 8000a46:	4619      	mov	r1, r3
 8000a48:	4809      	ldr	r0, [pc, #36]	; (8000a70 <transfer_8b_SPI1_Master+0x48>)
 8000a4a:	f7ff fdbf 	bl	80005cc <SPI_I2S_SendData>
    while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE));
 8000a4e:	bf00      	nop
 8000a50:	2101      	movs	r1, #1
 8000a52:	4807      	ldr	r0, [pc, #28]	; (8000a70 <transfer_8b_SPI1_Master+0x48>)
 8000a54:	f7ff fdd4 	bl	8000600 <SPI_I2S_GetFlagStatus>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d0f8      	beq.n	8000a50 <transfer_8b_SPI1_Master+0x28>
    return SPI_I2S_ReceiveData(SPI1); // read received
 8000a5e:	4804      	ldr	r0, [pc, #16]	; (8000a70 <transfer_8b_SPI1_Master+0x48>)
 8000a60:	f7ff fdc2 	bl	80005e8 <SPI_I2S_ReceiveData>
 8000a64:	4603      	mov	r3, r0
 8000a66:	b2db      	uxtb	r3, r3
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40013000 	.word	0x40013000

08000a74 <PeripheralInit_USART1>:
    while(!SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE));
    return SPI_I2S_ReceiveData(SPI2); // read recieived
}

// Setup USART1 pins A9/TX, A10/RX on port A
void PeripheralInit_USART1(){
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0

    GPIO_InitTypeDef GPIO_InitDef;
    USART_InitTypeDef USART_InitDef;

    // initialize clocks
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_AFIO | RCC_APB2Periph_GPIOA, ENABLE);
 8000a7a:	2101      	movs	r1, #1
 8000a7c:	f244 0005 	movw	r0, #16389	; 0x4005
 8000a80:	f7ff fd00 	bl	8000484 <RCC_APB2PeriphClockCmd>

    // initialize init struct
    GPIO_StructInit(&GPIO_InitDef);
 8000a84:	f107 0314 	add.w	r3, r7, #20
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff fc1b 	bl	80002c4 <GPIO_StructInit>
    USART_StructInit(&USART_InitDef);
 8000a8e:	1d3b      	adds	r3, r7, #4
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff fe8b 	bl	80007ac <USART_StructInit>

    // initialize USART1 TX alternate function push-pull (50 MHz)
    GPIO_InitDef.GPIO_Pin = GPIO_Pin_9;
 8000a96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a9a:	82bb      	strh	r3, [r7, #20]
    GPIO_InitDef.GPIO_Mode = GPIO_Mode_AF_PP;
 8000a9c:	2318      	movs	r3, #24
 8000a9e:	75fb      	strb	r3, [r7, #23]
    GPIO_InitDef.GPIO_Speed = GPIO_Speed_50MHz;
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	75bb      	strb	r3, [r7, #22]
    GPIO_Init(GPIOA, &GPIO_InitDef);
 8000aa4:	f107 0314 	add.w	r3, r7, #20
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4815      	ldr	r0, [pc, #84]	; (8000b00 <PeripheralInit_USART1+0x8c>)
 8000aac:	f7ff fb4e 	bl	800014c <GPIO_Init>

    // initialize USART1 RX input floating (50 MHz)
    GPIO_InitDef.GPIO_Pin = GPIO_Pin_10;
 8000ab0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ab4:	82bb      	strh	r3, [r7, #20]
    GPIO_InitDef.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000ab6:	2304      	movs	r3, #4
 8000ab8:	75fb      	strb	r3, [r7, #23]
    GPIO_InitDef.GPIO_Speed = GPIO_Speed_50MHz;
 8000aba:	2303      	movs	r3, #3
 8000abc:	75bb      	strb	r3, [r7, #22]
    GPIO_Init(GPIOA, &GPIO_InitDef);
 8000abe:	f107 0314 	add.w	r3, r7, #20
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	480e      	ldr	r0, [pc, #56]	; (8000b00 <PeripheralInit_USART1+0x8c>)
 8000ac6:	f7ff fb41 	bl	800014c <GPIO_Init>

    USART_InitDef.USART_BaudRate = 115200;
 8000aca:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000ace:	607b      	str	r3, [r7, #4]
    USART_InitDef.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000ad0:	230c      	movs	r3, #12
 8000ad2:	81fb      	strh	r3, [r7, #14]
    USART_InitDef.USART_WordLength = USART_WordLength_8b;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	813b      	strh	r3, [r7, #8]
    USART_InitDef.USART_StopBits = USART_StopBits_1;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	817b      	strh	r3, [r7, #10]
    USART_InitDef.USART_Parity = USART_Parity_No;
 8000adc:	2300      	movs	r3, #0
 8000ade:	81bb      	strh	r3, [r7, #12]
    USART_InitDef.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	823b      	strh	r3, [r7, #16]

    USART_Init(USART1, &USART_InitDef);
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4806      	ldr	r0, [pc, #24]	; (8000b04 <PeripheralInit_USART1+0x90>)
 8000aea:	f7ff fda5 	bl	8000638 <USART_Init>
    USART_Cmd(USART1, ENABLE);
 8000aee:	2101      	movs	r1, #1
 8000af0:	4804      	ldr	r0, [pc, #16]	; (8000b04 <PeripheralInit_USART1+0x90>)
 8000af2:	f7ff fe77 	bl	80007e4 <USART_Cmd>

}
 8000af6:	bf00      	nop
 8000af8:	3718      	adds	r7, #24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40010800 	.word	0x40010800
 8000b04:	40013800 	.word	0x40013800

08000b08 <put_char_usart1>:

// Transmit a character over USART1 A9/TX
int put_char_usart1(int c) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
    while(USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET);
 8000b10:	bf00      	nop
 8000b12:	2180      	movs	r1, #128	; 0x80
 8000b14:	4808      	ldr	r0, [pc, #32]	; (8000b38 <put_char_usart1+0x30>)
 8000b16:	f7ff fe84 	bl	8000822 <USART_GetFlagStatus>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d0f8      	beq.n	8000b12 <put_char_usart1+0xa>
    USART1->DR = (c & 0xFF);
 8000b20:	4b05      	ldr	r3, [pc, #20]	; (8000b38 <put_char_usart1+0x30>)
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	b292      	uxth	r2, r2
 8000b26:	b2d2      	uxtb	r2, r2
 8000b28:	b292      	uxth	r2, r2
 8000b2a:	809a      	strh	r2, [r3, #4]
    return 0;
 8000b2c:	2300      	movs	r3, #0
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40013800 	.word	0x40013800

08000b3c <serial_print_usart1>:
        return -1;
    }
}

// Transmit a string over USART1 A9/TX
int serial_print_usart1(char chars[]){
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
    int i=0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	60fb      	str	r3, [r7, #12]
    // print until null char or until too many characters counted
    while((chars[i] != 0x00) && (i < 512)){
 8000b48:	e009      	b.n	8000b5e <serial_print_usart1+0x22>
        put_char_usart1(chars[i]);
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	687a      	ldr	r2, [r7, #4]
 8000b4e:	4413      	add	r3, r2
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	4618      	mov	r0, r3
 8000b54:	f7ff ffd8 	bl	8000b08 <put_char_usart1>
        i++;
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	60fb      	str	r3, [r7, #12]
    while((chars[i] != 0x00) && (i < 512)){
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	687a      	ldr	r2, [r7, #4]
 8000b62:	4413      	add	r3, r2
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d003      	beq.n	8000b72 <serial_print_usart1+0x36>
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000b70:	dbeb      	blt.n	8000b4a <serial_print_usart1+0xe>
    }
    if(i < 512){ return 0; } else { return 1; }
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000b78:	da01      	bge.n	8000b7e <serial_print_usart1+0x42>
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	e000      	b.n	8000b80 <serial_print_usart1+0x44>
 8000b7e:	2301      	movs	r3, #1
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <main>:

int main(){
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0

    volatile uint32_t count = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	603b      	str	r3, [r7, #0]
    uint8_t numRead = 0;
 8000b92:	2300      	movs	r3, #0
 8000b94:	71fb      	strb	r3, [r7, #7]

    SysTick_Config(SystemCoreClock/1000); // configure system clock for 1000 ticks/s or 1 ms
 8000b96:	4b29      	ldr	r3, [pc, #164]	; (8000c3c <main+0xb4>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a29      	ldr	r2, [pc, #164]	; (8000c40 <main+0xb8>)
 8000b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000ba0:	099b      	lsrs	r3, r3, #6
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f7ff fe82 	bl	80008ac <SysTick_Config>
    PeripheralInit_GPIO(); // initialize the SS pin
 8000ba8:	f7ff fec8 	bl	800093c <PeripheralInit_GPIO>
    PeripheralInit_USART1(); // initialize USART1 at A9/TX, A10/RX
 8000bac:	f7ff ff62 	bl	8000a74 <PeripheralInit_USART1>
    PeripheralInit_SPI1_Master(); // initialize SPI1 at A5/SCK, A6/MISO, A7/MOSI
 8000bb0:	f7ff fee0 	bl	8000974 <PeripheralInit_SPI1_Master>
    // PeripheralInit_SPI2_Master(); // initialize SPI2 at B13/SCK, B14/MISO, B15/MOSI

    GPIO_SetBits(GPIOA, GPIO_Pin_3); // set bit/pin, slave not selected
 8000bb4:	2108      	movs	r1, #8
 8000bb6:	4823      	ldr	r0, [pc, #140]	; (8000c44 <main+0xbc>)
 8000bb8:	f7ff fb97 	bl	80002ea <GPIO_SetBits>
    // announce start of code over USART1
    serial_print_usart1("Quick example of SPI communication with the L3GD20H gyro.\n");
 8000bbc:	4822      	ldr	r0, [pc, #136]	; (8000c48 <main+0xc0>)
 8000bbe:	f7ff ffbd 	bl	8000b3c <serial_print_usart1>

    while(1){

        delay_ms(500);
 8000bc2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bc6:	f7ff fe93 	bl	80008f0 <delay_ms>
        GPIO_ResetBits(GPIOA, GPIO_Pin_3); // slave select (low)
 8000bca:	2108      	movs	r1, #8
 8000bcc:	481d      	ldr	r0, [pc, #116]	; (8000c44 <main+0xbc>)
 8000bce:	f7ff fb9a 	bl	8000306 <GPIO_ResetBits>

        // 1st bit to 1 indicate read 0x80. 2nd bit can be zero, don't care
        transfer_8b_SPI1_Master(CMD_SET_READ_BIT | REG_WHO_AM_I); // address WHO_AM_I
 8000bd2:	208f      	movs	r0, #143	; 0x8f
 8000bd4:	f7ff ff28 	bl	8000a28 <transfer_8b_SPI1_Master>
        numRead = transfer_8b_SPI1_Master(0xFF); // value WHO_AM_I
 8000bd8:	20ff      	movs	r0, #255	; 0xff
 8000bda:	f7ff ff25 	bl	8000a28 <transfer_8b_SPI1_Master>
 8000bde:	4603      	mov	r3, r0
 8000be0:	71fb      	strb	r3, [r7, #7]

        GPIO_SetBits(GPIOA, GPIO_Pin_3); // slave deselect (high)
 8000be2:	2108      	movs	r1, #8
 8000be4:	4817      	ldr	r0, [pc, #92]	; (8000c44 <main+0xbc>)
 8000be6:	f7ff fb80 	bl	80002ea <GPIO_SetBits>
        delay_ms(500);
 8000bea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bee:	f7ff fe7f 	bl	80008f0 <delay_ms>

        // if correct value is received, then the L3GD20H is detected
        if(numRead == VAL_WHO_AM_I) {
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	2bd7      	cmp	r3, #215	; 0xd7
 8000bf6:	d10f      	bne.n	8000c18 <main+0x90>
            serial_print_usart1("Detected L3GD202H....");
 8000bf8:	4814      	ldr	r0, [pc, #80]	; (8000c4c <main+0xc4>)
 8000bfa:	f7ff ff9f 	bl	8000b3c <serial_print_usart1>
            itoa(numRead, palavra, 10);
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	220a      	movs	r2, #10
 8000c02:	4913      	ldr	r1, [pc, #76]	; (8000c50 <main+0xc8>)
 8000c04:	4618      	mov	r0, r3
 8000c06:	f000 f96d 	bl	8000ee4 <itoa>
            serial_print_usart1(palavra);
 8000c0a:	4811      	ldr	r0, [pc, #68]	; (8000c50 <main+0xc8>)
 8000c0c:	f7ff ff96 	bl	8000b3c <serial_print_usart1>
            serial_print_usart1("\n");
 8000c10:	4810      	ldr	r0, [pc, #64]	; (8000c54 <main+0xcc>)
 8000c12:	f7ff ff93 	bl	8000b3c <serial_print_usart1>
 8000c16:	e00e      	b.n	8000c36 <main+0xae>
        } else {
            serial_print_usart1("Failed to detect L3GD202H....");
 8000c18:	480f      	ldr	r0, [pc, #60]	; (8000c58 <main+0xd0>)
 8000c1a:	f7ff ff8f 	bl	8000b3c <serial_print_usart1>
            itoa(numRead, palavra, 10);
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	220a      	movs	r2, #10
 8000c22:	490b      	ldr	r1, [pc, #44]	; (8000c50 <main+0xc8>)
 8000c24:	4618      	mov	r0, r3
 8000c26:	f000 f95d 	bl	8000ee4 <itoa>
            serial_print_usart1(palavra);
 8000c2a:	4809      	ldr	r0, [pc, #36]	; (8000c50 <main+0xc8>)
 8000c2c:	f7ff ff86 	bl	8000b3c <serial_print_usart1>
            serial_print_usart1("\n");
 8000c30:	4808      	ldr	r0, [pc, #32]	; (8000c54 <main+0xcc>)
 8000c32:	f7ff ff83 	bl	8000b3c <serial_print_usart1>
        }

        numRead = 0x00;
 8000c36:	2300      	movs	r3, #0
 8000c38:	71fb      	strb	r3, [r7, #7]
        delay_ms(500);
 8000c3a:	e7c2      	b.n	8000bc2 <main+0x3a>
 8000c3c:	20000014 	.word	0x20000014
 8000c40:	10624dd3 	.word	0x10624dd3
 8000c44:	40010800 	.word	0x40010800
 8000c48:	08000f80 	.word	0x08000f80
 8000c4c:	08000fbc 	.word	0x08000fbc
 8000c50:	20000038 	.word	0x20000038
 8000c54:	08000fd4 	.word	0x08000fd4
 8000c58:	08000fd8 	.word	0x08000fd8

08000c5c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c94 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000c60:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000c62:	e003      	b.n	8000c6c <LoopCopyDataInit>

08000c64 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000c64:	4b0c      	ldr	r3, [pc, #48]	; (8000c98 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8000c66:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000c68:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000c6a:	3104      	adds	r1, #4

08000c6c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000c6c:	480b      	ldr	r0, [pc, #44]	; (8000c9c <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8000c6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ca0 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8000c70:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000c72:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000c74:	d3f6      	bcc.n	8000c64 <CopyDataInit>
	ldr	r2, =_sbss
 8000c76:	4a0b      	ldr	r2, [pc, #44]	; (8000ca4 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8000c78:	e002      	b.n	8000c80 <LoopFillZerobss>

08000c7a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000c7a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000c7c:	f842 3b04 	str.w	r3, [r2], #4

08000c80 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000c80:	4b09      	ldr	r3, [pc, #36]	; (8000ca8 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8000c82:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000c84:	d3f9      	bcc.n	8000c7a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c86:	f000 f837 	bl	8000cf8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c8a:	f000 f8ef 	bl	8000e6c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c8e:	f7ff ff7b 	bl	8000b88 <main>
	bx	lr
 8000c92:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c94:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8000c98:	08001024 	.word	0x08001024
	ldr	r0, =_sdata
 8000c9c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000ca0:	20000018 	.word	0x20000018
	ldr	r2, =_sbss
 8000ca4:	20000018 	.word	0x20000018
	ldr	r3, = _ebss
 8000ca8:	2000003c 	.word	0x2000003c

08000cac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cac:	e7fe      	b.n	8000cac <ADC1_2_IRQHandler>

08000cae <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	af00      	add	r7, sp, #0
}
 8000cb2:	bf00      	nop
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bc80      	pop	{r7}
 8000cb8:	4770      	bx	lr

08000cba <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000cbe:	e7fe      	b.n	8000cbe <HardFault_Handler+0x4>

08000cc0 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000cc4:	e7fe      	b.n	8000cc4 <MemManage_Handler+0x4>

08000cc6 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000cca:	e7fe      	b.n	8000cca <BusFault_Handler+0x4>

08000ccc <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000cd0:	e7fe      	b.n	8000cd0 <UsageFault_Handler+0x4>

08000cd2 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	af00      	add	r7, sp, #0
}
 8000cd6:	bf00      	nop
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bc80      	pop	{r7}
 8000cdc:	4770      	bx	lr

08000cde <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	af00      	add	r7, sp, #0
}
 8000ce2:	bf00      	nop
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bc80      	pop	{r7}
 8000ce8:	4770      	bx	lr

08000cea <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000cea:	b480      	push	{r7}
 8000cec:	af00      	add	r7, sp, #0
}
 8000cee:	bf00      	nop
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bc80      	pop	{r7}
 8000cf4:	4770      	bx	lr
	...

08000cf8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000cfc:	4a15      	ldr	r2, [pc, #84]	; (8000d54 <SystemInit+0x5c>)
 8000cfe:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <SystemInit+0x5c>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f043 0301 	orr.w	r3, r3, #1
 8000d06:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000d08:	4912      	ldr	r1, [pc, #72]	; (8000d54 <SystemInit+0x5c>)
 8000d0a:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <SystemInit+0x5c>)
 8000d0c:	685a      	ldr	r2, [r3, #4]
 8000d0e:	4b12      	ldr	r3, [pc, #72]	; (8000d58 <SystemInit+0x60>)
 8000d10:	4013      	ands	r3, r2
 8000d12:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000d14:	4a0f      	ldr	r2, [pc, #60]	; (8000d54 <SystemInit+0x5c>)
 8000d16:	4b0f      	ldr	r3, [pc, #60]	; (8000d54 <SystemInit+0x5c>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000d1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d22:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000d24:	4a0b      	ldr	r2, [pc, #44]	; (8000d54 <SystemInit+0x5c>)
 8000d26:	4b0b      	ldr	r3, [pc, #44]	; (8000d54 <SystemInit+0x5c>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d2e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000d30:	4a08      	ldr	r2, [pc, #32]	; (8000d54 <SystemInit+0x5c>)
 8000d32:	4b08      	ldr	r3, [pc, #32]	; (8000d54 <SystemInit+0x5c>)
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000d3a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000d3c:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <SystemInit+0x5c>)
 8000d3e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000d42:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000d44:	f000 f80c 	bl	8000d60 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000d48:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <SystemInit+0x64>)
 8000d4a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d4e:	609a      	str	r2, [r3, #8]
#endif 
}
 8000d50:	bf00      	nop
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40021000 	.word	0x40021000
 8000d58:	f8ff0000 	.word	0xf8ff0000
 8000d5c:	e000ed00 	.word	0xe000ed00

08000d60 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000d64:	f000 f802 	bl	8000d6c <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8000d68:	bf00      	nop
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000d72:	2300      	movs	r3, #0
 8000d74:	607b      	str	r3, [r7, #4]
 8000d76:	2300      	movs	r3, #0
 8000d78:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000d7a:	4a3a      	ldr	r2, [pc, #232]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000d7c:	4b39      	ldr	r3, [pc, #228]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d84:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000d86:	4b37      	ldr	r3, [pc, #220]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d8e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	3301      	adds	r3, #1
 8000d94:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d103      	bne.n	8000da4 <SetSysClockTo72+0x38>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000da2:	d1f0      	bne.n	8000d86 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000da4:	4b2f      	ldr	r3, [pc, #188]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d002      	beq.n	8000db6 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000db0:	2301      	movs	r3, #1
 8000db2:	603b      	str	r3, [r7, #0]
 8000db4:	e001      	b.n	8000dba <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000db6:	2300      	movs	r3, #0
 8000db8:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d14b      	bne.n	8000e58 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8000dc0:	4a29      	ldr	r2, [pc, #164]	; (8000e68 <SetSysClockTo72+0xfc>)
 8000dc2:	4b29      	ldr	r3, [pc, #164]	; (8000e68 <SetSysClockTo72+0xfc>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f043 0310 	orr.w	r3, r3, #16
 8000dca:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8000dcc:	4a26      	ldr	r2, [pc, #152]	; (8000e68 <SetSysClockTo72+0xfc>)
 8000dce:	4b26      	ldr	r3, [pc, #152]	; (8000e68 <SetSysClockTo72+0xfc>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f023 0303 	bic.w	r3, r3, #3
 8000dd6:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8000dd8:	4a23      	ldr	r2, [pc, #140]	; (8000e68 <SetSysClockTo72+0xfc>)
 8000dda:	4b23      	ldr	r3, [pc, #140]	; (8000e68 <SetSysClockTo72+0xfc>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f043 0302 	orr.w	r3, r3, #2
 8000de2:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000de4:	4a1f      	ldr	r2, [pc, #124]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000de6:	4b1f      	ldr	r3, [pc, #124]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000dec:	4a1d      	ldr	r2, [pc, #116]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000dee:	4b1d      	ldr	r3, [pc, #116]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000df4:	4a1b      	ldr	r2, [pc, #108]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000df6:	4b1b      	ldr	r3, [pc, #108]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dfe:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000e00:	4a18      	ldr	r2, [pc, #96]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000e02:	4b18      	ldr	r3, [pc, #96]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000e0a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000e0c:	4a15      	ldr	r2, [pc, #84]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000e0e:	4b15      	ldr	r3, [pc, #84]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8000e16:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000e18:	4a12      	ldr	r2, [pc, #72]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000e1a:	4b12      	ldr	r3, [pc, #72]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e22:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000e24:	bf00      	nop
 8000e26:	4b0f      	ldr	r3, [pc, #60]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d0f9      	beq.n	8000e26 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000e32:	4a0c      	ldr	r2, [pc, #48]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000e34:	4b0b      	ldr	r3, [pc, #44]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f023 0303 	bic.w	r3, r3, #3
 8000e3c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000e3e:	4a09      	ldr	r2, [pc, #36]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000e40:	4b08      	ldr	r3, [pc, #32]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	f043 0302 	orr.w	r3, r3, #2
 8000e48:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8000e4a:	bf00      	nop
 8000e4c:	4b05      	ldr	r3, [pc, #20]	; (8000e64 <SetSysClockTo72+0xf8>)
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f003 030c 	and.w	r3, r3, #12
 8000e54:	2b08      	cmp	r3, #8
 8000e56:	d1f9      	bne.n	8000e4c <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000e58:	bf00      	nop
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bc80      	pop	{r7}
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	40021000 	.word	0x40021000
 8000e68:	40022000 	.word	0x40022000

08000e6c <__libc_init_array>:
 8000e6c:	b570      	push	{r4, r5, r6, lr}
 8000e6e:	2500      	movs	r5, #0
 8000e70:	4e0c      	ldr	r6, [pc, #48]	; (8000ea4 <__libc_init_array+0x38>)
 8000e72:	4c0d      	ldr	r4, [pc, #52]	; (8000ea8 <__libc_init_array+0x3c>)
 8000e74:	1ba4      	subs	r4, r4, r6
 8000e76:	10a4      	asrs	r4, r4, #2
 8000e78:	42a5      	cmp	r5, r4
 8000e7a:	d109      	bne.n	8000e90 <__libc_init_array+0x24>
 8000e7c:	f000 f874 	bl	8000f68 <_init>
 8000e80:	2500      	movs	r5, #0
 8000e82:	4e0a      	ldr	r6, [pc, #40]	; (8000eac <__libc_init_array+0x40>)
 8000e84:	4c0a      	ldr	r4, [pc, #40]	; (8000eb0 <__libc_init_array+0x44>)
 8000e86:	1ba4      	subs	r4, r4, r6
 8000e88:	10a4      	asrs	r4, r4, #2
 8000e8a:	42a5      	cmp	r5, r4
 8000e8c:	d105      	bne.n	8000e9a <__libc_init_array+0x2e>
 8000e8e:	bd70      	pop	{r4, r5, r6, pc}
 8000e90:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e94:	4798      	blx	r3
 8000e96:	3501      	adds	r5, #1
 8000e98:	e7ee      	b.n	8000e78 <__libc_init_array+0xc>
 8000e9a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e9e:	4798      	blx	r3
 8000ea0:	3501      	adds	r5, #1
 8000ea2:	e7f2      	b.n	8000e8a <__libc_init_array+0x1e>
 8000ea4:	0800101c 	.word	0x0800101c
 8000ea8:	0800101c 	.word	0x0800101c
 8000eac:	0800101c 	.word	0x0800101c
 8000eb0:	08001020 	.word	0x08001020

08000eb4 <__itoa>:
 8000eb4:	1e93      	subs	r3, r2, #2
 8000eb6:	2b22      	cmp	r3, #34	; 0x22
 8000eb8:	b510      	push	{r4, lr}
 8000eba:	460c      	mov	r4, r1
 8000ebc:	d904      	bls.n	8000ec8 <__itoa+0x14>
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	461c      	mov	r4, r3
 8000ec2:	700b      	strb	r3, [r1, #0]
 8000ec4:	4620      	mov	r0, r4
 8000ec6:	bd10      	pop	{r4, pc}
 8000ec8:	2a0a      	cmp	r2, #10
 8000eca:	d109      	bne.n	8000ee0 <__itoa+0x2c>
 8000ecc:	2800      	cmp	r0, #0
 8000ece:	da07      	bge.n	8000ee0 <__itoa+0x2c>
 8000ed0:	232d      	movs	r3, #45	; 0x2d
 8000ed2:	700b      	strb	r3, [r1, #0]
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	4240      	negs	r0, r0
 8000ed8:	4421      	add	r1, r4
 8000eda:	f000 f805 	bl	8000ee8 <__utoa>
 8000ede:	e7f1      	b.n	8000ec4 <__itoa+0x10>
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	e7f9      	b.n	8000ed8 <__itoa+0x24>

08000ee4 <itoa>:
 8000ee4:	f7ff bfe6 	b.w	8000eb4 <__itoa>

08000ee8 <__utoa>:
 8000ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eea:	b08b      	sub	sp, #44	; 0x2c
 8000eec:	4603      	mov	r3, r0
 8000eee:	460f      	mov	r7, r1
 8000ef0:	466d      	mov	r5, sp
 8000ef2:	4c1c      	ldr	r4, [pc, #112]	; (8000f64 <__utoa+0x7c>)
 8000ef4:	f104 0e20 	add.w	lr, r4, #32
 8000ef8:	462e      	mov	r6, r5
 8000efa:	6820      	ldr	r0, [r4, #0]
 8000efc:	6861      	ldr	r1, [r4, #4]
 8000efe:	3408      	adds	r4, #8
 8000f00:	c603      	stmia	r6!, {r0, r1}
 8000f02:	4574      	cmp	r4, lr
 8000f04:	4635      	mov	r5, r6
 8000f06:	d1f7      	bne.n	8000ef8 <__utoa+0x10>
 8000f08:	7921      	ldrb	r1, [r4, #4]
 8000f0a:	6820      	ldr	r0, [r4, #0]
 8000f0c:	7131      	strb	r1, [r6, #4]
 8000f0e:	1e91      	subs	r1, r2, #2
 8000f10:	2922      	cmp	r1, #34	; 0x22
 8000f12:	6030      	str	r0, [r6, #0]
 8000f14:	f04f 0100 	mov.w	r1, #0
 8000f18:	d904      	bls.n	8000f24 <__utoa+0x3c>
 8000f1a:	7039      	strb	r1, [r7, #0]
 8000f1c:	460f      	mov	r7, r1
 8000f1e:	4638      	mov	r0, r7
 8000f20:	b00b      	add	sp, #44	; 0x2c
 8000f22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f24:	1e78      	subs	r0, r7, #1
 8000f26:	4606      	mov	r6, r0
 8000f28:	fbb3 f5f2 	udiv	r5, r3, r2
 8000f2c:	fb02 3315 	mls	r3, r2, r5, r3
 8000f30:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8000f34:	4473      	add	r3, lr
 8000f36:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000f3a:	1c4c      	adds	r4, r1, #1
 8000f3c:	f806 3f01 	strb.w	r3, [r6, #1]!
 8000f40:	462b      	mov	r3, r5
 8000f42:	b965      	cbnz	r5, 8000f5e <__utoa+0x76>
 8000f44:	553d      	strb	r5, [r7, r4]
 8000f46:	187a      	adds	r2, r7, r1
 8000f48:	1acc      	subs	r4, r1, r3
 8000f4a:	42a3      	cmp	r3, r4
 8000f4c:	dae7      	bge.n	8000f1e <__utoa+0x36>
 8000f4e:	7844      	ldrb	r4, [r0, #1]
 8000f50:	7815      	ldrb	r5, [r2, #0]
 8000f52:	3301      	adds	r3, #1
 8000f54:	f800 5f01 	strb.w	r5, [r0, #1]!
 8000f58:	f802 4901 	strb.w	r4, [r2], #-1
 8000f5c:	e7f4      	b.n	8000f48 <__utoa+0x60>
 8000f5e:	4621      	mov	r1, r4
 8000f60:	e7e2      	b.n	8000f28 <__utoa+0x40>
 8000f62:	bf00      	nop
 8000f64:	08000ff6 	.word	0x08000ff6

08000f68 <_init>:
 8000f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f6a:	bf00      	nop
 8000f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f6e:	bc08      	pop	{r3}
 8000f70:	469e      	mov	lr, r3
 8000f72:	4770      	bx	lr

08000f74 <_fini>:
 8000f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f76:	bf00      	nop
 8000f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f7a:	bc08      	pop	{r3}
 8000f7c:	469e      	mov	lr, r3
 8000f7e:	4770      	bx	lr
