{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "06", "@timestamp": "2021-05-06T01:28:02.000002-04:00", "@year": "2021", "@month": "05"}, "ait:date-sort": {"@day": "01", "@year": "2011", "@month": "09"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI"}, {"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@date-locked": "2021-02-26T13:33:05.522", "@country": "est", "organization": [{"$": "Computer Dept."}, {"$": "TUT"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Processing tree-like data structures for sorting and managing priorities", "abstracts": "The paper describes the hardware implementation and optimization of algorithms that sort data using tree-like structures combined with sorting networks. The emphasis is done on applications that require dynamic resorting for new incoming data items. Experiments and comparisons demonstrate that the performance is increased compared to other known implementations. \u00a9 2011 IEEE.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "DETI"}, {"$": "IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "ISCI - IEEE Symp. Comput. Informatics", "@country": "usa", "issuetitle": "ISCI 2011 - 2011 IEEE Symposium on Computers and Informatics", "volisspag": {"pagerange": {"@first": "322", "@last": "327"}}, "@type": "p", "publicationyear": {"@first": "2011"}, "isbn": {"$": "9781612846903", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2011 IEEE Symposium on Computers and Informatics, ISCI 2011", "confsponsors": {"confsponsor": [{"$": "IEEE Advancing Technology for Humanity"}, {"$": "IEEE Computer Society"}, {"$": "IEEE Malaysia Computer Chapter"}, {"$": "IEEE Malaysia"}, {"$": "IEEE Malaysia Power Electron. (PEL)/Ind."}, {"$": "Electron. (IE)/ Ind. Appl. (IA) Jt. Chapter"}], "@complete": "y"}, "confcatnumber": "CFP1163N-CDR", "conflocation": {"city-group": "Kuala Lumpur", "@country": "mys"}, "confcode": "86204", "confdate": {"enddate": {"@day": "22", "@year": "2011", "@month": "03"}, "startdate": {"@day": "20", "@year": "2011", "@month": "03"}}}}}, "sourcetitle": "ISCI 2011 - 2011 IEEE Symposium on Computers and Informatics", "article-number": "5958935", "@srcid": "19900193720", "publicationdate": {"year": "2011", "date-text": {"@xfab-added": "true", "$": "2011"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "1710"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "461.9", "classification-description": "Biology"}, {"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "723.1", "classification-description": "Computer Programming"}, {"classification-code": "723.3", "classification-description": "Database Systems"}, {"classification-code": "903", "classification-description": "Information Science"}, {"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2011 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "01", "@year": "2011", "@month": "09"}}, "itemidlist": {"itemid": [{"$": "362426714", "@idtype": "PUI"}, {"$": "20113514283302", "@idtype": "CPX"}, {"$": "80052128331", "@idtype": "SCP"}, {"$": "80052128331", "@idtype": "SGR"}], "ce:doi": "10.1109/ISCI.2011.5958935"}}, "tail": {"bibliography": {"@refcount": "19", "reference": [{"ref-fulltext": "R. Mueller, J. Teubner, G. Alonso, \"Data processing on FPGAs\", Proc. VLDB Endowment 2(1), 2009.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Data processing on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "77952261145", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2", "@issue": "1"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Proc. VLDB Endowment"}}, {"ref-fulltext": "N.K. Govindaraju, J. Gray, R. Kumar, D. Manocha, \"GPUTeraSort: High performance graphics co-processor sorting for large database management\", Proc. 2006 ACM SIGMOD Int'l Conference on Management of Data, Chicago, IL, USA, 2006, pp. 325-336. (Pubitemid 46950863)", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "GPUTeraSort: High performance graphics co-processor sorting for large database management"}, "refd-itemidlist": {"itemid": {"$": "33947607609", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "325", "@last": "336"}}, "ref-text": "DOI 10.1145/1142473.1142511, SIGMOD 2006 - Proceedings of the ACM SIGMOD International Conference on Management of Data", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Govindaraju", "ce:indexed-name": "Govindaraju N."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gray", "ce:indexed-name": "Gray J."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar R."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Manocha", "ce:indexed-name": "Manocha D."}]}, "ref-sourcetitle": "Proceedings of the ACM SIGMOD International Conference on Management of Data"}}, {"ref-fulltext": "H. Inoue, T. Moriyama, H. Komatsu, T. Nakatani, \"AA-Sort: A new parallel sorting algorithm for multi-core SIMD processors\", Proc. Int'l Conference on Parallel Architecture and Compilation Techniques (PACT), Brasov, Romania, 2007, pp. 189-198.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "AA-Sort: A new parallel sorting algorithm for multi-core SIMD processors"}, "refd-itemidlist": {"itemid": {"$": "47849101190", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "189", "@last": "198"}}, "ref-text": "Brasov, Romania", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Inoue", "ce:indexed-name": "Inoue H."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Moriyama", "ce:indexed-name": "Moriyama T."}, {"@seq": "3", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Komatsu", "ce:indexed-name": "Komatsu H."}, {"@seq": "4", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Nakatani", "ce:indexed-name": "Nakatani T."}]}, "ref-sourcetitle": "Proc. Int'l Conference on Parallel Architecture and Compilation Techniques (PACT)"}}, {"ref-fulltext": "B. Gedik, R.R. Bordawekar, P.S. Yu, \"CellSort: High performance sorting on the Cell processor\", Proc. 33rd Int'l Conference on Very Large Data Bases (VLDB), Vienna, Austria, 2007, pp. 1286-1297.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "CellSort: High performance sorting on the Cell processor"}, "refd-itemidlist": {"itemid": {"$": "85011017823", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1286", "@last": "1297"}}, "ref-text": "Vienna, Austria", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Gedik", "ce:indexed-name": "Gedik B."}, {"@seq": "2", "ce:initials": "R.R.", "@_fa": "true", "ce:surname": "Bordawekar", "ce:indexed-name": "Bordawekar R.R."}, {"@seq": "3", "ce:initials": "P.S.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu P.S."}]}, "ref-sourcetitle": "Proc. 33rd Int'l Conference on Very Large Data Bases (VLDB)"}}, {"ref-fulltext": "J. Chhugani, A.D. Nguyen, V.W. Lee, W. Macy, M. Hagog, Y.K. Chen, A. Baransi, S. Kumar, P. Dubey, \"Efficient implementation of sorting on multi-core SIMD CPU architecture\", Proc VLDB Endowment 1(2), 2008, pp. 1313-1324.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Efficient implementation of sorting on multi-core SIMD CPU architecture"}, "refd-itemidlist": {"itemid": {"$": "84865096511", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "1", "@issue": "2"}, "pagerange": {"@first": "1313", "@last": "1324"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Chhugani", "ce:indexed-name": "Chhugani J."}, {"@seq": "2", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Nguyen", "ce:indexed-name": "Nguyen A.D."}, {"@seq": "3", "ce:initials": "V.W.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee V.W."}, {"@seq": "4", "ce:initials": "W.", "@_fa": "true", "ce:surname": "MacY", "ce:indexed-name": "MacY W."}, {"@seq": "5", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Hagog", "ce:indexed-name": "Hagog M."}, {"@seq": "6", "ce:initials": "Y.K.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen Y.K."}, {"@seq": "7", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Baransi", "ce:indexed-name": "Baransi A."}, {"@seq": "8", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar S."}, {"@seq": "9", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Dubey", "ce:indexed-name": "Dubey P."}]}, "ref-sourcetitle": "Proc VLDB Endowment"}}, {"ref-fulltext": "D.J. Greaves, S. Singh, \"Kiwi: Synthesis of FPGA circuits from parallel programs\", Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 2008.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Kiwi: Synthesis of FPGA circuits from parallel programs"}, "refd-itemidlist": {"itemid": {"$": "60349115275", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.J.", "@_fa": "true", "ce:surname": "Greaves", "ce:indexed-name": "Greaves D.J."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Singh", "ce:indexed-name": "Singh S."}]}, "ref-sourcetitle": "Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM)"}}, {"ref-fulltext": "S.S. Huang, A. Hormati, D.F. Bacon, R. Rabbah, \"Liquid Metal: Objectoriented programming across the hardware/software boundary\", European Conference on Object-Oriented Programming, Paphos, Cyprus, 2008.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Liquid Metal: Objectoriented programming across the hardware/software boundary"}, "refd-itemidlist": {"itemid": {"$": "67650081614", "@idtype": "SGR"}}, "ref-text": "Paphos, Cyprus", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.S.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang S.S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Hormati", "ce:indexed-name": "Hormati A."}, {"@seq": "3", "ce:initials": "D.F.", "@_fa": "true", "ce:surname": "Bacon", "ce:indexed-name": "Bacon D.F."}, {"@seq": "4", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Rabbah", "ce:indexed-name": "Rabbah R."}]}, "ref-sourcetitle": "European Conference on Object-Oriented Programming"}}, {"ref-fulltext": "A. Mitra, M.R. Vieira, P. Bakalov, V.J. Tsotras, W. Najjar, \"Boosting XML Filtering through a scalable FPGA-based architecture\", Proc. Conference on Innovative Data Systems Research (CIDR), Asilomar, CA, USA, 2009.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Boosting XML Filtering through a scalable FPGA-based architecture"}, "refd-itemidlist": {"itemid": {"$": "84858633077", "@idtype": "SGR"}}, "ref-text": "Asilomar, CA, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Mitra", "ce:indexed-name": "Mitra A."}, {"@seq": "2", "ce:initials": "M.R.", "@_fa": "true", "ce:surname": "Vieira", "ce:indexed-name": "Vieira M.R."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Bakalov", "ce:indexed-name": "Bakalov P."}, {"@seq": "4", "ce:initials": "V.J.", "@_fa": "true", "ce:surname": "Tsotras", "ce:indexed-name": "Tsotras V.J."}, {"@seq": "5", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Najjar", "ce:indexed-name": "Najjar W."}]}, "ref-sourcetitle": "Proc. Conference on Innovative Data Systems Research (CIDR)"}}, {"ref-fulltext": "D.E. Knuth, The Art of Computer Programming, Volume 3: Sorting and Searching, 2nd edn., Addison-Wesley, 1998.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "refd-itemidlist": {"itemid": {"$": "0000811402", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-text": "Sorting and Searching, 2nd edn., Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming"}}, {"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, C. Stain, Introduction to Algorithms, 2nd edition, MIT Press, 2002.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "2nd edition, MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "R.D. Chamberlain, N. Ganesan, \"Sorting on Architecturally Diverse Computer Systems\", Proc. 3rd Int'l Workshop on High-Performance Reconfigurable Computing Technology and Applications, November 2009.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on architecturally diverse computer systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-text": "November", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. 3rd Int'l Workshop on High-Performance Reconfigurable Computing Technology and Applications"}}, {"ref-fulltext": "P.A. Pietrzyk, A. Shaoutnew, \"Message Based Priority Buffer Insertion Ring Protocol\", Electronics Letters, vol. 27, no. 23, 1991, pp. 2106-2108.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "1991"}, "ref-title": {"ref-titletext": "Message based priority buffer insertion ring protocol"}, "refd-itemidlist": {"itemid": {"$": "0040442083", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "27", "@issue": "23"}, "pagerange": {"@first": "2106", "@last": "2108"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.A.", "@_fa": "true", "ce:surname": "Pietrzyk", "ce:indexed-name": "Pietrzyk P.A."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Shaoutnew", "ce:indexed-name": "Shaoutnew A."}]}, "ref-sourcetitle": "Electronics Letters"}}, {"ref-fulltext": "B.W. Kernighan, D.M. Ritchie, The C Programming Language, Prentice Hall, 1988.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "1988"}, "refd-itemidlist": {"itemid": {"$": "0003405432", "@idtype": "SGR"}}, "ref-text": "Prentice Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Kernighan", "ce:indexed-name": "Kernighan B.W."}, {"@seq": "2", "ce:initials": "D.M.", "@_fa": "true", "ce:surname": "Ritchie", "ce:indexed-name": "Ritchie D.M."}]}, "ref-sourcetitle": "The C Programming Language"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and B. Pimentel, \"FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms\", Proc. FPL'05, Finland, August, 2005, pp. 235-240. (Pubitemid 44183439)", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based implementation and comparison of recursive and iterative algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2005"}, "pagerange": {"@first": "235", "@last": "240"}}, "ref-text": "DOI 10.1109/FPL.2005.1515728, 1515728, Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms\", Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs, vol. 28/5-6, pp. 197-211, 2004.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and Their Use for Digital Control\", IEEE Trans. on VLSI Syst., vol. 7, no. 2, 1999, pp. 222-228.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical finite-state machines and their use for digital control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Syst."}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, \"Hardware Implementation of Recursive Algorithms\". In Proc. MWSCAS'2010, Seattle, August, 2010, pp. 225-228.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Hardware implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "77956588948", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "225", "@last": "228"}}, "ref-text": "Seattle, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. MWSCAS'2010"}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, \"Parallel FPGA-based Implementation of Recursive Sorting Algorithms\", Proc. Of ReConFig, Cancun, Mexico, December 2010, pp. 121-126.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Parallel FPGA-based implementation of recursive sorting algorithms"}, "refd-itemidlist": {"itemid": {"$": "79951739418", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "121", "@last": "126"}}, "ref-text": "December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. of ReConFig, Cancun, Mexico"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Modeling, Design, and Implementation of a Priority Buffer for Embedded Systems\", Proc. 7th Asian Control Conference - ASCC'2009, Hong Kong, 2009, pp. 9-14.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling, design, and implementation of a priority buffer for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "71449091187", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "ref-text": "Hong Kong", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 7th Asian Control Conference - ASCC'2009"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-80052128331", "dc:description": "The paper describes the hardware implementation and optimization of algorithms that sort data using tree-like structures combined with sorting networks. The emphasis is done on applications that require dynamic resorting for new incoming data items. Experiments and comparisons demonstrate that the performance is increased compared to other known implementations. \u00a9 2011 IEEE.", "prism:coverDate": "2011-09-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/80052128331", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80052128331"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=80052128331&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=80052128331&origin=inward"}], "prism:isbn": "9781612846903", "prism:publicationName": "ISCI 2011 - 2011 IEEE Symposium on Computers and Informatics", "source-id": "19900193720", "citedby-count": "1", "subtype": "cp", "prism:pageRange": "322-327", "dc:title": "Processing tree-like data structures for sorting and managing priorities", "prism:endingPage": "327", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ISCI.2011.5958935", "prism:startingPage": "322", "article-number": "5958935", "dc:identifier": "SCOPUS_ID:80052128331"}, "idxterms": {"mainterm": [{"$": "Data items", "@weight": "a", "@candidate": "n"}, {"$": "Hardware implementations", "@weight": "a", "@candidate": "n"}, {"$": "Sorting network", "@weight": "a", "@candidate": "n"}, {"$": "Tree-like structures", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Information Systems", "@code": "1710", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}