--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1919173 paths analyzed, 2331 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.331ns.
--------------------------------------------------------------------------------
Slack:                  6.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.313ns (Levels of Logic = 10)
  Clock Path Skew:      0.017ns (0.658 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X12Y23.A2      net (fanout=50)       1.671   display/Madd_n0217_Madd_lut[1]
    SLICE_X12Y23.A       Tilo                  0.254   display/mod2/Sh178417
                                                       display/mod0/Sh79175_SW0
    SLICE_X14Y18.A6      net (fanout=1)        0.842   display/mod0/N372
    SLICE_X14Y18.A       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh79175
    SLICE_X14Y18.D3      net (fanout=1)        0.342   display/mod0/Sh79175
    SLICE_X14Y18.D       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791711
    SLICE_X14Y18.C6      net (fanout=2)        0.151   display/mod0/Sh791711
    SLICE_X14Y18.C       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791732
    SLICE_X10Y15.B2      net (fanout=1)        1.447   display/mod0/Sh7917
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.B4      net (fanout=17)       1.423   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_21_rstpot
                                                       display/mod0/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                     13.313ns (3.392ns logic, 9.921ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  6.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.311ns (Levels of Logic = 10)
  Clock Path Skew:      0.022ns (0.663 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X12Y23.A2      net (fanout=50)       1.671   display/Madd_n0217_Madd_lut[1]
    SLICE_X12Y23.A       Tilo                  0.254   display/mod2/Sh178417
                                                       display/mod0/Sh79175_SW0
    SLICE_X14Y18.A6      net (fanout=1)        0.842   display/mod0/N372
    SLICE_X14Y18.A       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh79175
    SLICE_X14Y18.D3      net (fanout=1)        0.342   display/mod0/Sh79175
    SLICE_X14Y18.D       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791711
    SLICE_X14Y18.C6      net (fanout=2)        0.151   display/mod0/Sh791711
    SLICE_X14Y18.C       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791732
    SLICE_X10Y15.B2      net (fanout=1)        1.447   display/mod0/Sh7917
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X12Y15.B4      net (fanout=17)       1.455   display/mod0/spi/_n0092_inv
    SLICE_X12Y15.CLK     Tas                   0.339   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_55_rstpot
                                                       display/mod0/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.311ns (3.358ns logic, 9.953ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  6.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.259ns (Levels of Logic = 10)
  Clock Path Skew:      0.017ns (0.658 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X12Y23.A2      net (fanout=50)       1.671   display/Madd_n0217_Madd_lut[1]
    SLICE_X12Y23.A       Tilo                  0.254   display/mod2/Sh178417
                                                       display/mod0/Sh79175_SW0
    SLICE_X14Y18.A6      net (fanout=1)        0.842   display/mod0/N372
    SLICE_X14Y18.A       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh79175
    SLICE_X14Y18.D3      net (fanout=1)        0.342   display/mod0/Sh79175
    SLICE_X14Y18.D       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791711
    SLICE_X14Y18.C6      net (fanout=2)        0.151   display/mod0/Sh791711
    SLICE_X14Y18.C       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791732
    SLICE_X10Y15.B2      net (fanout=1)        1.447   display/mod0/Sh7917
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.A4      net (fanout=17)       1.369   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_20_rstpot
                                                       display/mod0/spi/M_data_q_20
    -------------------------------------------------  ---------------------------
    Total                                     13.259ns (3.392ns logic, 9.867ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  6.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.227ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.658 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X14Y20.D1      net (fanout=50)       1.539   display/Madd_n0217_Madd_lut[1]
    SLICE_X14Y20.CMUX    Topdc                 0.402   display/n0194[88]
                                                       display/mod0/Sh79164_F
                                                       display/mod0/Sh79164
    SLICE_X14Y20.A2      net (fanout=1)        0.725   display/mod0/Sh79164
    SLICE_X14Y20.A       Tilo                  0.235   display/n0194[88]
                                                       display/mod0/Sh791610
    SLICE_X15Y20.C4      net (fanout=1)        0.643   display/mod0/Sh791610
    SLICE_X15Y20.C       Tilo                  0.259   display/mod0/Sh791633
                                                       display/mod0/Sh791634
    SLICE_X10Y15.B1      net (fanout=2)        1.523   display/mod0/Sh7916
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.B4      net (fanout=17)       1.423   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_21_rstpot
                                                       display/mod0/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                     13.227ns (3.329ns logic, 9.898ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  6.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.225ns (Levels of Logic = 9)
  Clock Path Skew:      0.022ns (0.663 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X14Y20.D1      net (fanout=50)       1.539   display/Madd_n0217_Madd_lut[1]
    SLICE_X14Y20.CMUX    Topdc                 0.402   display/n0194[88]
                                                       display/mod0/Sh79164_F
                                                       display/mod0/Sh79164
    SLICE_X14Y20.A2      net (fanout=1)        0.725   display/mod0/Sh79164
    SLICE_X14Y20.A       Tilo                  0.235   display/n0194[88]
                                                       display/mod0/Sh791610
    SLICE_X15Y20.C4      net (fanout=1)        0.643   display/mod0/Sh791610
    SLICE_X15Y20.C       Tilo                  0.259   display/mod0/Sh791633
                                                       display/mod0/Sh791634
    SLICE_X10Y15.B1      net (fanout=2)        1.523   display/mod0/Sh7916
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X12Y15.B4      net (fanout=17)       1.455   display/mod0/spi/_n0092_inv
    SLICE_X12Y15.CLK     Tas                   0.339   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_55_rstpot
                                                       display/mod0/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.225ns (3.295ns logic, 9.930ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.212ns (Levels of Logic = 10)
  Clock Path Skew:      0.012ns (0.658 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_1_3 to display/mod0/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_res_q_1_4
                                                       game/marker/M_res_q_1_3
    SLICE_X10Y26.D6      net (fanout=3)        0.794   M_res_q_1_3
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X12Y23.A2      net (fanout=50)       1.671   display/Madd_n0217_Madd_lut[1]
    SLICE_X12Y23.A       Tilo                  0.254   display/mod2/Sh178417
                                                       display/mod0/Sh79175_SW0
    SLICE_X14Y18.A6      net (fanout=1)        0.842   display/mod0/N372
    SLICE_X14Y18.A       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh79175
    SLICE_X14Y18.D3      net (fanout=1)        0.342   display/mod0/Sh79175
    SLICE_X14Y18.D       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791711
    SLICE_X14Y18.C6      net (fanout=2)        0.151   display/mod0/Sh791711
    SLICE_X14Y18.C       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791732
    SLICE_X10Y15.B2      net (fanout=1)        1.447   display/mod0/Sh7917
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.B4      net (fanout=17)       1.423   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_21_rstpot
                                                       display/mod0/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                     13.212ns (3.487ns logic, 9.725ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  6.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.210ns (Levels of Logic = 10)
  Clock Path Skew:      0.017ns (0.663 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_1_3 to display/mod0/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_res_q_1_4
                                                       game/marker/M_res_q_1_3
    SLICE_X10Y26.D6      net (fanout=3)        0.794   M_res_q_1_3
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X12Y23.A2      net (fanout=50)       1.671   display/Madd_n0217_Madd_lut[1]
    SLICE_X12Y23.A       Tilo                  0.254   display/mod2/Sh178417
                                                       display/mod0/Sh79175_SW0
    SLICE_X14Y18.A6      net (fanout=1)        0.842   display/mod0/N372
    SLICE_X14Y18.A       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh79175
    SLICE_X14Y18.D3      net (fanout=1)        0.342   display/mod0/Sh79175
    SLICE_X14Y18.D       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791711
    SLICE_X14Y18.C6      net (fanout=2)        0.151   display/mod0/Sh791711
    SLICE_X14Y18.C       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791732
    SLICE_X10Y15.B2      net (fanout=1)        1.447   display/mod0/Sh7917
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X12Y15.B4      net (fanout=17)       1.455   display/mod0/spi/_n0092_inv
    SLICE_X12Y15.CLK     Tas                   0.339   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_55_rstpot
                                                       display/mod0/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.210ns (3.453ns logic, 9.757ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  6.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.176ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.658 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X14Y20.C2      net (fanout=50)       1.487   display/Madd_n0217_Madd_lut[1]
    SLICE_X14Y20.CMUX    Tilo                  0.403   display/n0194[88]
                                                       display/mod0/Sh79164_G
                                                       display/mod0/Sh79164
    SLICE_X14Y20.A2      net (fanout=1)        0.725   display/mod0/Sh79164
    SLICE_X14Y20.A       Tilo                  0.235   display/n0194[88]
                                                       display/mod0/Sh791610
    SLICE_X15Y20.C4      net (fanout=1)        0.643   display/mod0/Sh791610
    SLICE_X15Y20.C       Tilo                  0.259   display/mod0/Sh791633
                                                       display/mod0/Sh791634
    SLICE_X10Y15.B1      net (fanout=2)        1.523   display/mod0/Sh7916
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.B4      net (fanout=17)       1.423   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_21_rstpot
                                                       display/mod0/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                     13.176ns (3.330ns logic, 9.846ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.173ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.658 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X14Y20.D1      net (fanout=50)       1.539   display/Madd_n0217_Madd_lut[1]
    SLICE_X14Y20.CMUX    Topdc                 0.402   display/n0194[88]
                                                       display/mod0/Sh79164_F
                                                       display/mod0/Sh79164
    SLICE_X14Y20.A2      net (fanout=1)        0.725   display/mod0/Sh79164
    SLICE_X14Y20.A       Tilo                  0.235   display/n0194[88]
                                                       display/mod0/Sh791610
    SLICE_X15Y20.C4      net (fanout=1)        0.643   display/mod0/Sh791610
    SLICE_X15Y20.C       Tilo                  0.259   display/mod0/Sh791633
                                                       display/mod0/Sh791634
    SLICE_X10Y15.B1      net (fanout=2)        1.523   display/mod0/Sh7916
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.A4      net (fanout=17)       1.369   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_20_rstpot
                                                       display/mod0/spi/M_data_q_20
    -------------------------------------------------  ---------------------------
    Total                                     13.173ns (3.329ns logic, 9.844ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.174ns (Levels of Logic = 9)
  Clock Path Skew:      0.022ns (0.663 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X14Y20.C2      net (fanout=50)       1.487   display/Madd_n0217_Madd_lut[1]
    SLICE_X14Y20.CMUX    Tilo                  0.403   display/n0194[88]
                                                       display/mod0/Sh79164_G
                                                       display/mod0/Sh79164
    SLICE_X14Y20.A2      net (fanout=1)        0.725   display/mod0/Sh79164
    SLICE_X14Y20.A       Tilo                  0.235   display/n0194[88]
                                                       display/mod0/Sh791610
    SLICE_X15Y20.C4      net (fanout=1)        0.643   display/mod0/Sh791610
    SLICE_X15Y20.C       Tilo                  0.259   display/mod0/Sh791633
                                                       display/mod0/Sh791634
    SLICE_X10Y15.B1      net (fanout=2)        1.523   display/mod0/Sh7916
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X12Y15.B4      net (fanout=17)       1.455   display/mod0/spi/_n0092_inv
    SLICE_X12Y15.CLK     Tas                   0.339   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_55_rstpot
                                                       display/mod0/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.174ns (3.296ns logic, 9.878ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  6.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.158ns (Levels of Logic = 10)
  Clock Path Skew:      0.012ns (0.658 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_1_3 to display/mod0/spi/M_data_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_res_q_1_4
                                                       game/marker/M_res_q_1_3
    SLICE_X10Y26.D6      net (fanout=3)        0.794   M_res_q_1_3
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X12Y23.A2      net (fanout=50)       1.671   display/Madd_n0217_Madd_lut[1]
    SLICE_X12Y23.A       Tilo                  0.254   display/mod2/Sh178417
                                                       display/mod0/Sh79175_SW0
    SLICE_X14Y18.A6      net (fanout=1)        0.842   display/mod0/N372
    SLICE_X14Y18.A       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh79175
    SLICE_X14Y18.D3      net (fanout=1)        0.342   display/mod0/Sh79175
    SLICE_X14Y18.D       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791711
    SLICE_X14Y18.C6      net (fanout=2)        0.151   display/mod0/Sh791711
    SLICE_X14Y18.C       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791732
    SLICE_X10Y15.B2      net (fanout=1)        1.447   display/mod0/Sh7917
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.A4      net (fanout=17)       1.369   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_20_rstpot
                                                       display/mod0/spi/M_data_q_20
    -------------------------------------------------  ---------------------------
    Total                                     13.158ns (3.487ns logic, 9.671ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  6.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_4_1 (FF)
  Destination:          display/mod0/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.147ns (Levels of Logic = 11)
  Clock Path Skew:      0.014ns (0.658 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_4_1 to display/mod0/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CMUX     Tshcko                0.576   game/M_marker_results[3]
                                                       game/marker/M_res_q_4_1
    SLICE_X13Y23.B2      net (fanout=4)        1.281   game/M_marker_results[4]
    SLICE_X13Y23.B       Tilo                  0.259   M_marker_results[5]_PWR_9_o_equal_68_o<5>110
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>1_2
    SLICE_X6Y22.BX       net (fanout=4)        1.131   M_marker_results[5]_PWR_9_o_equal_68_o<5>110
    SLICE_X6Y22.COUT     Tbxcy                 0.197   display/Mmult_n0343_Madd2_cy[4]
                                                       display/Mmult_n0343_Madd2_cy<4>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   display/Mmult_n0343_Madd2_cy[4]
    SLICE_X6Y23.AMUX     Tcina                 0.210   display/Madd_n0221_Madd_lut[5]
                                                       display/Mmult_n0343_Madd2_xor<5>
    SLICE_X14Y14.B1      net (fanout=15)       2.349   display/Madd_n0221_Madd_lut[5]
    SLICE_X14Y14.AMUX    Topba                 0.378   display/mod0/Sh58699
                                                       display/mod0/Sh58704_F
                                                       display/mod0/Sh58704
    SLICE_X15Y14.B1      net (fanout=1)        0.729   display/mod0/Sh58704
    SLICE_X15Y14.B       Tilo                  0.259   display/mod0/Sh586910
                                                       display/mod0/Sh587016
    SLICE_X10Y13.D2      net (fanout=2)        1.281   display/mod0/Sh5870
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<11>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.B4      net (fanout=17)       1.423   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_21_rstpot
                                                       display/mod0/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                     13.147ns (3.222ns logic, 9.925ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.150ns (Levels of Logic = 10)
  Clock Path Skew:      0.022ns (0.663 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X12Y23.A2      net (fanout=50)       1.671   display/Madd_n0217_Madd_lut[1]
    SLICE_X12Y23.A       Tilo                  0.254   display/mod2/Sh178417
                                                       display/mod0/Sh79175_SW0
    SLICE_X14Y18.A6      net (fanout=1)        0.842   display/mod0/N372
    SLICE_X14Y18.A       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh79175
    SLICE_X14Y18.D3      net (fanout=1)        0.342   display/mod0/Sh79175
    SLICE_X14Y18.D       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791711
    SLICE_X14Y18.C6      net (fanout=2)        0.151   display/mod0/Sh791711
    SLICE_X14Y18.C       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791732
    SLICE_X10Y15.B2      net (fanout=1)        1.447   display/mod0/Sh7917
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y14.A4      net (fanout=17)       1.260   display/mod0/spi/_n0092_inv
    SLICE_X13Y14.CLK     Tas                   0.373   display/mod0/spi/M_data_q[39]
                                                       display/mod0/spi/M_data_q_36_rstpot
                                                       display/mod0/spi/M_data_q_36
    -------------------------------------------------  ---------------------------
    Total                                     13.150ns (3.392ns logic, 9.758ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  6.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_4_1 (FF)
  Destination:          display/mod0/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.145ns (Levels of Logic = 11)
  Clock Path Skew:      0.019ns (0.663 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_4_1 to display/mod0/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CMUX     Tshcko                0.576   game/M_marker_results[3]
                                                       game/marker/M_res_q_4_1
    SLICE_X13Y23.B2      net (fanout=4)        1.281   game/M_marker_results[4]
    SLICE_X13Y23.B       Tilo                  0.259   M_marker_results[5]_PWR_9_o_equal_68_o<5>110
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>1_2
    SLICE_X6Y22.BX       net (fanout=4)        1.131   M_marker_results[5]_PWR_9_o_equal_68_o<5>110
    SLICE_X6Y22.COUT     Tbxcy                 0.197   display/Mmult_n0343_Madd2_cy[4]
                                                       display/Mmult_n0343_Madd2_cy<4>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   display/Mmult_n0343_Madd2_cy[4]
    SLICE_X6Y23.AMUX     Tcina                 0.210   display/Madd_n0221_Madd_lut[5]
                                                       display/Mmult_n0343_Madd2_xor<5>
    SLICE_X14Y14.B1      net (fanout=15)       2.349   display/Madd_n0221_Madd_lut[5]
    SLICE_X14Y14.AMUX    Topba                 0.378   display/mod0/Sh58699
                                                       display/mod0/Sh58704_F
                                                       display/mod0/Sh58704
    SLICE_X15Y14.B1      net (fanout=1)        0.729   display/mod0/Sh58704
    SLICE_X15Y14.B       Tilo                  0.259   display/mod0/Sh586910
                                                       display/mod0/Sh587016
    SLICE_X10Y13.D2      net (fanout=2)        1.281   display/mod0/Sh5870
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<11>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X12Y15.B4      net (fanout=17)       1.455   display/mod0/spi/_n0092_inv
    SLICE_X12Y15.CLK     Tas                   0.339   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_55_rstpot
                                                       display/mod0/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.145ns (3.188ns logic, 9.957ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  6.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.126ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.658 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_1_3 to display/mod0/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_res_q_1_4
                                                       game/marker/M_res_q_1_3
    SLICE_X10Y26.D6      net (fanout=3)        0.794   M_res_q_1_3
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X14Y20.D1      net (fanout=50)       1.539   display/Madd_n0217_Madd_lut[1]
    SLICE_X14Y20.CMUX    Topdc                 0.402   display/n0194[88]
                                                       display/mod0/Sh79164_F
                                                       display/mod0/Sh79164
    SLICE_X14Y20.A2      net (fanout=1)        0.725   display/mod0/Sh79164
    SLICE_X14Y20.A       Tilo                  0.235   display/n0194[88]
                                                       display/mod0/Sh791610
    SLICE_X15Y20.C4      net (fanout=1)        0.643   display/mod0/Sh791610
    SLICE_X15Y20.C       Tilo                  0.259   display/mod0/Sh791633
                                                       display/mod0/Sh791634
    SLICE_X10Y15.B1      net (fanout=2)        1.523   display/mod0/Sh7916
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.B4      net (fanout=17)       1.423   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_21_rstpot
                                                       display/mod0/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                     13.126ns (3.424ns logic, 9.702ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  6.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.124ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.663 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_1_3 to display/mod0/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_res_q_1_4
                                                       game/marker/M_res_q_1_3
    SLICE_X10Y26.D6      net (fanout=3)        0.794   M_res_q_1_3
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X14Y20.D1      net (fanout=50)       1.539   display/Madd_n0217_Madd_lut[1]
    SLICE_X14Y20.CMUX    Topdc                 0.402   display/n0194[88]
                                                       display/mod0/Sh79164_F
                                                       display/mod0/Sh79164
    SLICE_X14Y20.A2      net (fanout=1)        0.725   display/mod0/Sh79164
    SLICE_X14Y20.A       Tilo                  0.235   display/n0194[88]
                                                       display/mod0/Sh791610
    SLICE_X15Y20.C4      net (fanout=1)        0.643   display/mod0/Sh791610
    SLICE_X15Y20.C       Tilo                  0.259   display/mod0/Sh791633
                                                       display/mod0/Sh791634
    SLICE_X10Y15.B1      net (fanout=2)        1.523   display/mod0/Sh7916
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X12Y15.B4      net (fanout=17)       1.455   display/mod0/spi/_n0092_inv
    SLICE_X12Y15.CLK     Tas                   0.339   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_55_rstpot
                                                       display/mod0/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.124ns (3.390ns logic, 9.734ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  6.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.122ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.658 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X14Y20.C2      net (fanout=50)       1.487   display/Madd_n0217_Madd_lut[1]
    SLICE_X14Y20.CMUX    Tilo                  0.403   display/n0194[88]
                                                       display/mod0/Sh79164_G
                                                       display/mod0/Sh79164
    SLICE_X14Y20.A2      net (fanout=1)        0.725   display/mod0/Sh79164
    SLICE_X14Y20.A       Tilo                  0.235   display/n0194[88]
                                                       display/mod0/Sh791610
    SLICE_X15Y20.C4      net (fanout=1)        0.643   display/mod0/Sh791610
    SLICE_X15Y20.C       Tilo                  0.259   display/mod0/Sh791633
                                                       display/mod0/Sh791634
    SLICE_X10Y15.B1      net (fanout=2)        1.523   display/mod0/Sh7916
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.A4      net (fanout=17)       1.369   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_20_rstpot
                                                       display/mod0/spi/M_data_q_20
    -------------------------------------------------  ---------------------------
    Total                                     13.122ns (3.330ns logic, 9.792ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  6.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_4_1 (FF)
  Destination:          display/mod0/spi/M_data_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.093ns (Levels of Logic = 11)
  Clock Path Skew:      0.014ns (0.658 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_4_1 to display/mod0/spi/M_data_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CMUX     Tshcko                0.576   game/M_marker_results[3]
                                                       game/marker/M_res_q_4_1
    SLICE_X13Y23.B2      net (fanout=4)        1.281   game/M_marker_results[4]
    SLICE_X13Y23.B       Tilo                  0.259   M_marker_results[5]_PWR_9_o_equal_68_o<5>110
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>1_2
    SLICE_X6Y22.BX       net (fanout=4)        1.131   M_marker_results[5]_PWR_9_o_equal_68_o<5>110
    SLICE_X6Y22.COUT     Tbxcy                 0.197   display/Mmult_n0343_Madd2_cy[4]
                                                       display/Mmult_n0343_Madd2_cy<4>
    SLICE_X6Y23.CIN      net (fanout=1)        0.003   display/Mmult_n0343_Madd2_cy[4]
    SLICE_X6Y23.AMUX     Tcina                 0.210   display/Madd_n0221_Madd_lut[5]
                                                       display/Mmult_n0343_Madd2_xor<5>
    SLICE_X14Y14.B1      net (fanout=15)       2.349   display/Madd_n0221_Madd_lut[5]
    SLICE_X14Y14.AMUX    Topba                 0.378   display/mod0/Sh58699
                                                       display/mod0/Sh58704_F
                                                       display/mod0/Sh58704
    SLICE_X15Y14.B1      net (fanout=1)        0.729   display/mod0/Sh58704
    SLICE_X15Y14.B       Tilo                  0.259   display/mod0/Sh586910
                                                       display/mod0/Sh587016
    SLICE_X10Y13.D2      net (fanout=2)        1.281   display/mod0/Sh5870
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<11>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.A4      net (fanout=17)       1.369   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_20_rstpot
                                                       display/mod0/spi/M_data_q_20
    -------------------------------------------------  ---------------------------
    Total                                     13.093ns (3.222ns logic, 9.871ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  6.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_4_1 (FF)
  Destination:          display/mod0/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.087ns (Levels of Logic = 11)
  Clock Path Skew:      0.014ns (0.658 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_4_1 to display/mod0/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CMUX     Tshcko                0.576   game/M_marker_results[3]
                                                       game/marker/M_res_q_4_1
    SLICE_X13Y23.B2      net (fanout=4)        1.281   game/M_marker_results[4]
    SLICE_X13Y23.B       Tilo                  0.259   M_marker_results[5]_PWR_9_o_equal_68_o<5>110
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>1_2
    SLICE_X6Y22.BX       net (fanout=4)        1.131   M_marker_results[5]_PWR_9_o_equal_68_o<5>110
    SLICE_X6Y22.CMUX     Taxc                  0.340   display/Mmult_n0343_Madd2_cy[4]
                                                       display/Mmult_n0343_Madd2_cy<4>
    SLICE_X14Y12.C2      net (fanout=27)       2.317   display/Madd_num[15]_GND_2_o_add_7_OUT_lut[3]
    SLICE_X14Y12.C       Tilo                  0.235   display/mod0/N697
                                                       display/mod0/Sh587116_SW2
    SLICE_X14Y12.B3      net (fanout=1)        0.812   display/mod0/N696
    SLICE_X14Y12.B       Tilo                  0.235   display/mod0/N697
                                                       display/mod0/Sh587116
    SLICE_X15Y12.D4      net (fanout=1)        0.290   display/mod0/Sh587116
    SLICE_X15Y12.D       Tilo                  0.259   display/mod0/Sh5871
                                                       display/mod0/Sh587117
    SLICE_X10Y13.D3      net (fanout=2)        0.858   display/mod0/Sh5871
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<11>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.B4      net (fanout=17)       1.423   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_21_rstpot
                                                       display/mod0/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                     13.087ns (3.247ns logic, 9.840ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  6.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_4_1 (FF)
  Destination:          display/mod0/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.085ns (Levels of Logic = 11)
  Clock Path Skew:      0.019ns (0.663 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_4_1 to display/mod0/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CMUX     Tshcko                0.576   game/M_marker_results[3]
                                                       game/marker/M_res_q_4_1
    SLICE_X13Y23.B2      net (fanout=4)        1.281   game/M_marker_results[4]
    SLICE_X13Y23.B       Tilo                  0.259   M_marker_results[5]_PWR_9_o_equal_68_o<5>110
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>1_2
    SLICE_X6Y22.BX       net (fanout=4)        1.131   M_marker_results[5]_PWR_9_o_equal_68_o<5>110
    SLICE_X6Y22.CMUX     Taxc                  0.340   display/Mmult_n0343_Madd2_cy[4]
                                                       display/Mmult_n0343_Madd2_cy<4>
    SLICE_X14Y12.C2      net (fanout=27)       2.317   display/Madd_num[15]_GND_2_o_add_7_OUT_lut[3]
    SLICE_X14Y12.C       Tilo                  0.235   display/mod0/N697
                                                       display/mod0/Sh587116_SW2
    SLICE_X14Y12.B3      net (fanout=1)        0.812   display/mod0/N696
    SLICE_X14Y12.B       Tilo                  0.235   display/mod0/N697
                                                       display/mod0/Sh587116
    SLICE_X15Y12.D4      net (fanout=1)        0.290   display/mod0/Sh587116
    SLICE_X15Y12.D       Tilo                  0.259   display/mod0/Sh5871
                                                       display/mod0/Sh587117
    SLICE_X10Y13.D3      net (fanout=2)        0.858   display/mod0/Sh5871
    SLICE_X10Y13.COUT    Topcyd                0.290   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<11>1
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<11>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[11]
    SLICE_X10Y14.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<15>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[15]
    SLICE_X10Y15.COUT    Tbyp                  0.091   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X12Y15.B4      net (fanout=17)       1.455   display/mod0/spi/_n0092_inv
    SLICE_X12Y15.CLK     Tas                   0.339   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_55_rstpot
                                                       display/mod0/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.085ns (3.213ns logic, 9.872ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  6.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.075ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.658 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_1_3 to display/mod0/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_res_q_1_4
                                                       game/marker/M_res_q_1_3
    SLICE_X10Y26.D6      net (fanout=3)        0.794   M_res_q_1_3
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X14Y20.C2      net (fanout=50)       1.487   display/Madd_n0217_Madd_lut[1]
    SLICE_X14Y20.CMUX    Tilo                  0.403   display/n0194[88]
                                                       display/mod0/Sh79164_G
                                                       display/mod0/Sh79164
    SLICE_X14Y20.A2      net (fanout=1)        0.725   display/mod0/Sh79164
    SLICE_X14Y20.A       Tilo                  0.235   display/n0194[88]
                                                       display/mod0/Sh791610
    SLICE_X15Y20.C4      net (fanout=1)        0.643   display/mod0/Sh791610
    SLICE_X15Y20.C       Tilo                  0.259   display/mod0/Sh791633
                                                       display/mod0/Sh791634
    SLICE_X10Y15.B1      net (fanout=2)        1.523   display/mod0/Sh7916
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.B4      net (fanout=17)       1.423   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_21_rstpot
                                                       display/mod0/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                     13.075ns (3.425ns logic, 9.650ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  6.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.072ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.658 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_1_3 to display/mod0/spi/M_data_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_res_q_1_4
                                                       game/marker/M_res_q_1_3
    SLICE_X10Y26.D6      net (fanout=3)        0.794   M_res_q_1_3
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X14Y20.D1      net (fanout=50)       1.539   display/Madd_n0217_Madd_lut[1]
    SLICE_X14Y20.CMUX    Topdc                 0.402   display/n0194[88]
                                                       display/mod0/Sh79164_F
                                                       display/mod0/Sh79164
    SLICE_X14Y20.A2      net (fanout=1)        0.725   display/mod0/Sh79164
    SLICE_X14Y20.A       Tilo                  0.235   display/n0194[88]
                                                       display/mod0/Sh791610
    SLICE_X15Y20.C4      net (fanout=1)        0.643   display/mod0/Sh791610
    SLICE_X15Y20.C       Tilo                  0.259   display/mod0/Sh791633
                                                       display/mod0/Sh791634
    SLICE_X10Y15.B1      net (fanout=2)        1.523   display/mod0/Sh7916
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.A4      net (fanout=17)       1.369   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_20_rstpot
                                                       display/mod0/spi/M_data_q_20
    -------------------------------------------------  ---------------------------
    Total                                     13.072ns (3.424ns logic, 9.648ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  6.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_1_3 (FF)
  Destination:          display/mod0/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.073ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.663 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_1_3 to display/mod0/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_res_q_1_4
                                                       game/marker/M_res_q_1_3
    SLICE_X10Y26.D6      net (fanout=3)        0.794   M_res_q_1_3
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X14Y20.C2      net (fanout=50)       1.487   display/Madd_n0217_Madd_lut[1]
    SLICE_X14Y20.CMUX    Tilo                  0.403   display/n0194[88]
                                                       display/mod0/Sh79164_G
                                                       display/mod0/Sh79164
    SLICE_X14Y20.A2      net (fanout=1)        0.725   display/mod0/Sh79164
    SLICE_X14Y20.A       Tilo                  0.235   display/n0194[88]
                                                       display/mod0/Sh791610
    SLICE_X15Y20.C4      net (fanout=1)        0.643   display/mod0/Sh791610
    SLICE_X15Y20.C       Tilo                  0.259   display/mod0/Sh791633
                                                       display/mod0/Sh791634
    SLICE_X10Y15.B1      net (fanout=2)        1.523   display/mod0/Sh7916
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X12Y15.B4      net (fanout=17)       1.455   display/mod0/spi/_n0092_inv
    SLICE_X12Y15.CLK     Tas                   0.339   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_55_rstpot
                                                       display/mod0/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.073ns (3.391ns logic, 9.682ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  6.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.071ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.658 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X16Y18.D2      net (fanout=50)       1.639   display/Madd_n0217_Madd_lut[1]
    SLICE_X16Y18.CMUX    Topdc                 0.456   display/mod0/Sh791731
                                                       display/mod0/Sh791730_F
                                                       display/mod0/Sh791730
    SLICE_X16Y18.B4      net (fanout=1)        0.538   display/mod0/Sh791730
    SLICE_X16Y18.B       Tilo                  0.254   display/mod0/Sh791731
                                                       display/mod0/Sh791731
    SLICE_X14Y18.C3      net (fanout=2)        0.601   display/mod0/Sh791731
    SLICE_X14Y18.C       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791732
    SLICE_X10Y15.B2      net (fanout=1)        1.447   display/mod0/Sh7917
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.B4      net (fanout=17)       1.423   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_21_rstpot
                                                       display/mod0/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                     13.071ns (3.378ns logic, 9.693ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  6.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.072ns (Levels of Logic = 10)
  Clock Path Skew:      0.021ns (0.662 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X12Y23.A2      net (fanout=50)       1.671   display/Madd_n0217_Madd_lut[1]
    SLICE_X12Y23.A       Tilo                  0.254   display/mod2/Sh178417
                                                       display/mod0/Sh79175_SW0
    SLICE_X14Y18.A6      net (fanout=1)        0.842   display/mod0/N372
    SLICE_X14Y18.A       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh79175
    SLICE_X14Y18.D3      net (fanout=1)        0.342   display/mod0/Sh79175
    SLICE_X14Y18.D       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791711
    SLICE_X14Y18.C6      net (fanout=2)        0.151   display/mod0/Sh791711
    SLICE_X14Y18.C       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791732
    SLICE_X10Y15.B2      net (fanout=1)        1.447   display/mod0/Sh7917
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y13.D5      net (fanout=17)       1.182   display/mod0/spi/_n0092_inv
    SLICE_X13Y13.CLK     Tas                   0.373   display/mod0/spi/M_data_q[35]
                                                       display/mod0/spi/M_data_q_35_rstpot
                                                       display/mod0/spi/M_data_q_35
    -------------------------------------------------  ---------------------------
    Total                                     13.072ns (3.392ns logic, 9.680ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  6.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.065ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.658 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X16Y17.C1      net (fanout=50)       1.570   display/Madd_n0217_Madd_lut[1]
    SLICE_X16Y17.CMUX    Tilo                  0.430   display/mod0/Sh791724
                                                       display/mod0/Sh791724_G
                                                       display/mod0/Sh791724
    SLICE_X16Y18.B3      net (fanout=1)        0.627   display/mod0/Sh791724
    SLICE_X16Y18.B       Tilo                  0.254   display/mod0/Sh791731
                                                       display/mod0/Sh791731
    SLICE_X14Y18.C3      net (fanout=2)        0.601   display/mod0/Sh791731
    SLICE_X14Y18.C       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791732
    SLICE_X10Y15.B2      net (fanout=1)        1.447   display/mod0/Sh7917
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.B4      net (fanout=17)       1.423   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_21_rstpot
                                                       display/mod0/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                     13.065ns (3.352ns logic, 9.713ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  6.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.069ns (Levels of Logic = 9)
  Clock Path Skew:      0.022ns (0.663 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X16Y18.D2      net (fanout=50)       1.639   display/Madd_n0217_Madd_lut[1]
    SLICE_X16Y18.CMUX    Topdc                 0.456   display/mod0/Sh791731
                                                       display/mod0/Sh791730_F
                                                       display/mod0/Sh791730
    SLICE_X16Y18.B4      net (fanout=1)        0.538   display/mod0/Sh791730
    SLICE_X16Y18.B       Tilo                  0.254   display/mod0/Sh791731
                                                       display/mod0/Sh791731
    SLICE_X14Y18.C3      net (fanout=2)        0.601   display/mod0/Sh791731
    SLICE_X14Y18.C       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791732
    SLICE_X10Y15.B2      net (fanout=1)        1.447   display/mod0/Sh7917
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X12Y15.B4      net (fanout=17)       1.455   display/mod0/spi/_n0092_inv
    SLICE_X12Y15.CLK     Tas                   0.339   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_55_rstpot
                                                       display/mod0/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.069ns (3.344ns logic, 9.725ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  6.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.064ns (Levels of Logic = 9)
  Clock Path Skew:      0.022ns (0.663 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X14Y20.D1      net (fanout=50)       1.539   display/Madd_n0217_Madd_lut[1]
    SLICE_X14Y20.CMUX    Topdc                 0.402   display/n0194[88]
                                                       display/mod0/Sh79164_F
                                                       display/mod0/Sh79164
    SLICE_X14Y20.A2      net (fanout=1)        0.725   display/mod0/Sh79164
    SLICE_X14Y20.A       Tilo                  0.235   display/n0194[88]
                                                       display/mod0/Sh791610
    SLICE_X15Y20.C4      net (fanout=1)        0.643   display/mod0/Sh791610
    SLICE_X15Y20.C       Tilo                  0.259   display/mod0/Sh791633
                                                       display/mod0/Sh791634
    SLICE_X10Y15.B1      net (fanout=2)        1.523   display/mod0/Sh7916
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y14.A4      net (fanout=17)       1.260   display/mod0/spi/_n0092_inv
    SLICE_X13Y14.CLK     Tas                   0.373   display/mod0/spi/M_data_q[39]
                                                       display/mod0/spi/M_data_q_36_rstpot
                                                       display/mod0/spi/M_data_q_36
    -------------------------------------------------  ---------------------------
    Total                                     13.064ns (3.329ns logic, 9.735ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  6.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.063ns (Levels of Logic = 9)
  Clock Path Skew:      0.022ns (0.663 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X16Y17.C1      net (fanout=50)       1.570   display/Madd_n0217_Madd_lut[1]
    SLICE_X16Y17.CMUX    Tilo                  0.430   display/mod0/Sh791724
                                                       display/mod0/Sh791724_G
                                                       display/mod0/Sh791724
    SLICE_X16Y18.B3      net (fanout=1)        0.627   display/mod0/Sh791724
    SLICE_X16Y18.B       Tilo                  0.254   display/mod0/Sh791731
                                                       display/mod0/Sh791731
    SLICE_X14Y18.C3      net (fanout=2)        0.601   display/mod0/Sh791731
    SLICE_X14Y18.C       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791732
    SLICE_X10Y15.B2      net (fanout=1)        1.447   display/mod0/Sh7917
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X12Y15.B4      net (fanout=17)       1.455   display/mod0/spi/_n0092_inv
    SLICE_X12Y15.CLK     Tas                   0.339   display/mod0/spi/M_data_q[57]
                                                       display/mod0/spi/M_data_q_55_rstpot
                                                       display/mod0/spi/M_data_q_55
    -------------------------------------------------  ---------------------------
    Total                                     13.063ns (3.318ns logic, 9.745ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  6.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/marker/M_res_q_3_2 (FF)
  Destination:          display/mod0/spi/M_data_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.055ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.658 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/marker/M_res_q_3_2 to display/mod0/spi/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   game/M_res_q_3_2
                                                       game/marker/M_res_q_3_2
    SLICE_X10Y26.D1      net (fanout=4)        0.990   game/M_res_q_3_2
    SLICE_X10Y26.D       Tilo                  0.235   M_res_q_0_3
                                                       game/M_marker_results[5]_PWR_9_o_equal_68_o<5>13
    SLICE_X10Y18.A2      net (fanout=1)        1.333   M_marker_results[5]_PWR_9_o_equal_68_o<5>12
    SLICE_X10Y18.AMUX    Topaa                 0.449   display/mod0/N592
                                                       M_marker_results[5]_PWR_9_o_equal_68_o<5>12_rt
                                                       display/Mmult_n0339_Madd2_xor<1>
    SLICE_X16Y19.D1      net (fanout=50)       1.609   display/Madd_n0217_Madd_lut[1]
    SLICE_X16Y19.CMUX    Topdc                 0.456   display/mod0/Sh791720
                                                       display/mod0/Sh791715_F
                                                       display/mod0/Sh791715
    SLICE_X16Y19.B4      net (fanout=1)        0.538   display/mod0/Sh791715
    SLICE_X16Y19.B       Tilo                  0.254   display/mod0/Sh791720
                                                       display/mod0/Sh791720
    SLICE_X14Y18.C4      net (fanout=2)        0.615   display/mod0/Sh791720
    SLICE_X14Y18.C       Tilo                  0.235   display/mod0/Sh791711
                                                       display/mod0/Sh791732
    SLICE_X10Y15.B2      net (fanout=1)        1.447   display/mod0/Sh7917
    SLICE_X10Y15.COUT    Topcyb                0.448   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_lut<17>
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<19>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy[19]
    SLICE_X10Y16.BMUX    Tcinb                 0.239   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
                                                       display/mod0/Mcompar_M_data_reg_q[63]_GND_3_o_not_equal_60_o_cy<21>
    SLICE_X7Y8.C2        net (fanout=5)        1.719   display/mod0/M_data_reg_q[63]_GND_3_o_not_equal_60_o
    SLICE_X7Y8.C         Tilo                  0.259   display/mod0/spi/M_data_q[63]
                                                       display/mod0/spi/_n0092_inv11
    SLICE_X13Y11.B4      net (fanout=17)       1.423   display/mod0/spi/_n0092_inv
    SLICE_X13Y11.CLK     Tas                   0.373   display/mod0/spi/M_data_q[23]
                                                       display/mod0/spi/M_data_q_21_rstpot
                                                       display/mod0/spi/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                     13.055ns (3.378ns logic, 9.677ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_mosi_reg_q/CLK0
  Logical resource: display/mod0/spi/M_mosi_reg_q/CK0
  Location pin: OLOGIC_X0Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_mosi_reg_q_0/CLK0
  Logical resource: display/mod1/spi/M_mosi_reg_q/CK0
  Location pin: OLOGIC_X0Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_mosi_reg_q_1/CLK0
  Logical resource: display/mod2/spi/M_mosi_reg_q/CK0
  Location pin: OLOGIC_X6Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: game/button_cond4/M_sync_out/CLK
  Logical resource: game/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: game/button_cond4/M_sync_out/CLK
  Logical resource: game/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: game/button_cond4/M_sync_out/CLK
  Logical resource: game/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: game/button_cond4/M_sync_out/CLK
  Logical resource: game/button_cond4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[3]/CLK
  Logical resource: game/button_cond4/M_ctr_q_0/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[3]/CLK
  Logical resource: game/button_cond4/M_ctr_q_1/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[3]/CLK
  Logical resource: game/button_cond4/M_ctr_q_2/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[3]/CLK
  Logical resource: game/button_cond4/M_ctr_q_3/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[7]/CLK
  Logical resource: game/button_cond4/M_ctr_q_4/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[7]/CLK
  Logical resource: game/button_cond4/M_ctr_q_5/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[7]/CLK
  Logical resource: game/button_cond4/M_ctr_q_6/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[7]/CLK
  Logical resource: game/button_cond4/M_ctr_q_7/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[11]/CLK
  Logical resource: game/button_cond4/M_ctr_q_8/CK
  Location pin: SLICE_X20Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[11]/CLK
  Logical resource: game/button_cond4/M_ctr_q_9/CK
  Location pin: SLICE_X20Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[11]/CLK
  Logical resource: game/button_cond4/M_ctr_q_10/CK
  Location pin: SLICE_X20Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[11]/CLK
  Logical resource: game/button_cond4/M_ctr_q_11/CK
  Location pin: SLICE_X20Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[15]/CLK
  Logical resource: game/button_cond4/M_ctr_q_12/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[15]/CLK
  Logical resource: game/button_cond4/M_ctr_q_13/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[15]/CLK
  Logical resource: game/button_cond4/M_ctr_q_14/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[15]/CLK
  Logical resource: game/button_cond4/M_ctr_q_15/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[19]/CLK
  Logical resource: game/button_cond4/M_ctr_q_16/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[19]/CLK
  Logical resource: game/button_cond4/M_ctr_q_17/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[19]/CLK
  Logical resource: game/button_cond4/M_ctr_q_18/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/button_cond4/M_ctr_q[19]/CLK
  Logical resource: game/button_cond4/M_ctr_q_19/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[3]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_0/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/mod2/spi/M_sck_reg_q[3]/CLK
  Logical resource: display/mod2/spi/M_sck_reg_q_1/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.331|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1919173 paths, 0 nets, and 6147 connections

Design statistics:
   Minimum period:  13.331ns{1}   (Maximum frequency:  75.013MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  7 23:13:52 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 406 MB



