--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml synchronizer.twx synchronizer.ncd -o synchronizer.twr
synchronizer.pcf

Design file:              synchronizer.ncd
Physical constraint file: synchronizer.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
en          |   -0.595(R)|      FAST  |    2.407(R)|      SLOW  |clk_BUFGP         |   0.000|
input<0>    |   -0.599(R)|      FAST  |    2.545(R)|      SLOW  |clk_BUFGP         |   0.000|
input<1>    |   -0.667(R)|      FAST  |    2.642(R)|      SLOW  |clk_BUFGP         |   0.000|
input<2>    |   -0.449(R)|      FAST  |    2.319(R)|      SLOW  |clk_BUFGP         |   0.000|
input<3>    |   -0.626(R)|      FAST  |    2.557(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |   -0.386(R)|      FAST  |    2.112(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
output<0>   |         7.635(R)|      SLOW  |         3.155(R)|      FAST  |clk_BUFGP         |   0.000|
output<1>   |         7.543(R)|      SLOW  |         3.092(R)|      FAST  |clk_BUFGP         |   0.000|
output<2>   |         7.681(R)|      SLOW  |         3.185(R)|      FAST  |clk_BUFGP         |   0.000|
output<3>   |         7.566(R)|      SLOW  |         3.122(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.994|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Feb 28 12:13:16 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 763 MB



