* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Mar 9 2025 18:42:59

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U111_CYCLE_SM.TS_EN_5
T_18_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_4/in_3

End 

Net : U111_CYCLE_SM.TS_EN_2_0
T_18_24_wire_logic_cluster/lc_1/out
T_18_22_sp4_v_t_47
T_18_18_sp4_v_t_47
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_1/in_3

End 

Net : CLK40
T_16_33_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_18_24_glb2local_0
T_18_24_lc_trk_g0_4
T_18_24_wire_logic_cluster/lc_1/in_3

T_16_33_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_18_20_glb2local_3
T_18_20_lc_trk_g0_7
T_18_20_wire_logic_cluster/lc_4/in_3

T_16_33_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_17_19_glb2local_0
T_17_19_lc_trk_g0_4
T_17_19_wire_logic_cluster/lc_3/in_3

T_16_33_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_17_17_glb2local_1
T_17_17_lc_trk_g0_5
T_17_17_wire_logic_cluster/lc_0/in_3

T_16_33_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_7_wire_logic_cluster/lc_3/clk

End 

Net : U111_CYCLE_SM.TS_ENZ0
T_17_19_wire_logic_cluster/lc_4/out
T_18_19_sp12_h_l_0
T_17_7_sp12_v_t_23
T_6_7_sp12_h_l_0
T_15_7_lc_trk_g0_4
T_15_7_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_4/in_0

End 

Net : U111_CYCLE_SM.CYCLE_STATEZ0Z_0
T_18_20_wire_logic_cluster/lc_5/out
T_19_20_lc_trk_g0_5
T_19_20_wire_logic_cluster/lc_4/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g2_5
T_18_20_wire_logic_cluster/lc_7/in_0

T_18_20_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g0_5
T_18_19_input_2_1
T_18_19_wire_logic_cluster/lc_1/in_2

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g2_5
T_18_20_wire_logic_cluster/lc_0/in_3

T_18_20_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_3/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_1/in_3

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g2_5
T_18_20_wire_logic_cluster/lc_5/in_0

T_18_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_6/in_3

T_18_20_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/in_3

End 

Net : U111_CYCLE_SM.CYCLE_STATE_0_sqmuxa_0
T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_20_19_sp4_h_l_2
T_19_19_sp4_v_t_39
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_20_19_sp4_h_l_2
T_19_19_sp4_v_t_39
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_20_19_sp4_h_l_2
T_19_19_sp4_v_t_39
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_20_19_sp4_h_l_2
T_19_19_sp4_v_t_39
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_20_19_sp4_h_l_2
T_19_19_sp4_v_t_39
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_20_19_sp4_h_l_2
T_19_19_sp4_v_t_39
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_0/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_20_19_sp4_h_l_2
T_19_19_sp4_v_t_39
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_0/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_20_19_sp4_h_l_2
T_19_19_sp4_v_t_39
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_0/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_20_19_sp4_h_l_2
T_19_19_sp4_v_t_39
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_0/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_20_19_sp4_h_l_2
T_19_19_lc_trk_g0_2
T_19_19_wire_logic_cluster/lc_0/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_20_19_sp4_h_l_2
T_19_19_lc_trk_g0_2
T_19_19_wire_logic_cluster/lc_0/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_20_19_sp4_h_l_2
T_19_19_lc_trk_g0_2
T_19_19_wire_logic_cluster/lc_0/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_36
T_20_21_sp4_h_l_7
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_3/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_36
T_20_21_sp4_h_l_7
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_3/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_36
T_20_21_sp4_h_l_7
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_3/cen

T_19_20_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_36
T_20_21_sp4_h_l_7
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_3/cen

End 

Net : U111_CYCLE_SM.CYCLE_STATE_0_sqmuxa
T_19_20_wire_logic_cluster/lc_4/out
T_19_20_lc_trk_g1_4
T_19_20_wire_logic_cluster/lc_6/in_3

End 

Net : U111_CYCLE_SM.CYCLE_STATEZ0Z_1
T_18_19_wire_logic_cluster/lc_5/out
T_19_20_lc_trk_g2_5
T_19_20_wire_logic_cluster/lc_4/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g2_5
T_18_19_wire_logic_cluster/lc_1/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g0_5
T_18_20_input_2_7
T_18_20_wire_logic_cluster/lc_7/in_2

T_18_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_3/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_1/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_4/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g2_5
T_18_19_wire_logic_cluster/lc_5/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g0_5
T_17_20_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_1/in_3

End 

Net : U111_CYCLE_SM.CYCLE_STATE_RNIGD9C1Z0Z_0_cascade_
T_19_20_wire_logic_cluster/lc_5/ltout
T_19_20_wire_logic_cluster/lc_6/in_2

End 

Net : U111_CYCLE_SM.CYCLE_STATE_0_sqmuxa_cascade_
T_19_20_wire_logic_cluster/lc_4/ltout
T_19_20_wire_logic_cluster/lc_5/in_2

End 

Net : U111_CYCLE_SM.N_97_cascade_
T_18_20_wire_logic_cluster/lc_4/ltout
T_18_20_wire_logic_cluster/lc_5/in_2

End 

Net : U111_CYCLE_SM.CYCLE_STATE_RNIGD9C1Z0Z_0
T_19_20_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_19_20_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

End 

Net : U111_CYCLE_SM.N_75_0_cascade_
T_17_19_wire_logic_cluster/lc_3/ltout
T_17_19_wire_logic_cluster/lc_4/in_2

End 

Net : U111_CYCLE_SM.LW_CYCLE_0
T_18_20_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : U111_CYCLE_SM.LW_CYCLEZ0
T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_7/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_0/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_18_17_sp12_v_t_22
T_18_22_lc_trk_g2_6
T_18_22_wire_logic_cluster/lc_5/in_3

T_18_20_wire_logic_cluster/lc_1/out
T_18_17_sp12_v_t_22
T_18_22_lc_trk_g2_6
T_18_22_wire_logic_cluster/lc_0/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_19_22_lc_trk_g1_3
T_19_22_wire_logic_cluster/lc_0/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_19_17_sp4_v_t_43
T_19_18_lc_trk_g3_3
T_19_18_wire_logic_cluster/lc_1/in_3

T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_19_22_lc_trk_g1_3
T_19_22_wire_logic_cluster/lc_2/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_19_22_lc_trk_g1_3
T_19_22_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_18_17_sp12_v_t_22
T_18_24_lc_trk_g2_2
T_18_24_wire_logic_cluster/lc_7/in_3

T_18_20_wire_logic_cluster/lc_1/out
T_18_17_sp12_v_t_22
T_18_24_lc_trk_g2_2
T_18_24_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_38
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_0/in_3

T_18_20_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_38
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_5/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_20_22_sp4_h_l_11
T_20_22_lc_trk_g0_6
T_20_22_wire_logic_cluster/lc_7/in_3

T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_20_22_sp4_h_l_11
T_20_22_lc_trk_g0_6
T_20_22_wire_logic_cluster/lc_0/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_20_22_sp4_h_l_11
T_20_22_lc_trk_g0_6
T_20_22_wire_logic_cluster/lc_3/in_3

T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_20_22_sp4_h_l_11
T_20_22_lc_trk_g0_6
T_20_22_wire_logic_cluster/lc_2/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_38
T_16_16_sp4_h_l_9
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_3/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_19_22_sp4_v_t_39
T_19_24_lc_trk_g2_2
T_19_24_wire_logic_cluster/lc_7/in_3

T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_19_22_sp4_v_t_39
T_19_24_lc_trk_g2_2
T_19_24_wire_logic_cluster/lc_2/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_18_9_sp12_v_t_22
T_7_9_sp12_h_l_1
T_9_9_sp4_h_l_2
T_8_5_sp4_v_t_39
T_7_7_lc_trk_g0_2
T_7_7_wire_logic_cluster/lc_1/in_3

T_18_20_wire_logic_cluster/lc_1/out
T_18_9_sp12_v_t_22
T_7_9_sp12_h_l_1
T_9_9_sp4_h_l_2
T_8_5_sp4_v_t_39
T_7_7_lc_trk_g0_2
T_7_7_wire_logic_cluster/lc_7/in_3

End 

Net : U111_CYCLE_SM.un3_LW_CYCLE_START
T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_0/in_1

End 

Net : U111_CYCLE_SM.A_OUT_0_sqmuxa_0_a3_0_cascade_
T_18_20_wire_logic_cluster/lc_0/ltout
T_18_20_wire_logic_cluster/lc_1/in_2

End 

Net : U111_CYCLE_SM.A_OUT_0_cascade_
T_17_19_wire_logic_cluster/lc_1/ltout
T_17_19_wire_logic_cluster/lc_2/in_2

End 

Net : U111_CYCLE_SM.A_OUTZ0
T_17_19_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_1/in_1

T_17_19_wire_logic_cluster/lc_2/out
T_12_19_sp12_h_l_0
T_11_7_sp12_v_t_23
T_0_7_span12_horz_3
T_7_7_lc_trk_g1_0
T_7_7_wire_logic_cluster/lc_1/in_0

End 

Net : U111_CYCLE_SM.LW_CYCLE_STARTZ0
T_17_19_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_0/in_1

T_17_19_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_4/in_1

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g1_0
T_17_19_input_2_1
T_17_19_wire_logic_cluster/lc_1/in_2

T_17_19_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g0_0
T_17_20_wire_logic_cluster/lc_6/in_0

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_0/in_3

End 

Net : U111_CYCLE_SM.TA_ENZ0
T_17_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g2_6
T_17_20_input_2_6
T_17_20_wire_logic_cluster/lc_6/in_2

T_17_20_wire_logic_cluster/lc_6/out
T_18_19_sp4_v_t_45
T_18_22_lc_trk_g1_5
T_18_22_wire_logic_cluster/lc_4/in_0

T_17_20_wire_logic_cluster/lc_6/out
T_8_20_sp12_h_l_0
T_19_8_sp12_v_t_23
T_19_6_sp4_v_t_47
T_18_7_lc_trk_g3_7
T_18_7_wire_logic_cluster/lc_2/in_0

End 

Net : A_040_c_0
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_vert_24
T_4_3_sp4_v_t_37
T_5_7_sp4_h_l_0
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_7/in_0

End 

Net : A_040_c_1
T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_12
T_5_7_sp12_h_l_0
T_7_7_lc_trk_g1_7
T_7_7_wire_logic_cluster/lc_1/in_1

End 

Net : A_AMIGA_c_0
T_7_7_wire_logic_cluster/lc_7/out
T_7_7_sp4_h_l_3
T_6_3_sp4_v_t_45
T_6_0_span4_vert_28
T_6_0_lc_trk_g1_4
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : A_AMIGA_c_1
T_7_7_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_14
T_7_0_lc_trk_g1_6
T_7_0_wire_io_cluster/io_1/D_OUT_0

T_7_7_wire_logic_cluster/lc_1/out
T_7_4_sp12_v_t_22
T_8_16_sp12_h_l_1
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_3/in_3

End 

Net : BGn_c
T_33_20_wire_io_cluster/io_1/D_IN_0
T_31_20_sp12_h_l_0
T_19_20_sp12_h_l_0
T_18_8_sp12_v_t_23
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_2/in_0

T_33_20_wire_io_cluster/io_1/D_IN_0
T_31_20_sp12_h_l_0
T_19_20_sp12_h_l_0
T_18_8_sp12_v_t_23
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_1/in_1

End 

Net : CLK80
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_glb2local_0
T_17_17_lc_trk_g0_4
T_17_17_wire_logic_cluster/lc_2/in_0

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_19_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_13_24_wire_logic_cluster/lc_3/out
T_13_24_sp4_h_l_11
T_16_24_sp4_v_t_46
T_16_28_sp4_v_t_39
T_17_32_sp4_h_l_2
T_20_32_sp4_v_t_39
T_20_33_lc_trk_g0_7
T_16_33_wire_pll/RESET

T_13_24_wire_logic_cluster/lc_3/out
T_13_24_sp4_h_l_11
T_16_24_sp4_v_t_46
T_16_28_sp4_v_t_39
T_13_32_sp4_h_l_2
T_9_32_sp4_h_l_10
T_8_32_sp4_v_t_47
T_8_33_lc_trk_g0_7
T_8_33_wire_io_cluster/io_1/D_OUT_0

T_13_24_wire_logic_cluster/lc_3/out
T_13_24_sp4_h_l_11
T_16_24_sp4_v_t_46
T_16_28_sp4_v_t_39
T_17_32_sp4_h_l_2
T_20_32_sp4_v_t_39
T_20_33_lc_trk_g0_7
T_20_33_wire_io_cluster/io_1/D_OUT_0

T_13_24_wire_logic_cluster/lc_3/out
T_13_15_sp12_v_t_22
T_14_27_sp12_h_l_1
T_26_27_sp12_h_l_1
T_33_27_lc_trk_g1_6
T_33_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : CPU_READ_EN_i
T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_33_19_lc_trk_g0_0
T_33_19_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_18_9_sp12_v_t_23
T_19_21_sp12_h_l_0
T_31_21_sp12_h_l_0
T_33_21_lc_trk_g0_4
T_33_21_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_16_lc_trk_g0_7
T_33_16_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_29_15_sp4_v_t_38
T_30_15_sp4_h_l_3
T_33_15_lc_trk_g1_6
T_33_15_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_29_15_sp4_v_t_38
T_30_15_sp4_h_l_3
T_33_15_lc_trk_g0_6
T_33_15_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_19_span4_vert_t_15
T_33_23_lc_trk_g1_3
T_33_23_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_11_span4_vert_t_15
T_33_14_lc_trk_g1_7
T_33_14_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_18_9_sp12_v_t_23
T_19_21_sp12_h_l_0
T_30_21_sp12_v_t_23
T_30_25_sp4_v_t_41
T_27_29_sp4_h_l_9
T_26_29_sp4_v_t_44
T_26_33_lc_trk_g1_1
T_26_33_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_18_9_sp12_v_t_23
T_19_21_sp12_h_l_0
T_30_21_sp12_v_t_23
T_30_25_sp4_v_t_41
T_30_29_sp4_v_t_42
T_26_33_span4_horz_r_1
T_27_33_lc_trk_g0_5
T_27_33_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_18_9_sp12_v_t_23
T_19_21_sp12_h_l_0
T_30_21_sp12_v_t_23
T_30_25_sp4_v_t_41
T_30_29_sp4_v_t_42
T_26_33_span4_horz_r_1
T_28_33_lc_trk_g1_1
T_28_33_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_11_span4_vert_t_15
T_33_7_span4_vert_t_15
T_33_10_lc_trk_g1_7
T_33_10_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_18_9_sp12_v_t_23
T_19_21_sp12_h_l_0
T_30_21_sp12_v_t_23
T_30_25_sp4_v_t_41
T_30_29_sp4_v_t_42
T_26_33_span4_horz_r_1
T_29_33_lc_trk_g0_5
T_29_33_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_18_9_sp12_v_t_23
T_19_21_sp12_h_l_0
T_30_21_sp12_v_t_23
T_30_25_sp4_v_t_41
T_30_29_sp4_v_t_42
T_26_33_span4_horz_r_1
T_29_33_lc_trk_g1_5
T_29_33_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_18_9_sp12_v_t_23
T_19_21_sp12_h_l_0
T_30_21_sp12_v_t_23
T_30_25_sp4_v_t_41
T_31_29_sp4_h_l_10
T_33_29_lc_trk_g0_2
T_33_29_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_18_9_sp12_v_t_23
T_19_21_sp12_h_l_0
T_30_21_sp12_v_t_23
T_30_33_lc_trk_g1_0
T_30_33_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_18_9_sp12_v_t_23
T_19_21_sp12_h_l_0
T_30_21_sp12_v_t_23
T_30_33_lc_trk_g0_0
T_30_33_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_19_span4_vert_t_15
T_33_23_span4_vert_t_15
T_33_27_span4_vert_t_15
T_33_30_lc_trk_g0_7
T_33_30_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_19_span4_vert_t_15
T_33_23_span4_vert_t_15
T_33_27_span4_vert_t_15
T_33_30_lc_trk_g1_7
T_33_30_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_18_9_sp12_v_t_23
T_19_21_sp12_h_l_0
T_30_21_sp12_v_t_23
T_30_25_sp4_v_t_41
T_30_29_sp4_v_t_42
T_26_33_span4_horz_r_1
T_30_33_span4_horz_r_1
T_31_33_lc_trk_g0_5
T_31_33_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_18_9_sp12_v_t_23
T_19_21_sp12_h_l_0
T_30_21_sp12_v_t_23
T_30_25_sp4_v_t_41
T_30_29_sp4_v_t_42
T_26_33_span4_horz_r_1
T_30_33_span4_horz_r_1
T_31_33_lc_trk_g1_5
T_31_33_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_19_span4_vert_t_15
T_33_23_span4_vert_t_15
T_33_27_span4_vert_t_15
T_33_31_lc_trk_g0_3
T_33_31_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_11_span4_vert_t_15
T_33_7_span4_vert_t_15
T_33_3_span4_vert_t_15
T_33_6_lc_trk_g0_7
T_33_6_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_11_span4_vert_t_15
T_33_7_span4_vert_t_15
T_33_3_span4_vert_t_15
T_33_6_lc_trk_g1_7
T_33_6_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_11_span4_vert_t_15
T_33_7_span4_vert_t_15
T_33_3_span4_vert_t_15
T_33_5_lc_trk_g0_3
T_33_5_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_11_span4_vert_t_15
T_33_7_span4_vert_t_15
T_33_3_span4_vert_t_15
T_33_5_lc_trk_g1_3
T_33_5_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_11_span4_vert_t_15
T_33_7_span4_vert_t_15
T_33_3_span4_vert_t_15
T_33_4_lc_trk_g0_7
T_33_4_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_11_span4_vert_t_15
T_33_7_span4_vert_t_15
T_33_3_span4_vert_t_15
T_33_4_lc_trk_g1_7
T_33_4_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_11_span4_vert_t_15
T_33_7_span4_vert_t_15
T_33_3_span4_vert_t_15
T_30_3_sp4_h_l_6
T_33_3_lc_trk_g1_3
T_33_3_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_11_span4_vert_t_15
T_33_7_span4_vert_t_15
T_33_3_span4_vert_t_15
T_30_3_sp4_h_l_6
T_30_0_span4_horz_r_3
T_33_2_lc_trk_g0_7
T_33_2_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_11_span4_vert_t_15
T_33_7_span4_vert_t_15
T_33_3_span4_vert_t_15
T_30_3_sp4_h_l_6
T_30_0_span4_horz_r_3
T_30_0_span4_vert_19
T_31_2_sp4_h_l_0
T_33_2_lc_trk_g0_0
T_33_2_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_11_span4_vert_t_15
T_33_7_span4_vert_t_15
T_33_3_span4_vert_t_15
T_30_3_sp4_h_l_6
T_30_0_span4_horz_r_3
T_33_1_lc_trk_g0_3
T_33_1_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_2/out
T_13_19_sp12_h_l_0
T_25_19_sp12_h_l_0
T_26_19_sp4_h_l_3
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_11_span4_vert_t_15
T_33_7_span4_vert_t_15
T_33_3_span4_vert_t_15
T_30_3_sp4_h_l_6
T_30_0_span4_horz_r_3
T_33_1_lc_trk_g1_3
T_33_1_wire_io_cluster/io_1/OUT_ENB

End 

Net : D_LL_040_in_0
T_33_1_wire_io_cluster/io_1/D_IN_0
T_31_1_sp12_h_l_0
T_30_1_sp12_v_t_23
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_0/in_1

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_15_1_sp12_h_l_0
T_3_1_sp12_h_l_0
T_4_1_sp4_h_l_3
T_0_1_span4_horz_19
T_0_1_span4_vert_t_15
T_0_4_lc_trk_g0_7
T_0_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_LL_040_in_1
T_33_2_wire_io_cluster/io_0/D_IN_0
T_29_2_sp12_h_l_0
T_17_2_sp12_h_l_0
T_5_2_sp12_h_l_0
T_4_2_sp12_v_t_23
T_4_2_sp4_v_t_45
T_0_6_span4_horz_1
T_0_6_lc_trk_g0_1
T_0_6_wire_io_cluster/io_1/D_OUT_0

T_33_2_wire_io_cluster/io_0/D_IN_0
T_29_2_sp12_h_l_0
T_17_2_sp12_h_l_0
T_16_2_sp12_v_t_23
T_16_14_sp12_v_t_23
T_16_18_sp4_v_t_41
T_15_21_lc_trk_g3_1
T_15_21_wire_logic_cluster/lc_4/in_0

End 

Net : D_LL_040_in_2
T_33_3_wire_io_cluster/io_1/D_IN_0
T_27_3_sp12_h_l_0
T_15_3_sp12_h_l_0
T_14_3_sp12_v_t_23
T_14_9_sp4_v_t_39
T_14_13_sp4_v_t_40
T_13_16_lc_trk_g3_0
T_13_16_wire_logic_cluster/lc_7/in_0

T_33_3_wire_io_cluster/io_1/D_IN_0
T_27_3_sp12_h_l_0
T_15_3_sp12_h_l_0
T_3_3_sp12_h_l_0
T_4_3_sp4_h_l_3
T_0_3_span4_horz_19
T_0_3_span4_vert_t_15
T_0_5_lc_trk_g0_3
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_LL_040_in_3
T_33_1_wire_io_cluster/io_0/D_IN_0
T_25_1_sp12_h_l_0
T_13_1_sp12_h_l_0
T_0_1_span12_horz_0
T_4_1_sp4_h_l_5
T_3_1_sp4_v_t_46
T_0_5_span4_horz_17
T_0_5_lc_trk_g1_1
T_0_5_wire_io_cluster/io_0/D_OUT_0

T_33_1_wire_io_cluster/io_0/D_IN_0
T_25_1_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_13_sp12_v_t_23
T_13_25_sp12_h_l_0
T_14_25_sp4_h_l_3
T_13_21_sp4_v_t_38
T_13_24_lc_trk_g1_6
T_13_24_wire_logic_cluster/lc_1/in_0

End 

Net : D_LL_040_in_4
T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_15_2_sp12_h_l_0
T_3_2_sp12_h_l_0
T_4_2_sp4_h_l_3
T_3_2_sp4_v_t_44
T_0_6_span4_horz_20
T_0_6_lc_trk_g0_4
T_0_6_wire_io_cluster/io_0/D_OUT_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_30_14_sp12_v_t_23
T_19_26_sp12_h_l_0
T_18_26_sp4_h_l_1
T_17_22_sp4_v_t_36
T_16_25_lc_trk_g2_4
T_16_25_wire_logic_cluster/lc_3/in_3

End 

Net : D_LL_040_in_5
T_33_4_wire_io_cluster/io_0/D_IN_0
T_33_4_span12_horz_0
T_21_4_sp12_h_l_0
T_20_4_sp12_v_t_23
T_20_16_sp12_v_t_23
T_20_22_sp4_v_t_39
T_17_26_sp4_h_l_2
T_17_26_lc_trk_g1_7
T_17_26_wire_logic_cluster/lc_0/in_0

T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_17_4_sp12_h_l_0
T_5_4_sp12_h_l_0
T_4_4_sp12_v_t_23
T_4_4_sp4_v_t_45
T_0_8_span4_horz_1
T_0_8_span4_vert_t_12
T_0_11_lc_trk_g1_4
T_0_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_LL_040_in_6
T_33_4_wire_io_cluster/io_1/D_IN_0
T_27_4_sp12_h_l_0
T_26_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_16_16_sp4_h_l_3
T_15_16_sp4_v_t_44
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_4/in_3

T_33_4_wire_io_cluster/io_1/D_IN_0
T_27_4_sp12_h_l_0
T_15_4_sp12_h_l_0
T_3_4_sp12_h_l_0
T_4_4_sp4_h_l_3
T_0_4_span4_horz_19
T_0_4_span4_vert_t_15
T_0_8_span4_vert_t_15
T_0_11_lc_trk_g1_7
T_0_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LL_040_in_7
T_33_5_wire_io_cluster/io_0/D_IN_0
T_29_5_sp12_h_l_0
T_17_5_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_17_sp12_v_t_23
T_16_21_sp4_v_t_41
T_13_25_sp4_h_l_9
T_14_25_lc_trk_g2_1
T_14_25_wire_logic_cluster/lc_1/in_0

T_33_5_wire_io_cluster/io_0/D_IN_0
T_29_5_sp12_h_l_0
T_17_5_sp12_h_l_0
T_5_5_sp12_h_l_0
T_4_5_sp12_v_t_23
T_4_5_sp4_v_t_45
T_0_9_span4_horz_1
T_0_9_span4_vert_t_12
T_0_12_lc_trk_g0_4
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LL_AMIGA_in_0
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_12
T_7_4_sp12_h_l_0
T_12_4_sp4_h_l_7
T_15_4_sp4_v_t_37
T_15_7_lc_trk_g1_5
T_15_7_wire_logic_cluster/lc_0/in_0

End 

Net : D_LL_AMIGA_in_1
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_7_6_sp12_h_l_0
T_14_6_sp4_h_l_9
T_17_6_sp4_v_t_39
T_17_8_lc_trk_g3_2
T_17_8_wire_logic_cluster/lc_6/in_3

End 

Net : D_LL_AMIGA_in_2
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_7_5_sp12_h_l_0
T_14_5_sp4_h_l_9
T_17_5_sp4_v_t_39
T_16_9_lc_trk_g1_2
T_16_9_wire_logic_cluster/lc_6/in_3

End 

Net : D_LL_AMIGA_in_3
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_8
T_9_5_sp12_h_l_0
T_14_5_sp4_h_l_7
T_17_5_sp4_v_t_37
T_17_8_lc_trk_g1_5
T_17_8_wire_logic_cluster/lc_4/in_0

End 

Net : D_LL_AMIGA_in_4
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_5_6_sp12_h_l_0
T_16_6_sp12_v_t_23
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_7/in_3

End 

Net : D_LL_AMIGA_in_5
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_12
T_7_11_sp12_h_l_0
T_12_11_sp4_h_l_7
T_15_11_sp4_v_t_37
T_15_12_lc_trk_g2_5
T_15_12_wire_logic_cluster/lc_6/in_3

End 

Net : D_LL_AMIGA_in_6
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_16
T_5_11_sp12_h_l_0
T_16_11_sp12_v_t_23
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_2/in_3

End 

Net : D_LL_AMIGA_in_7
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_16
T_5_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_5/in_3

End 

Net : D_LM_040_in_0
T_33_5_wire_io_cluster/io_1/D_IN_0
T_27_5_sp12_h_l_0
T_15_5_sp12_h_l_0
T_3_5_sp12_h_l_0
T_4_5_sp4_h_l_3
T_0_5_span4_horz_19
T_0_5_span4_vert_t_15
T_0_9_span4_vert_t_15
T_0_12_lc_trk_g0_7
T_0_12_wire_io_cluster/io_1/D_OUT_0

T_33_5_wire_io_cluster/io_1/D_IN_0
T_27_5_sp12_h_l_0
T_26_5_sp12_v_t_23
T_26_17_sp12_v_t_23
T_15_29_sp12_h_l_0
T_14_29_sp4_h_l_1
T_13_25_sp4_v_t_43
T_13_26_lc_trk_g2_3
T_13_26_wire_logic_cluster/lc_4/in_3

End 

Net : D_LM_040_in_1
T_33_6_wire_io_cluster/io_0/D_IN_0
T_29_6_sp12_h_l_0
T_28_6_sp12_v_t_23
T_17_18_sp12_h_l_0
T_16_18_sp12_v_t_23
T_16_20_sp4_v_t_43
T_15_24_lc_trk_g1_6
T_15_24_wire_logic_cluster/lc_3/in_0

T_33_6_wire_io_cluster/io_0/D_IN_0
T_29_6_sp12_h_l_0
T_28_6_sp12_v_t_23
T_17_18_sp12_h_l_0
T_5_18_sp12_h_l_0
T_4_6_sp12_v_t_23
T_4_12_sp4_v_t_39
T_0_16_span4_horz_7
T_0_16_lc_trk_g1_7
T_0_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LM_040_in_2
T_33_6_wire_io_cluster/io_1/D_IN_0
T_23_6_sp12_h_l_0
T_22_6_sp12_v_t_23
T_22_18_sp12_v_t_23
T_22_22_sp4_v_t_41
T_19_26_sp4_h_l_4
T_15_26_sp4_h_l_0
T_15_26_lc_trk_g1_5
T_15_26_wire_logic_cluster/lc_7/in_3

T_33_6_wire_io_cluster/io_1/D_IN_0
T_23_6_sp12_h_l_0
T_22_6_sp12_v_t_23
T_11_18_sp12_h_l_0
T_0_18_span12_horz_4
T_0_18_lc_trk_g0_4
T_0_18_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LM_040_in_3
T_33_10_wire_io_cluster/io_1/D_IN_0
T_31_10_sp12_h_l_0
T_19_10_sp12_h_l_0
T_18_10_sp12_v_t_23
T_18_18_sp4_v_t_37
T_18_22_sp4_v_t_37
T_17_26_lc_trk_g1_0
T_17_26_wire_logic_cluster/lc_2/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_15_10_sp12_h_l_0
T_3_10_sp12_h_l_0
T_4_10_sp4_h_l_3
T_0_10_span4_horz_19
T_0_10_span4_vert_t_15
T_0_14_span4_vert_t_15
T_0_17_lc_trk_g0_7
T_0_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_LM_040_in_4
T_33_14_wire_io_cluster/io_1/D_IN_0
T_27_14_sp12_h_l_0
T_26_14_sp12_v_t_23
T_15_26_sp12_h_l_0
T_15_26_lc_trk_g1_3
T_15_26_wire_logic_cluster/lc_2/in_0

T_33_14_wire_io_cluster/io_1/D_IN_0
T_27_14_sp12_h_l_0
T_15_14_sp12_h_l_0
T_3_14_sp12_h_l_0
T_2_14_sp12_v_t_23
T_2_16_sp4_v_t_43
T_0_20_span4_horz_35
T_0_20_lc_trk_g1_3
T_0_20_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LM_040_in_5
T_33_15_wire_io_cluster/io_1/D_IN_0
T_31_15_sp12_h_l_0
T_30_15_sp12_v_t_23
T_19_27_sp12_h_l_0
T_18_27_sp4_h_l_1
T_17_23_sp4_v_t_36
T_16_26_lc_trk_g2_4
T_16_26_wire_logic_cluster/lc_0/in_0

T_33_15_wire_io_cluster/io_1/D_IN_0
T_27_15_sp12_h_l_0
T_15_15_sp12_h_l_0
T_3_15_sp12_h_l_0
T_2_15_sp4_h_l_1
T_1_15_sp4_v_t_36
T_0_19_span4_horz_43
T_0_19_span4_vert_t_15
T_0_22_lc_trk_g1_7
T_0_22_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LM_040_in_6
T_33_21_wire_io_cluster/io_1/D_IN_0
T_27_21_sp12_h_l_0
T_15_21_sp12_h_l_0
T_14_21_sp12_v_t_23
T_14_23_sp4_v_t_43
T_13_26_lc_trk_g3_3
T_13_26_wire_logic_cluster/lc_3/in_3

T_33_21_wire_io_cluster/io_1/D_IN_0
T_27_21_sp12_h_l_0
T_15_21_sp12_h_l_0
T_3_21_sp12_h_l_0
T_4_21_sp4_h_l_3
T_3_21_sp4_v_t_44
T_0_25_span4_horz_20
T_0_25_lc_trk_g1_4
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_LM_040_in_7
T_33_23_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_h_l_0
T_22_23_sp4_h_l_1
T_18_23_sp4_h_l_4
T_17_23_sp4_v_t_41
T_16_26_lc_trk_g3_1
T_16_26_wire_logic_cluster/lc_1/in_1

T_33_23_wire_io_cluster/io_1/D_IN_0
T_27_23_sp12_h_l_0
T_15_23_sp12_h_l_0
T_3_23_sp12_h_l_0
T_4_23_sp4_h_l_3
T_0_23_span4_horz_19
T_0_23_span4_vert_t_15
T_0_25_lc_trk_g1_3
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LM_AMIGA_in_0
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_7_12_sp12_h_l_0
T_14_12_sp4_h_l_9
T_17_12_sp4_v_t_44
T_16_13_lc_trk_g3_4
T_16_13_wire_logic_cluster/lc_0/in_3

End 

Net : D_LM_AMIGA_in_1
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_8
T_9_16_sp12_h_l_0
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_4/in_0

End 

Net : D_LM_AMIGA_in_2
T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_8_18_sp4_h_l_9
T_12_18_sp4_h_l_0
T_14_18_lc_trk_g2_5
T_14_18_wire_logic_cluster/lc_4/in_3

End 

Net : D_LM_AMIGA_in_3
T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_20
T_3_17_sp12_h_l_0
T_14_17_sp12_v_t_23
T_14_18_lc_trk_g2_7
T_14_18_wire_logic_cluster/lc_2/in_3

End 

Net : D_LM_AMIGA_in_4
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_5_20_sp12_h_l_0
T_12_20_sp4_h_l_9
T_15_16_sp4_v_t_38
T_15_19_lc_trk_g1_6
T_15_19_wire_logic_cluster/lc_2/in_3

End 

Net : D_LM_AMIGA_in_5
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_10_22_sp4_h_l_11
T_13_18_sp4_v_t_46
T_13_21_lc_trk_g0_6
T_13_21_wire_logic_cluster/lc_0/in_0

End 

Net : D_LM_AMIGA_in_6
T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span12_horz_4
T_8_25_sp4_h_l_11
T_11_21_sp4_v_t_40
T_12_21_sp4_h_l_10
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_3/in_3

End 

Net : D_LM_AMIGA_in_7
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_8
T_9_25_sp12_h_l_0
T_14_25_sp4_h_l_7
T_17_21_sp4_v_t_42
T_17_22_lc_trk_g3_2
T_17_22_wire_logic_cluster/lc_4/in_3

End 

Net : D_UM_040_in_0
T_33_15_wire_io_cluster/io_0/D_IN_0
T_29_15_sp12_h_l_0
T_17_15_sp12_h_l_0
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_0/in_3

End 

Net : D_UM_040_in_1
T_33_29_wire_io_cluster/io_1/D_IN_0
T_23_29_sp12_h_l_0
T_22_17_sp12_v_t_23
T_22_21_sp4_v_t_41
T_19_21_sp4_h_l_4
T_15_21_sp4_h_l_7
T_15_21_lc_trk_g1_2
T_15_21_wire_logic_cluster/lc_4/in_3

End 

Net : D_UM_040_in_2
T_33_16_wire_io_cluster/io_0/D_IN_0
T_25_16_sp12_h_l_0
T_13_16_sp12_h_l_0
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_7/in_3

End 

Net : D_UM_040_in_3
T_33_30_wire_io_cluster/io_1/D_IN_0
T_27_30_sp12_h_l_0
T_15_30_sp12_h_l_0
T_14_18_sp12_v_t_23
T_14_22_sp4_v_t_41
T_13_24_lc_trk_g0_4
T_13_24_wire_logic_cluster/lc_1/in_3

End 

Net : D_UM_040_in_4
T_31_33_wire_io_cluster/io_1/D_IN_0
T_31_31_sp12_v_t_23
T_20_31_sp12_h_l_0
T_19_19_sp12_v_t_23
T_19_25_sp4_v_t_39
T_16_25_sp4_h_l_8
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_3/in_1

End 

Net : D_UM_040_in_5
T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_25_sp12_v_t_23
T_19_25_sp12_h_l_0
T_18_25_sp4_h_l_1
T_17_25_sp4_v_t_36
T_17_26_lc_trk_g3_4
T_17_26_wire_logic_cluster/lc_0/in_3

End 

Net : D_UM_040_in_6
T_33_19_wire_io_cluster/io_1/D_IN_0
T_27_19_sp12_h_l_0
T_15_19_sp12_h_l_0
T_15_19_lc_trk_g0_3
T_15_19_wire_logic_cluster/lc_4/in_1

End 

Net : D_UM_040_in_7
T_33_30_wire_io_cluster/io_0/D_IN_0
T_29_30_sp12_h_l_0
T_17_30_sp12_h_l_0
T_16_30_sp4_h_l_1
T_15_26_sp4_v_t_36
T_15_22_sp4_v_t_36
T_14_25_lc_trk_g2_4
T_14_25_wire_logic_cluster/lc_1/in_3

End 

Net : D_UM_AMIGA_in_0
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_19_19_lc_trk_g2_1
T_19_19_wire_logic_cluster/lc_1/in_0

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_16_18_sp4_h_l_11
T_19_14_sp4_v_t_40
T_19_17_lc_trk_g1_0
T_19_17_wire_logic_cluster/lc_0/in_1

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_16_18_sp4_h_l_11
T_15_14_sp4_v_t_46
T_15_10_sp4_v_t_42
T_15_6_sp4_v_t_38
T_15_7_lc_trk_g3_6
T_15_7_wire_logic_cluster/lc_0/in_3

End 

Net : D_UM_AMIGA_in_1
T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_4
T_11_22_sp12_h_l_0
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_5/in_0

T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_4
T_11_22_sp12_h_l_0
T_16_22_sp4_h_l_7
T_19_18_sp4_v_t_42
T_18_21_lc_trk_g3_2
T_18_21_wire_logic_cluster/lc_7/in_0

T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_20
T_3_22_sp12_h_l_0
T_14_10_sp12_v_t_23
T_14_8_sp4_v_t_47
T_15_8_sp4_h_l_3
T_17_8_lc_trk_g2_6
T_17_8_wire_logic_cluster/lc_6/in_0

End 

Net : D_UM_AMIGA_in_2
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_7_20_sp12_h_l_0
T_16_20_sp4_h_l_11
T_19_16_sp4_v_t_46
T_19_19_lc_trk_g0_6
T_19_19_wire_logic_cluster/lc_6/in_0

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_7_20_sp12_h_l_0
T_16_20_sp4_h_l_11
T_19_16_sp4_v_t_46
T_19_17_lc_trk_g2_6
T_19_17_wire_logic_cluster/lc_5/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_7_20_sp12_h_l_0
T_14_20_sp4_h_l_9
T_17_16_sp4_v_t_44
T_17_12_sp4_v_t_40
T_17_8_sp4_v_t_45
T_16_9_lc_trk_g3_5
T_16_9_wire_logic_cluster/lc_6/in_0

End 

Net : D_UM_AMIGA_in_3
T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_12
T_7_27_sp12_h_l_0
T_16_27_sp4_h_l_11
T_19_23_sp4_v_t_40
T_19_24_lc_trk_g3_0
T_19_24_wire_logic_cluster/lc_7/in_0

T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_12
T_7_27_sp12_h_l_0
T_16_27_sp4_h_l_11
T_19_23_sp4_v_t_40
T_19_19_sp4_v_t_45
T_19_21_lc_trk_g3_0
T_19_21_wire_logic_cluster/lc_0/in_3

T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_12
T_6_15_sp12_v_t_23
T_7_15_sp12_h_l_0
T_14_15_sp4_h_l_9
T_17_11_sp4_v_t_44
T_17_7_sp4_v_t_37
T_17_8_lc_trk_g2_5
T_17_8_wire_logic_cluster/lc_4/in_3

End 

Net : D_UM_AMIGA_in_4
T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_11_28_sp12_h_l_0
T_18_28_sp4_h_l_9
T_21_24_sp4_v_t_38
T_21_20_sp4_v_t_38
T_20_22_lc_trk_g1_3
T_20_22_wire_logic_cluster/lc_7/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_11_28_sp12_h_l_0
T_18_28_sp4_h_l_9
T_21_24_sp4_v_t_38
T_21_20_sp4_v_t_38
T_20_21_lc_trk_g2_6
T_20_21_wire_logic_cluster/lc_1/in_3

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_12
T_6_16_sp12_v_t_23
T_7_16_sp12_h_l_0
T_14_16_sp4_h_l_9
T_17_12_sp4_v_t_38
T_17_8_sp4_v_t_38
T_16_9_lc_trk_g2_6
T_16_9_wire_logic_cluster/lc_7/in_1

End 

Net : D_UM_AMIGA_in_5
T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_18_25_sp12_h_l_0
T_17_25_sp4_h_l_1
T_20_21_sp4_v_t_42
T_19_22_lc_trk_g3_2
T_19_22_wire_logic_cluster/lc_0/in_3

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_21_sp12_v_t_23
T_6_21_sp12_h_l_0
T_18_21_sp12_h_l_0
T_19_21_lc_trk_g1_4
T_19_21_wire_logic_cluster/lc_2/in_3

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_5_13_sp12_v_t_23
T_6_13_sp12_h_l_0
T_13_13_sp4_h_l_9
T_16_9_sp4_v_t_38
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_6/in_0

End 

Net : D_UM_AMIGA_in_6
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_13_18_sp12_h_l_0
T_16_18_sp4_h_l_5
T_19_18_sp4_v_t_40
T_19_19_lc_trk_g3_0
T_19_19_wire_logic_cluster/lc_4/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_13_18_sp12_h_l_0
T_19_18_lc_trk_g1_7
T_19_18_wire_logic_cluster/lc_1/in_1

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_13_18_sp12_h_l_0
T_14_18_sp4_h_l_3
T_17_14_sp4_v_t_44
T_17_10_sp4_v_t_37
T_16_12_lc_trk_g0_0
T_16_12_wire_logic_cluster/lc_2/in_0

End 

Net : D_UM_AMIGA_in_7
T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span12_horz_8
T_9_28_sp12_h_l_0
T_18_28_sp4_h_l_11
T_21_24_sp4_v_t_46
T_21_20_sp4_v_t_46
T_20_22_lc_trk_g2_3
T_20_22_wire_logic_cluster/lc_0/in_3

T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span12_horz_8
T_9_28_sp12_h_l_0
T_18_28_sp4_h_l_11
T_21_24_sp4_v_t_46
T_21_20_sp4_v_t_46
T_20_21_lc_trk_g3_6
T_20_21_wire_logic_cluster/lc_4/in_3

T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span12_horz_16
T_4_16_sp12_v_t_23
T_5_16_sp12_h_l_0
T_16_4_sp12_v_t_23
T_16_13_lc_trk_g2_7
T_16_13_wire_logic_cluster/lc_5/in_0

End 

Net : D_UU_040_in_0
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_27_sp12_v_t_23
T_17_27_sp12_h_l_0
T_18_27_sp4_h_l_3
T_14_27_sp4_h_l_3
T_13_23_sp4_v_t_45
T_13_26_lc_trk_g1_5
T_13_26_wire_logic_cluster/lc_4/in_0

End 

Net : D_UU_040_in_1
T_33_31_wire_io_cluster/io_0/D_IN_0
T_29_31_sp12_h_l_0
T_17_31_sp12_h_l_0
T_16_19_sp12_v_t_23
T_16_23_sp4_v_t_41
T_15_24_lc_trk_g3_1
T_15_24_wire_logic_cluster/lc_3/in_3

End 

Net : D_UU_040_in_2
T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp12_v_t_23
T_16_29_sp12_h_l_0
T_15_17_sp12_v_t_23
T_15_26_lc_trk_g2_7
T_15_26_wire_logic_cluster/lc_7/in_0

End 

Net : D_UU_040_in_3
T_31_33_wire_io_cluster/io_0/D_IN_0
T_31_29_sp12_v_t_23
T_20_29_sp12_h_l_0
T_19_29_sp4_h_l_1
T_18_25_sp4_v_t_36
T_17_26_lc_trk_g2_4
T_17_26_wire_logic_cluster/lc_2/in_0

End 

Net : D_UU_040_in_4
T_26_33_wire_io_cluster/io_1/D_IN_0
T_26_27_sp12_v_t_23
T_15_27_sp12_h_l_0
T_16_27_sp4_h_l_3
T_15_23_sp4_v_t_45
T_15_26_lc_trk_g0_5
T_15_26_wire_logic_cluster/lc_2/in_3

End 

Net : D_UU_040_in_5
T_30_33_wire_io_cluster/io_1/D_IN_0
T_30_31_sp12_v_t_23
T_19_31_sp12_h_l_0
T_18_31_sp4_h_l_1
T_17_27_sp4_v_t_36
T_17_23_sp4_v_t_44
T_16_26_lc_trk_g3_4
T_16_26_wire_logic_cluster/lc_0/in_3

End 

Net : D_UU_040_in_6
T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_19_27_sp4_h_l_3
T_15_27_sp4_h_l_11
T_14_23_sp4_v_t_41
T_13_26_lc_trk_g3_1
T_13_26_wire_logic_cluster/lc_3/in_1

End 

Net : D_UU_040_in_7
T_29_33_wire_io_cluster/io_0/D_IN_0
T_29_29_sp12_v_t_23
T_18_29_sp12_h_l_0
T_17_29_sp4_h_l_1
T_16_25_sp4_v_t_43
T_16_26_lc_trk_g3_3
T_16_26_wire_logic_cluster/lc_1/in_3

End 

Net : D_UU_AMIGA_in_0
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_23_sp12_v_t_23
T_7_23_sp12_h_l_0
T_14_23_sp4_h_l_9
T_18_23_sp4_h_l_5
T_21_19_sp4_v_t_40
T_20_22_lc_trk_g3_0
T_20_22_wire_logic_cluster/lc_2/in_3

T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_23_sp12_v_t_23
T_7_23_sp12_h_l_0
T_14_23_sp4_h_l_9
T_18_23_sp4_h_l_5
T_21_19_sp4_v_t_40
T_20_21_lc_trk_g1_5
T_20_21_wire_logic_cluster/lc_3/in_3

T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_23_sp12_v_t_23
T_7_23_sp12_h_l_0
T_14_23_sp4_h_l_9
T_17_19_sp4_v_t_44
T_17_15_sp4_v_t_37
T_17_11_sp4_v_t_38
T_16_13_lc_trk_g0_3
T_16_13_wire_logic_cluster/lc_0/in_1

End 

Net : D_UU_AMIGA_in_1
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_8
T_9_27_sp12_h_l_0
T_16_27_sp4_h_l_9
T_19_23_sp4_v_t_44
T_19_19_sp4_v_t_40
T_18_22_lc_trk_g3_0
T_18_22_wire_logic_cluster/lc_0/in_3

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_8
T_9_27_sp12_h_l_0
T_16_27_sp4_h_l_9
T_19_23_sp4_v_t_44
T_19_19_sp4_v_t_40
T_18_21_lc_trk_g0_5
T_18_21_wire_logic_cluster/lc_3/in_0

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_8
T_9_27_sp12_h_l_0
T_18_27_sp4_h_l_11
T_17_23_sp4_v_t_46
T_17_19_sp4_v_t_39
T_17_15_sp4_v_t_40
T_17_16_lc_trk_g3_0
T_17_16_wire_logic_cluster/lc_4/in_3

End 

Net : D_UU_AMIGA_in_2
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_21_sp12_v_t_23
T_7_21_sp12_h_l_0
T_18_21_sp12_v_t_23
T_18_24_lc_trk_g3_3
T_18_24_wire_logic_cluster/lc_7/in_1

T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_21_sp12_v_t_23
T_7_21_sp12_h_l_0
T_12_21_sp4_h_l_7
T_15_17_sp4_v_t_42
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_4/in_1

T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_21_sp12_v_t_23
T_7_21_sp12_h_l_0
T_16_21_sp4_h_l_11
T_18_21_lc_trk_g3_6
T_18_21_wire_logic_cluster/lc_0/in_3

End 

Net : D_UU_AMIGA_in_3
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_4_31_sp12_h_l_0
T_15_19_sp12_v_t_23
T_15_17_sp4_v_t_47
T_14_18_lc_trk_g3_7
T_14_18_wire_logic_cluster/lc_2/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_4_31_sp12_h_l_0
T_15_19_sp12_v_t_23
T_15_17_sp4_v_t_47
T_16_21_sp4_h_l_4
T_19_21_sp4_v_t_44
T_19_22_lc_trk_g3_4
T_19_22_wire_logic_cluster/lc_2/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_4_31_sp12_h_l_0
T_15_19_sp12_v_t_23
T_15_17_sp4_v_t_47
T_16_21_sp4_h_l_4
T_20_21_sp4_h_l_4
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_4/in_0

End 

Net : D_UU_AMIGA_in_4
T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_29_sp12_v_t_23
T_7_17_sp12_v_t_23
T_8_17_sp12_h_l_0
T_13_17_sp4_h_l_7
T_16_17_sp4_v_t_42
T_15_19_lc_trk_g0_7
T_15_19_wire_logic_cluster/lc_2/in_1

T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_25_sp12_v_t_23
T_8_25_sp12_h_l_0
T_19_13_sp12_v_t_23
T_19_22_lc_trk_g2_7
T_19_22_wire_logic_cluster/lc_6/in_3

T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_25_sp12_v_t_23
T_8_25_sp12_h_l_0
T_19_13_sp12_v_t_23
T_19_21_lc_trk_g2_0
T_19_21_wire_logic_cluster/lc_6/in_0

End 

Net : D_UU_AMIGA_in_5
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_3_18_sp12_h_l_0
T_10_18_sp4_h_l_9
T_13_18_sp4_v_t_39
T_13_21_lc_trk_g0_7
T_13_21_wire_logic_cluster/lc_0/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_3_18_sp12_h_l_0
T_10_18_sp4_h_l_9
T_13_18_sp4_v_t_39
T_14_22_sp4_h_l_8
T_18_22_sp4_h_l_4
T_20_22_lc_trk_g3_1
T_20_22_wire_logic_cluster/lc_3/in_1

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_3_18_sp12_h_l_0
T_10_18_sp4_h_l_9
T_13_18_sp4_v_t_39
T_14_22_sp4_h_l_8
T_18_22_sp4_h_l_4
T_21_18_sp4_v_t_41
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_2/in_0

End 

Net : D_UU_AMIGA_in_6
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_5_23_sp12_h_l_0
T_10_23_sp4_h_l_7
T_13_19_sp4_v_t_36
T_13_21_lc_trk_g3_1
T_13_21_wire_logic_cluster/lc_3/in_1

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_5_23_sp12_h_l_0
T_12_23_sp4_h_l_9
T_16_23_sp4_h_l_0
T_19_23_sp4_v_t_37
T_19_24_lc_trk_g2_5
T_19_24_wire_logic_cluster/lc_2/in_3

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_5_23_sp12_h_l_0
T_12_23_sp4_h_l_9
T_16_23_sp4_h_l_0
T_19_19_sp4_v_t_43
T_19_21_lc_trk_g2_6
T_19_21_wire_logic_cluster/lc_7/in_3

End 

Net : D_UU_AMIGA_in_7
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_25_sp12_v_t_23
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_16_25_sp4_h_l_5
T_19_21_sp4_v_t_46
T_18_24_lc_trk_g3_6
T_18_24_wire_logic_cluster/lc_6/in_3

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_25_sp12_v_t_23
T_5_25_sp12_h_l_0
T_14_25_sp4_h_l_11
T_17_21_sp4_v_t_46
T_17_22_lc_trk_g2_6
T_17_22_wire_logic_cluster/lc_4/in_0

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_17_21_sp12_h_l_0
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_1/in_3

End 

Net : GB_BUFFER_CLK40_THRU_CO
T_17_17_wire_logic_cluster/lc_0/out
T_14_17_sp12_h_l_0
T_26_17_sp12_h_l_0
T_31_17_sp4_h_l_7
T_33_13_span4_vert_t_13
T_33_16_lc_trk_g0_5
T_33_16_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_0/out
T_14_17_sp12_h_l_0
T_2_17_sp12_h_l_0
T_0_17_span4_horz_1
T_0_13_span4_vert_t_12
T_0_16_lc_trk_g1_4
T_0_16_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_5_sp12_v_t_23
T_17_3_sp4_v_t_47
T_17_0_span4_vert_25
T_13_0_span4_horz_r_0
T_16_0_lc_trk_g1_4
T_16_0_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_5_sp12_v_t_23
T_17_3_sp4_v_t_47
T_17_0_span4_vert_25
T_17_0_span4_horz_r_0
T_21_0_span4_horz_r_0
T_24_0_lc_trk_g0_4
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : GB_BUFFER_CLK80_THRU_CO
T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_24_17_sp12_h_l_0
T_33_17_lc_trk_g1_3
T_33_17_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_15_sp12_v_t_23
T_17_3_sp12_v_t_23
T_17_0_span12_vert_4
T_17_0_lc_trk_g0_4
T_17_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : LBENn_c
T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span4_vert_32
T_16_3_sp4_v_t_41
T_15_7_lc_trk_g1_4
T_15_7_wire_logic_cluster/lc_1/in_0

T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span4_vert_32
T_16_3_sp4_v_t_41
T_15_7_lc_trk_g1_4
T_15_7_input_2_7
T_15_7_wire_logic_cluster/lc_7/in_2

T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span4_vert_32
T_16_3_sp4_v_t_41
T_17_7_sp4_h_l_10
T_18_7_lc_trk_g3_2
T_18_7_wire_logic_cluster/lc_2/in_3

T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_16_9_sp12_v_t_23
T_16_15_sp4_v_t_39
T_17_19_sp4_h_l_8
T_17_19_lc_trk_g0_5
T_17_19_input_2_7
T_17_19_wire_logic_cluster/lc_7/in_2

T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_16_9_sp12_v_t_23
T_16_15_sp4_v_t_39
T_17_19_sp4_h_l_8
T_18_19_lc_trk_g3_0
T_18_19_wire_logic_cluster/lc_2/in_3

T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_17_9_sp12_h_l_0
T_16_9_sp4_h_l_1
T_19_9_sp4_v_t_36
T_19_13_sp4_v_t_41
T_19_17_sp4_v_t_42
T_19_21_sp4_v_t_42
T_18_22_lc_trk_g3_2
T_18_22_wire_logic_cluster/lc_4/in_3

T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_16_9_sp12_v_t_23
T_16_17_sp4_v_t_37
T_16_21_sp4_v_t_38
T_15_24_lc_trk_g2_6
T_15_24_wire_logic_cluster/lc_1/in_3

End 

Net : LBENn_c_i
T_15_24_wire_logic_cluster/lc_1/out
T_15_22_sp4_v_t_47
T_15_26_sp4_v_t_47
T_15_30_sp4_v_t_43
T_11_33_span4_horz_r_3
T_7_33_span4_horz_r_3
T_8_33_lc_trk_g1_7
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : LBENn_c_i_0
T_15_7_wire_logic_cluster/lc_1/out
T_15_0_span12_vert_14
T_15_0_lc_trk_g0_6
T_15_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : PORTSIZE_c
T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span12_vert_8
T_8_5_sp12_v_t_23
T_9_17_sp12_h_l_0
T_14_17_sp4_h_l_7
T_17_17_sp4_v_t_37
T_17_19_lc_trk_g3_0
T_17_19_wire_logic_cluster/lc_7/in_0

T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span12_vert_8
T_8_5_sp12_v_t_23
T_9_17_sp12_h_l_0
T_14_17_sp4_h_l_7
T_17_17_sp4_v_t_37
T_17_21_sp4_v_t_37
T_17_22_lc_trk_g2_5
T_17_22_wire_logic_cluster/lc_0/in_3

End 

Net : RESETn_c
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_8_4_sp4_h_l_9
T_12_4_sp4_h_l_0
T_15_4_sp4_v_t_40
T_15_7_lc_trk_g1_0
T_15_7_wire_logic_cluster/lc_7/in_0

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_14_16_sp4_h_l_7
T_17_16_sp4_v_t_42
T_17_19_lc_trk_g1_2
T_17_19_wire_logic_cluster/lc_2/in_3

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_14_16_sp4_h_l_7
T_17_16_sp4_v_t_37
T_17_19_lc_trk_g1_5
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_14_16_sp4_h_l_7
T_17_16_sp4_v_t_37
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_6/in_0

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_14_16_sp4_h_l_7
T_17_16_sp4_v_t_42
T_17_19_lc_trk_g1_2
T_17_19_wire_logic_cluster/lc_4/in_1

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_8_4_sp4_h_l_9
T_12_4_sp4_h_l_0
T_15_4_sp4_v_t_40
T_15_8_sp4_v_t_36
T_16_12_sp4_h_l_1
T_19_12_sp4_v_t_43
T_19_16_sp4_v_t_39
T_18_19_lc_trk_g2_7
T_18_19_input_2_5
T_18_19_wire_logic_cluster/lc_5/in_2

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_14_16_sp4_h_l_7
T_17_16_sp4_v_t_42
T_18_20_sp4_h_l_1
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_5/in_3

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_8_4_sp4_h_l_9
T_12_4_sp4_h_l_0
T_15_4_sp4_v_t_40
T_15_8_sp4_v_t_36
T_16_12_sp4_h_l_1
T_19_12_sp4_v_t_43
T_19_16_sp4_v_t_39
T_18_20_lc_trk_g1_2
T_18_20_wire_logic_cluster/lc_1/in_0

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_8_4_sp4_h_l_9
T_12_4_sp4_h_l_0
T_15_4_sp4_v_t_40
T_15_8_sp4_v_t_36
T_16_12_sp4_h_l_1
T_19_12_sp4_v_t_43
T_19_16_sp4_v_t_39
T_19_20_lc_trk_g0_2
T_19_20_wire_logic_cluster/lc_5/in_1

End 

Net : RnW_c
T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_21_span12_horz_0
T_21_21_sp12_h_l_0
T_20_21_sp12_v_t_23
T_20_19_sp4_v_t_47
T_19_20_lc_trk_g3_7
T_19_20_wire_logic_cluster/lc_5/in_3

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_21_span12_horz_0
T_21_21_sp12_h_l_0
T_20_21_sp12_v_t_23
T_20_19_sp4_v_t_47
T_17_19_sp4_h_l_4
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_2/in_1

T_33_21_wire_io_cluster/io_0/D_IN_0
T_25_21_sp12_h_l_0
T_13_21_sp12_h_l_0
T_12_21_sp4_h_l_1
T_11_21_sp4_v_t_42
T_10_24_lc_trk_g3_2
T_10_24_wire_logic_cluster/lc_6/in_3

T_33_21_wire_io_cluster/io_0/D_IN_0
T_25_21_sp12_h_l_0
T_13_21_sp12_h_l_0
T_12_21_sp4_h_l_1
T_11_21_sp4_v_t_42
T_11_25_sp4_v_t_38
T_8_29_sp4_h_l_3
T_7_29_sp4_v_t_44
T_7_33_lc_trk_g0_1
T_7_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : RnW_c_i
T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_25_lc_trk_g0_5
T_0_25_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_25_lc_trk_g1_5
T_0_25_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_22_lc_trk_g0_1
T_0_22_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_22_lc_trk_g1_1
T_0_22_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_10_23_sp4_v_t_44
T_10_27_sp4_v_t_40
T_10_31_sp4_v_t_36
T_6_33_span4_horz_r_0
T_7_33_lc_trk_g1_4
T_7_33_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_27_lc_trk_g0_5
T_0_27_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_27_lc_trk_g1_5
T_0_27_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_10_23_sp4_v_t_44
T_10_27_sp4_v_t_40
T_10_31_sp4_v_t_36
T_6_33_span4_horz_r_0
T_6_33_lc_trk_g1_0
T_6_33_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_10_23_sp4_v_t_44
T_10_27_sp4_v_t_40
T_10_31_sp4_v_t_36
T_6_33_span4_horz_r_0
T_6_33_lc_trk_g0_0
T_6_33_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_20_span4_horz_31
T_0_20_lc_trk_g0_7
T_0_20_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_20_span4_horz_31
T_0_20_lc_trk_g1_7
T_0_20_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_28_span4_horz_31
T_0_28_lc_trk_g0_7
T_0_28_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_28_lc_trk_g1_1
T_0_28_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_10_23_sp4_v_t_44
T_10_27_sp4_v_t_40
T_10_31_sp4_v_t_36
T_6_33_span4_horz_r_0
T_2_33_span4_horz_r_0
T_5_33_lc_trk_g1_4
T_5_33_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_10_23_sp4_v_t_44
T_10_27_sp4_v_t_40
T_10_31_sp4_v_t_36
T_6_33_span4_horz_r_0
T_2_33_span4_horz_r_0
T_4_33_lc_trk_g1_0
T_4_33_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_10_23_sp4_v_t_44
T_10_27_sp4_v_t_40
T_10_31_sp4_v_t_36
T_6_33_span4_horz_r_0
T_2_33_span4_horz_r_0
T_4_33_lc_trk_g0_0
T_4_33_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_20_span4_horz_31
T_0_16_span4_vert_t_13
T_0_18_lc_trk_g0_1
T_0_18_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_20_span4_horz_31
T_0_16_span4_vert_t_13
T_0_18_lc_trk_g1_1
T_0_18_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_10_18_sp12_v_t_23
T_0_30_span12_horz_4
T_0_30_lc_trk_g1_4
T_0_30_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_10_18_sp12_v_t_23
T_0_30_span12_horz_4
T_0_30_lc_trk_g0_4
T_0_30_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_10_23_sp4_v_t_44
T_10_27_sp4_v_t_40
T_10_31_sp4_v_t_36
T_6_33_span4_horz_r_0
T_2_33_span4_horz_r_0
T_3_33_lc_trk_g0_4
T_3_33_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_20_span4_horz_31
T_0_16_span4_vert_t_13
T_0_17_lc_trk_g1_5
T_0_17_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_20_span4_horz_31
T_0_16_span4_vert_t_13
T_0_16_span4_horz_31
T_0_16_lc_trk_g0_7
T_0_16_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp12_h_l_0
T_8_12_sp12_v_t_23
T_0_12_span12_horz_8
T_0_12_lc_trk_g1_0
T_0_12_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp12_h_l_0
T_8_12_sp12_v_t_23
T_0_12_span12_horz_8
T_0_12_lc_trk_g0_0
T_0_12_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_20_span4_horz_31
T_0_16_span4_vert_t_13
T_0_12_span4_vert_t_13
T_0_8_span4_vert_t_13
T_0_11_lc_trk_g0_5
T_0_11_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_20_span4_horz_31
T_0_16_span4_vert_t_13
T_0_12_span4_vert_t_13
T_0_8_span4_vert_t_13
T_0_11_lc_trk_g1_5
T_0_11_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_10_18_sp12_v_t_23
T_10_6_sp12_v_t_23
T_0_6_span12_horz_4
T_0_6_lc_trk_g1_4
T_0_6_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_20_span4_horz_31
T_0_16_span4_vert_t_13
T_0_12_span4_vert_t_13
T_0_8_span4_vert_t_13
T_0_4_span4_vert_t_13
T_0_6_lc_trk_g1_1
T_0_6_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_20_span4_horz_31
T_0_16_span4_vert_t_13
T_0_12_span4_vert_t_13
T_0_8_span4_vert_t_13
T_0_4_span4_vert_t_13
T_0_5_lc_trk_g0_5
T_0_5_wire_io_cluster/io_0/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_20_span4_horz_31
T_0_16_span4_vert_t_13
T_0_12_span4_vert_t_13
T_0_8_span4_vert_t_13
T_0_4_span4_vert_t_13
T_0_5_lc_trk_g1_5
T_0_5_wire_io_cluster/io_1/OUT_ENB

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_5_24_sp4_h_l_4
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_20_span4_vert_t_13
T_0_20_span4_horz_31
T_0_16_span4_vert_t_13
T_0_12_span4_vert_t_13
T_0_8_span4_vert_t_13
T_0_4_span4_vert_t_13
T_0_4_span4_horz_7
T_0_4_lc_trk_g1_7
T_0_4_wire_io_cluster/io_1/OUT_ENB

End 

Net : SIZ_c_0
T_25_33_wire_io_cluster/io_0/D_IN_0
T_25_25_sp12_v_t_23
T_14_25_sp12_h_l_0
T_15_25_sp4_h_l_3
T_18_21_sp4_v_t_44
T_17_22_lc_trk_g3_4
T_17_22_wire_logic_cluster/lc_0/in_1

End 

Net : SIZ_c_1
T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_15_25_sp12_h_l_0
T_18_25_sp4_h_l_5
T_17_21_sp4_v_t_40
T_17_22_lc_trk_g2_0
T_17_22_wire_logic_cluster/lc_0/in_0

End 

Net : TACKn_in
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_18_7_lc_trk_g0_7
T_18_7_wire_logic_cluster/lc_2/in_1

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_16_19_sp12_h_l_0
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_5/in_1

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_13_sp4_v_t_39
T_16_17_sp4_h_l_8
T_19_17_sp4_v_t_45
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_5/in_1

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_13_sp4_v_t_39
T_16_17_sp4_h_l_8
T_19_17_sp4_v_t_45
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_7/in_3

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_13_sp4_v_t_39
T_16_17_sp4_h_l_8
T_19_17_sp4_v_t_45
T_19_20_lc_trk_g1_5
T_19_20_wire_logic_cluster/lc_4/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_13_sp4_v_t_39
T_16_17_sp4_h_l_8
T_19_17_sp4_v_t_45
T_19_21_sp4_v_t_41
T_19_25_sp4_v_t_42
T_19_29_sp4_v_t_42
T_19_33_span4_horz_r_1
T_20_33_lc_trk_g1_5
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : TAn_1_i
T_18_22_wire_logic_cluster/lc_4/out
T_17_22_sp4_h_l_0
T_20_22_sp4_v_t_37
T_20_26_sp4_v_t_37
T_20_30_sp4_v_t_38
T_20_33_lc_trk_g1_6
T_20_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : TAn_in
T_20_33_wire_io_cluster/io_0/D_IN_0
T_20_25_sp12_v_t_23
T_20_13_sp12_v_t_23
T_20_1_sp12_v_t_23
T_9_1_sp12_h_l_0
T_16_1_sp4_h_l_9
T_15_0_span4_vert_9
T_15_0_lc_trk_g0_1
T_15_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : TS_CPUn_c
T_19_33_wire_io_cluster/io_1/D_IN_0
T_19_23_sp12_v_t_23
T_19_23_sp4_v_t_45
T_18_24_lc_trk_g3_5
T_18_24_wire_logic_cluster/lc_1/in_1

End 

Net : TSn_c
T_15_7_wire_logic_cluster/lc_7/out
T_13_7_sp12_h_l_1
T_12_0_span12_vert_13
T_12_0_lc_trk_g0_5
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : U111_CYCLE_SM.FLIP
T_17_16_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_11_16_sp12_h_l_1
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_7/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_12_sp4_v_t_43
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_12_sp4_v_t_43
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_5/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_38
T_14_19_sp4_h_l_3
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_38
T_17_11_sp4_v_t_46
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_2/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_14_16_sp4_v_t_38
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_14_16_sp4_v_t_38
T_14_18_lc_trk_g2_3
T_14_18_wire_logic_cluster/lc_2/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_38
T_14_19_sp4_h_l_3
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_38
T_17_19_sp4_v_t_43
T_17_22_lc_trk_g0_3
T_17_22_wire_logic_cluster/lc_4/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_12_sp4_v_t_43
T_14_12_sp4_h_l_6
T_15_12_lc_trk_g3_6
T_15_12_wire_logic_cluster/lc_6/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_16_sp4_v_t_46
T_16_20_sp4_v_t_42
T_15_21_lc_trk_g3_2
T_15_21_wire_logic_cluster/lc_4/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_17_8_lc_trk_g3_6
T_17_8_wire_logic_cluster/lc_6/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_17_8_lc_trk_g3_6
T_17_8_wire_logic_cluster/lc_4/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_12_sp4_v_t_43
T_17_8_sp4_v_t_44
T_16_9_lc_trk_g3_4
T_16_9_wire_logic_cluster/lc_6/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_12_sp4_v_t_43
T_17_8_sp4_v_t_44
T_16_9_lc_trk_g3_4
T_16_9_wire_logic_cluster/lc_7/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_46
T_13_21_lc_trk_g3_6
T_13_21_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_46
T_13_21_lc_trk_g3_6
T_13_21_wire_logic_cluster/lc_3/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp12_v_t_22
T_17_26_lc_trk_g3_2
T_17_26_wire_logic_cluster/lc_2/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp12_v_t_22
T_17_26_lc_trk_g3_2
T_17_26_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_38
T_17_19_sp4_v_t_43
T_17_23_sp4_v_t_39
T_16_25_lc_trk_g1_2
T_16_25_wire_logic_cluster/lc_3/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_16_sp4_v_t_46
T_16_20_sp4_v_t_42
T_15_24_lc_trk_g1_7
T_15_24_wire_logic_cluster/lc_3/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_38
T_17_19_sp4_v_t_43
T_17_23_sp4_v_t_39
T_16_26_lc_trk_g2_7
T_16_26_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_6_7_sp12_h_l_1
T_15_7_lc_trk_g0_5
T_15_7_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_38
T_17_19_sp4_v_t_43
T_17_23_sp4_v_t_39
T_16_26_lc_trk_g2_7
T_16_26_wire_logic_cluster/lc_1/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_16_sp4_v_t_46
T_16_20_sp4_v_t_42
T_16_24_sp4_v_t_47
T_15_26_lc_trk_g2_2
T_15_26_wire_logic_cluster/lc_7/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_46
T_14_24_sp4_v_t_39
T_14_25_lc_trk_g3_7
T_14_25_wire_logic_cluster/lc_1/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_16_sp4_v_t_46
T_16_20_sp4_v_t_42
T_16_24_sp4_v_t_47
T_15_26_lc_trk_g0_1
T_15_26_wire_logic_cluster/lc_2/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_38
T_13_24_lc_trk_g1_3
T_13_24_wire_logic_cluster/lc_1/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_46
T_14_24_sp4_v_t_39
T_13_26_lc_trk_g1_2
T_13_26_wire_logic_cluster/lc_3/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_46
T_14_24_sp4_v_t_39
T_13_26_lc_trk_g1_2
T_13_26_wire_logic_cluster/lc_4/in_1

End 

Net : U111_CYCLE_SM.FLIP_cascade_
T_17_16_wire_logic_cluster/lc_3/ltout
T_17_16_wire_logic_cluster/lc_4/in_2

End 

Net : U111_CYCLE_SM.LW_TRANS_0
T_17_22_wire_logic_cluster/lc_0/out
T_17_18_sp12_v_t_23
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_7/in_1

T_17_22_wire_logic_cluster/lc_0/out
T_17_10_sp12_v_t_23
T_17_16_lc_trk_g2_4
T_17_16_wire_logic_cluster/lc_3/in_1

End 

Net : U111_CYCLE_SM.RESETn_c_i
T_17_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_0
T_17_20_lc_trk_g3_5
T_17_20_wire_logic_cluster/lc_5/s_r

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_0
T_19_19_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_42
T_19_17_lc_trk_g2_2
T_19_17_wire_logic_cluster/lc_0/in_0

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_1
T_18_21_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g1_7
T_18_22_wire_logic_cluster/lc_5/in_1

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_2
T_19_19_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_36
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_5/in_1

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_3
T_19_21_wire_logic_cluster/lc_0/out
T_19_17_sp12_v_t_23
T_19_24_lc_trk_g3_3
T_19_24_wire_logic_cluster/lc_7/in_1

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_4
T_20_21_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g0_1
T_20_22_wire_logic_cluster/lc_7/in_0

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_5
T_19_21_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g1_2
T_19_22_wire_logic_cluster/lc_0/in_1

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_6
T_19_19_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_1/in_0

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_7
T_20_21_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g1_4
T_20_22_wire_logic_cluster/lc_0/in_1

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_0
T_20_21_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g0_3
T_20_22_wire_logic_cluster/lc_2/in_1

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_1
T_18_21_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g0_3
T_18_22_wire_logic_cluster/lc_0/in_1

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_2
T_18_21_wire_logic_cluster/lc_0/out
T_18_17_sp12_v_t_23
T_18_24_lc_trk_g2_3
T_18_24_wire_logic_cluster/lc_7/in_0

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_3
T_19_21_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g1_4
T_19_22_wire_logic_cluster/lc_2/in_1

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_4
T_19_21_wire_logic_cluster/lc_6/out
T_19_22_lc_trk_g1_6
T_19_22_wire_logic_cluster/lc_6/in_1

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_5
T_20_21_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g1_2
T_20_22_wire_logic_cluster/lc_3/in_0

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_6
T_19_21_wire_logic_cluster/lc_7/out
T_19_20_sp4_v_t_46
T_19_24_lc_trk_g0_3
T_19_24_wire_logic_cluster/lc_2/in_1

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_7
T_18_21_wire_logic_cluster/lc_1/out
T_18_18_sp12_v_t_22
T_18_24_lc_trk_g2_5
T_18_24_wire_logic_cluster/lc_6/in_1

End 

Net : U111_CYCLE_SM_TBI_CPUn_0_i
T_18_7_wire_logic_cluster/lc_2/out
T_18_7_sp4_h_l_9
T_22_7_sp4_h_l_9
T_26_7_sp4_h_l_5
T_29_3_sp4_v_t_46
T_29_0_span4_vert_31
T_29_0_lc_trk_g0_7
T_29_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LL_AMIGA_0
T_15_7_wire_logic_cluster/lc_0/out
T_12_7_sp12_h_l_0
T_24_7_sp12_h_l_0
T_27_7_sp4_h_l_5
T_31_7_sp4_h_l_1
T_33_3_span4_vert_t_12
T_30_0_span4_horz_r_0
T_33_1_lc_trk_g1_0
T_33_1_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LL_AMIGA_1
T_17_8_wire_logic_cluster/lc_6/out
T_17_2_sp12_v_t_23
T_18_2_sp12_h_l_0
T_30_2_sp12_h_l_0
T_33_2_lc_trk_g1_7
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_LL_AMIGA_2
T_16_9_wire_logic_cluster/lc_6/out
T_16_3_sp12_v_t_23
T_17_3_sp12_h_l_0
T_29_3_sp12_h_l_0
T_33_3_lc_trk_g1_0
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LL_AMIGA_3
T_17_8_wire_logic_cluster/lc_4/out
T_18_8_sp12_h_l_0
T_29_0_span12_vert_15
T_29_0_span4_vert_19
T_29_0_span4_horz_r_3
T_33_1_lc_trk_g1_7
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_LL_AMIGA_4
T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_17_4_sp12_h_l_1
T_27_4_sp4_h_l_10
T_31_4_sp4_h_l_1
T_29_0_span4_horz_r_0
T_33_2_lc_trk_g1_0
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LL_AMIGA_5
T_15_12_wire_logic_cluster/lc_6/out
T_6_12_sp12_h_l_0
T_18_12_sp12_h_l_0
T_29_0_span12_vert_23
T_29_4_sp4_v_t_41
T_30_4_sp4_h_l_9
T_33_4_lc_trk_g0_4
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_LL_AMIGA_6
T_16_12_wire_logic_cluster/lc_2/out
T_16_10_sp12_v_t_23
T_17_10_sp12_h_l_0
T_28_0_span12_vert_19
T_28_4_sp4_v_t_39
T_29_4_sp4_h_l_2
T_33_4_span4_horz_2
T_33_4_lc_trk_g1_2
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LL_AMIGA_7
T_16_13_wire_logic_cluster/lc_5/out
T_16_13_sp12_h_l_1
T_26_13_sp4_h_l_10
T_29_9_sp4_v_t_47
T_29_5_sp4_v_t_36
T_30_5_sp4_h_l_1
T_33_5_lc_trk_g0_4
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_LM_AMIGA_0
T_16_13_wire_logic_cluster/lc_0/out
T_16_1_sp12_v_t_23
T_17_1_sp12_h_l_0
T_26_1_sp4_h_l_11
T_29_1_sp4_v_t_46
T_30_5_sp4_h_l_5
T_33_5_lc_trk_g1_0
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LM_AMIGA_1
T_17_16_wire_logic_cluster/lc_4/out
T_18_16_sp12_h_l_0
T_29_4_sp12_v_t_23
T_29_6_sp4_v_t_43
T_30_6_sp4_h_l_6
T_33_6_lc_trk_g1_3
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_LM_AMIGA_2
T_14_18_wire_logic_cluster/lc_4/out
T_15_18_sp12_h_l_0
T_26_6_sp12_v_t_23
T_27_6_sp12_h_l_0
T_33_6_lc_trk_g1_4
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LM_AMIGA_3
T_14_18_wire_logic_cluster/lc_2/out
T_9_18_sp12_h_l_0
T_21_18_sp12_h_l_0
T_32_6_sp12_v_t_23
T_32_10_sp4_v_t_41
T_33_10_span4_horz_4
T_33_10_lc_trk_g1_4
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LM_AMIGA_4
T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_22_19_sp12_h_l_0
T_27_19_sp4_h_l_7
T_31_19_sp4_h_l_7
T_33_15_span4_vert_t_13
T_33_11_span4_vert_t_13
T_33_14_lc_trk_g0_5
T_33_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LM_AMIGA_5
T_13_21_wire_logic_cluster/lc_0/out
T_10_21_sp12_h_l_0
T_22_21_sp12_h_l_0
T_27_21_sp4_h_l_7
T_30_17_sp4_v_t_36
T_31_17_sp4_h_l_1
T_33_13_span4_vert_t_12
T_33_15_lc_trk_g1_0
T_33_15_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LM_AMIGA_6
T_13_21_wire_logic_cluster/lc_3/out
T_7_21_sp12_h_l_1
T_19_21_sp12_h_l_1
T_31_21_sp12_h_l_1
T_33_21_lc_trk_g0_5
T_33_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LM_AMIGA_7
T_17_22_wire_logic_cluster/lc_4/out
T_18_22_sp12_h_l_0
T_27_22_sp4_h_l_11
T_31_22_sp4_h_l_7
T_33_22_span4_vert_t_13
T_33_23_lc_trk_g0_5
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_040_0
T_16_15_wire_logic_cluster/lc_0/out
T_13_15_sp12_h_l_0
T_0_15_span12_horz_0
T_2_15_sp4_h_l_3
T_0_15_span4_horz_43
T_0_15_span4_vert_t_15
T_0_18_lc_trk_g0_7
T_0_18_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_040_1
T_15_21_wire_logic_cluster/lc_4/out
T_8_21_sp12_h_l_0
T_0_21_span12_horz_11
T_0_21_span4_horz_7
T_0_21_span4_vert_t_13
T_0_22_lc_trk_g0_5
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_040_2
T_13_16_wire_logic_cluster/lc_7/out
T_3_16_sp12_h_l_1
T_5_16_sp4_h_l_2
T_4_16_sp4_v_t_45
T_0_20_span4_horz_8
T_0_20_lc_trk_g1_0
T_0_20_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_040_3
T_13_24_wire_logic_cluster/lc_1/out
T_13_24_sp4_h_l_7
T_9_24_sp4_h_l_10
T_5_24_sp4_h_l_1
T_0_24_span4_horz_1
T_0_24_span4_vert_t_12
T_0_27_lc_trk_g1_4
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_040_4
T_16_25_wire_logic_cluster/lc_3/out
T_16_16_sp12_v_t_22
T_5_28_sp12_h_l_1
T_0_28_span12_horz_17
T_0_28_lc_trk_g0_1
T_0_28_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_040_5
T_17_26_wire_logic_cluster/lc_0/out
T_17_22_sp12_v_t_23
T_6_22_sp12_h_l_0
T_5_22_sp12_v_t_23
T_5_33_lc_trk_g1_3
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UM_040_6
T_15_19_wire_logic_cluster/lc_4/out
T_8_19_sp12_h_l_0
T_7_19_sp12_v_t_23
T_0_31_span12_horz_11
T_0_31_span4_horz_7
T_0_27_span4_vert_t_13
T_0_30_lc_trk_g1_5
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UM_040_7
T_14_25_wire_logic_cluster/lc_1/out
T_13_25_sp4_h_l_10
T_9_25_sp4_h_l_1
T_5_25_sp4_h_l_4
T_0_25_span4_horz_7
T_0_25_span4_vert_t_13
T_0_28_lc_trk_g1_5
T_0_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UM_AMIGA_0
T_19_17_wire_logic_cluster/lc_0/out
T_18_17_sp4_h_l_8
T_22_17_sp4_h_l_4
T_26_17_sp4_h_l_0
T_30_17_sp4_h_l_0
T_33_13_span4_vert_t_14
T_33_15_lc_trk_g0_2
T_33_15_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UM_AMIGA_1
T_18_22_wire_logic_cluster/lc_5/out
T_18_22_sp12_h_l_1
T_29_22_sp12_v_t_22
T_29_25_sp4_v_t_42
T_30_29_sp4_h_l_1
T_33_29_lc_trk_g1_4
T_33_29_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_AMIGA_2
T_19_17_wire_logic_cluster/lc_5/out
T_19_17_sp12_h_l_1
T_30_17_sp12_v_t_22
T_30_16_sp4_v_t_46
T_31_16_sp4_h_l_11
T_33_16_lc_trk_g1_3
T_33_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UM_AMIGA_3
T_19_24_wire_logic_cluster/lc_7/out
T_17_24_sp12_h_l_1
T_27_24_sp4_h_l_10
T_31_24_sp4_h_l_1
T_33_24_span4_vert_t_12
T_33_28_span4_vert_t_12
T_33_30_lc_trk_g1_0
T_33_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_AMIGA_4
T_20_22_wire_logic_cluster/lc_7/out
T_20_17_sp12_v_t_22
T_21_29_sp12_h_l_1
T_29_29_sp4_h_l_8
T_32_29_sp4_v_t_36
T_28_33_span4_horz_r_0
T_31_33_lc_trk_g1_4
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_AMIGA_5
T_19_22_wire_logic_cluster/lc_0/out
T_19_18_sp12_v_t_23
T_20_30_sp12_h_l_0
T_27_30_sp4_h_l_9
T_30_30_sp4_v_t_39
T_30_33_lc_trk_g1_7
T_30_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UM_AMIGA_6
T_19_18_wire_logic_cluster/lc_1/out
T_19_7_sp12_v_t_22
T_20_19_sp12_h_l_1
T_30_19_sp4_h_l_10
T_33_19_lc_trk_g0_7
T_33_19_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_AMIGA_7
T_20_22_wire_logic_cluster/lc_0/out
T_20_18_sp12_v_t_23
T_21_30_sp12_h_l_0
T_30_30_sp4_h_l_11
T_33_30_lc_trk_g0_6
T_33_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_040_0
T_13_26_wire_logic_cluster/lc_4/out
T_13_25_sp4_v_t_40
T_13_29_sp4_v_t_36
T_9_33_span4_horz_r_0
T_5_33_span4_horz_r_0
T_6_33_lc_trk_g1_4
T_6_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_040_1
T_15_24_wire_logic_cluster/lc_3/out
T_15_15_sp12_v_t_22
T_4_27_sp12_h_l_1
T_0_27_span12_horz_18
T_0_27_lc_trk_g0_2
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_040_2
T_15_26_wire_logic_cluster/lc_7/out
T_5_26_sp12_h_l_1
T_7_26_sp4_h_l_2
T_6_26_sp4_v_t_39
T_6_30_sp4_v_t_39
T_6_33_lc_trk_g1_7
T_6_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_040_3
T_17_26_wire_logic_cluster/lc_2/out
T_15_26_sp4_h_l_1
T_14_26_sp4_v_t_36
T_11_30_sp4_h_l_6
T_10_30_sp4_v_t_43
T_6_33_span4_horz_r_3
T_2_33_span4_horz_r_3
T_3_33_lc_trk_g0_7
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_040_4
T_15_26_wire_logic_cluster/lc_2/out
T_15_25_sp4_v_t_36
T_15_29_sp4_v_t_36
T_11_33_span4_horz_r_0
T_7_33_span4_horz_r_0
T_7_33_lc_trk_g0_0
T_7_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_040_5
T_16_26_wire_logic_cluster/lc_0/out
T_16_22_sp12_v_t_23
T_5_22_sp12_h_l_0
T_4_22_sp12_v_t_23
T_4_26_sp4_v_t_41
T_0_30_span4_horz_9
T_0_30_lc_trk_g0_1
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_040_6
T_13_26_wire_logic_cluster/lc_3/out
T_7_26_sp12_h_l_1
T_6_26_sp12_v_t_22
T_6_29_sp4_v_t_42
T_2_33_span4_horz_r_1
T_4_33_lc_trk_g0_1
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_040_7
T_16_26_wire_logic_cluster/lc_1/out
T_16_23_sp12_v_t_22
T_5_23_sp12_h_l_1
T_4_23_sp12_v_t_22
T_4_33_lc_trk_g1_5
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_AMIGA_0
T_20_22_wire_logic_cluster/lc_2/out
T_20_21_sp4_v_t_36
T_20_25_sp4_v_t_44
T_21_29_sp4_h_l_3
T_25_29_sp4_h_l_3
T_28_29_sp4_v_t_38
T_28_33_lc_trk_g0_3
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_AMIGA_1
T_18_22_wire_logic_cluster/lc_0/out
T_18_18_sp12_v_t_23
T_19_30_sp12_h_l_0
T_26_30_sp4_h_l_9
T_30_30_sp4_h_l_0
T_31_33_span4_horz_r_2
T_33_31_lc_trk_g0_6
T_33_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_AMIGA_2
T_18_24_wire_logic_cluster/lc_7/out
T_16_24_sp12_h_l_1
T_27_24_sp12_v_t_22
T_27_33_lc_trk_g0_6
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_AMIGA_3
T_19_22_wire_logic_cluster/lc_2/out
T_19_20_sp12_v_t_23
T_20_32_sp12_h_l_0
T_31_32_sp12_v_t_23
T_31_33_lc_trk_g1_7
T_31_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_AMIGA_4
T_19_22_wire_logic_cluster/lc_6/out
T_19_22_sp4_h_l_1
T_22_22_sp4_v_t_43
T_22_26_sp4_v_t_39
T_23_30_sp4_h_l_8
T_26_30_sp4_v_t_36
T_26_33_lc_trk_g1_4
T_26_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_AMIGA_5
T_20_22_wire_logic_cluster/lc_3/out
T_20_13_sp12_v_t_22
T_21_25_sp12_h_l_1
T_27_25_sp4_h_l_6
T_30_25_sp4_v_t_46
T_30_29_sp4_v_t_46
T_30_33_lc_trk_g0_3
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_AMIGA_6
T_19_24_wire_logic_cluster/lc_2/out
T_14_24_sp12_h_l_0
T_25_24_sp12_v_t_23
T_25_26_sp4_v_t_43
T_26_30_sp4_h_l_6
T_29_30_sp4_v_t_43
T_29_33_lc_trk_g0_3
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_AMIGA_7
T_18_24_wire_logic_cluster/lc_6/out
T_17_24_sp12_h_l_0
T_26_24_sp4_h_l_11
T_29_24_sp4_v_t_41
T_29_28_sp4_v_t_37
T_29_32_sp4_v_t_38
T_29_33_lc_trk_g0_6
T_29_33_wire_io_cluster/io_0/D_OUT_0

End 

