
---------- Begin Simulation Statistics ----------
simSeconds                                   0.012676                       # Number of seconds simulated (Second)
simTicks                                  12675965750                       # Number of ticks simulated (Tick)
finalTick                                 12675965750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     20.36                       # Real time elapsed on the host (Second)
hostTickRate                                622585376                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2733236                       # Number of bytes of host memory used (Byte)
simInsts                                      8329069                       # Number of instructions simulated (Count)
simOps                                        9648881                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   409084                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     473907                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles            50703863                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  6.087579                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.164269                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.branchPred.lookups      3114154                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.condPredicted      1512889                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect       265762                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups      2395876                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates       263193                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits      1623573                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.677653                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.RASUsed       293786                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus.branchPred.RASIncorrect         1241                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups          187                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits           67                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses          120                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted           48                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.commitStats0.numInsts      8329069                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps      9648881                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     6.087579                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.164269                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu      6777942     70.25%     70.25% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult       125632      1.30%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead      1018828     10.56%     82.11% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      1726479     17.89%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total      9648881                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data      2456761                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total      2456761                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data      2457061                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total      2457061                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data       290128                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total       290128                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data       290376                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total       290376                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data  18863155000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total  18863155000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data  18863155000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total  18863155000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data      2746889                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total      2746889                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data      2747437                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total      2747437                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.105621                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.105621                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.105690                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.105690                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 65016.665058                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 65016.665058                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 64961.136595                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 64961.136595                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs          190                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    63.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks       162940                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total       162940                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       162186                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       162186                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       162186                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       162186                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data       127942                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total       127942                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data       127946                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher        36985                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total       164931                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         3111                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         3111                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data   8155967000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total   8155967000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data   8156166500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher   2540868013                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total  10697034513                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data       753500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total       753500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.046577                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.046577                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.046569                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.060031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 63747.377718                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 63747.377718                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 63746.944023                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 68699.959795                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 64857.634484                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data   242.205079                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total   242.205079                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements       164199                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrMisses::cpu_cluster.cpus.data            1                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrMisses::total            1                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus.data        14250                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrMissLatency::total        14250                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus.data        14250                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanInvalidReq.avgMshrMissLatency::total        14250                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher        36985                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMisses::total        36985                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher   2540868013                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissLatency::total   2540868013                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 68699.959795                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.HardPFReq.avgMshrMissLatency::total 68699.959795                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus.data          771                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.InvalidateReq.mshrMisses::total          771                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data     10984750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.InvalidateReq.mshrMissLatency::total     10984750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 14247.405966                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.InvalidateReq.avgMshrMissLatency::total 14247.405966                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data          466                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total          466                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data            4                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total            4                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data       197500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total       197500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data          470                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total          470                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.008511                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.008511                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data        49375                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total        49375                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data            4                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total            4                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data      1022877                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total      1022877                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data         1859                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total         1859                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data     33375250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total     33375250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data      1024736                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total      1024736                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.001814                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.001814                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 17953.335126                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 17953.335126                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data           50                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total           50                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data         1809                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total         1809                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data           14                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total           14                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data     30077250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total     30077250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data       753500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total       753500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.001765                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.001765                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 16626.451078                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 16626.451078                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 53821.428571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 53821.428571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data          300                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total          300                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data          248                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total          248                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data          548                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total          548                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.452555                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.452555                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data            4                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total            4                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data       199500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total       199500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.007299                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.007299                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data        49875                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total        49875                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data          470                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total          470                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data          470                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total          470                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data          413                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total          413                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data        37493                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total        37493                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data   2537083000                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total   2537083000                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data        37906                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total        37906                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.989105                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.989105                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 67668.178060                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 67668.178060                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data        36882                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total        36882                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data          611                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total          611                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data      9322250                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total      9322250                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.016119                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.016119                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 15257.364975                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 15257.364975                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      1433471                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      1433471                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data       250776                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total       250776                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  16292696750                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  16292696750                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      1684247                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      1684247                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.148895                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.148895                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 64969.122843                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 64969.122843                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       125254                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       125254                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       125522                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       125522                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data         3097                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total         3097                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data   8116567500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total   8116567500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.074527                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.074527                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 64662.509361                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 64662.509361                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.prefetcher.demandMshrMisses       127942                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfIssued        36990                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUnused           17                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUseful           86                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.dcache.prefetcher.accuracy     0.002325                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.dcache.prefetcher.coverage     0.000672                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInCache            5                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfLate            5                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfIdentified       144129                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfBufferHit        70838                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedDemand            3                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfSpanPage         5919                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse   503.829726                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs      2622929                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs       164711                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs    15.924431                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick    193993000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data   443.765151                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher    60.064574                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data     0.866729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.117314                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total     0.984042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          122                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          384                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses     11161307                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses     11161307                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps      1188980                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch2.intInstructions      7814160                       # Number of integer instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.loadInstructions      1399177                       # Number of memory load instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.storeInstructions       700034                       # Number of memory store instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.amoInstructions            2                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst      5511322                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total      5511322                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst      5511322                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total      5511322                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst         1931                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total         1931                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst         1931                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total         1931                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst     73430750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total     73430750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst     73430750                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total     73430750                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst      5513253                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total      5513253                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst      5513253                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total      5513253                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000350                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000350                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000350                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000350                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 38027.317452                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 38027.317452                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 38027.317452                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 38027.317452                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst         1931                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total         1931                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst         1931                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total         1931                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrUncacheable::cpu_cluster.cpus.inst         2836                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.icache.overallMshrUncacheable::total         2836                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst     72948000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total     72948000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst     72948000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total     72948000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrUncacheableLatency::cpu_cluster.cpus.inst    177790750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrUncacheableLatency::total    177790750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000350                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000350                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000350                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000350                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 37777.317452                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 37777.317452                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 37777.317452                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 37777.317452                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.inst 62690.673484                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrUncacheableLatency::total 62690.673484                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements         1440                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst      5511322                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total      5511322                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst         1931                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total         1931                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst     73430750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total     73430750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst      5513253                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total      5513253                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000350                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000350                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 38027.317452                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 38027.317452                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst         1931                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total         1931                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus.inst         2836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrUncacheable::total         2836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst     72948000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total     72948000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.inst    177790750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrUncacheableLatency::total    177790750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000350                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000350                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 37777.317452                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 37777.317452                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.inst 62690.673484                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrUncacheableLatency::total 62690.673484                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse   476.782101                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs      5513253                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs         1931                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs  2855.128431                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick    193836500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst   476.782101                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst     0.931215                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total     0.931215                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          491                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::4          491                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024     0.958984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses     11028437                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses     11028437                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.alignFaults             2                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            1                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults             0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits      1026522                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses          492                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      1723462                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses          113                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts           280                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          222                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          239                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses      1027014                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      1723575                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits          2749984                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses            605                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses      2750589                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks          604                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor          604                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1            1                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           18                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          261                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples          604                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0          604    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total          604                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples          280                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean 14103.571429                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  8920.567307                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 26504.961423                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-16383          263     93.93%     93.93% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::49152-65535            3      1.07%     95.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-81919            1      0.36%     95.36% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::81920-98303            8      2.86%     98.21% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::147456-163839            3      1.07%     99.29% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::163840-180223            1      0.36%     99.64% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::212992-229375            1      0.36%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total          280                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples    193980500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0    193980500    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total    193980500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB          261     93.21%     93.21% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB           18      6.43%     99.64% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::1GiB            1      0.36%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total          280                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data          604                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total          604                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data          280                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total          280                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total          884                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits      5513259                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses           73                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts            63                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          222                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           21                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses      5513332                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits          5513259                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses             73                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses      5513332                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks           73                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor           73                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           14                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           49                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples           73                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0           73    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total           73                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples           63                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 27702.380952                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean 12476.460941                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 54216.576911                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767           54     85.71%     85.71% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::32768-65535            2      3.17%     88.89% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303            1      1.59%     90.48% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071            3      4.76%     95.24% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839            1      1.59%     96.83% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-229375            1      1.59%     98.41% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::294912-327679            1      1.59%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total           63                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples    193657500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0    193657500    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total    193657500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB           49     77.78%     77.78% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::2MiB           14     22.22%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total           63                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst           73                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total           73                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst           63                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total           63                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          136                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.thread_0.numInsts      8329069                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps       9648881                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker          720                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          134                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst          801                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data         1535                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.dcache.prefetcher           74                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total          3264                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker          720                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          134                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst          801                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data         1535                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.dcache.prefetcher           74                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total         3264                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker           23                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           11                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst         1130                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data       125580                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.dcache.prefetcher        36885                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total       163629                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker           23                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           11                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst         1130                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data       125580                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.dcache.prefetcher        36885                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total       163629                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker      1819977                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      1189489                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst     69177000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data   8077022000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.dcache.prefetcher   2531205140                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total  10680413606                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker      1819977                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      1189489                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst     69177000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data   8077022000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.dcache.prefetcher   2531205140                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total  10680413606                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker          743                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          145                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst         1931                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data       127115                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.dcache.prefetcher        36959                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total       166893                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker          743                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          145                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst         1931                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data       127115                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.dcache.prefetcher        36959                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total       166893                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030956                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.075862                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.585189                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.987924                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.dcache.prefetcher     0.997998                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.980443                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030956                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.075862                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.585189                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.987924                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.dcache.prefetcher     0.997998                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.980443                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 79129.434783                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 108135.363636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 61218.584071                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 64317.741679                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 68624.241290                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 65272.131505                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 79129.434783                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 108135.363636                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 61218.584071                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 64317.741679                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 68624.241290                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 65272.131505                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs          177                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs           59                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks       146294                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total        146294                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           23                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst         1130                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data       125580                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.dcache.prefetcher        36885                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total       163629                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           23                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           11                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst         1130                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data       125580                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher        36885                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total       163629                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.inst         2836                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         3111                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         5947                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      1791227                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1175739                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst     67764500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data   7920047000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher   2485098890                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total  10475877356                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      1791227                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1175739                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst     67764500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data   7920047000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher   2485098890                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total  10475877356                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.inst    161482500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data       715000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total    162197500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030956                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.075862                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.585189                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.987924                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.dcache.prefetcher     0.997998                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.980443                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030956                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.075862                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.585189                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.987924                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher     0.997998                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.980443                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 77879.434783                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 106885.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 59968.584071                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 63067.741679                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 67374.241290                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 64022.131505                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 77879.434783                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 106885.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 59968.584071                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 63067.741679                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 67374.241290                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 64022.131505                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.inst 56940.232722                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data   229.829637                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 27273.835547                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements             147855                       # number of replacements (Count)
system.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks          186                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.l2.CleanEvict.mshrMisses::total          186                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.l2.CleanInvalidReq.mshrMisses::cpu_cluster.cpus.data            1                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu_cluster.l2.CleanInvalidReq.mshrMisses::total            1                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus.data        12500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::total        12500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus.data        12500                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::total        12500                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data            1                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.dcache.prefetcher           25                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total           26                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data          610                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.dcache.prefetcher            1                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total          611                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        13250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        13250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data          611                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.dcache.prefetcher           26                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total          637                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.998363                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.dcache.prefetcher     0.038462                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.959184                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data    21.721311                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total    21.685761                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data         1381                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total         1382                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data     17885250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher        12000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total     17897250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     2.260229                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher     0.038462                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     2.169545                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12950.941347                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher        12000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 12950.253256                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data           97                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total           97                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data       125209                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total       125209                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data   8052891750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total   8052891750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       125306                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       125306                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.999226                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.999226                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 64315.598320                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 64315.598320                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data       125209                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total       125209                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data   7896380500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total   7896380500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.999226                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.999226                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 63065.598320                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 63065.598320                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker          720                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          134                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total          854                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker           23                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           11                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total           34                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker      1819977                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      1189489                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total      3009466                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker          743                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          145                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total          888                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.030956                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.075862                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.038288                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 79129.434783                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 108135.363636                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 88513.705882                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker           23                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           11                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total           34                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.inst         2836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data           14                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total         2850                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      1791227                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1175739                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total      2966966                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.inst    161482500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data       715000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total    162197500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030956                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.075862                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.038288                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 77879.434783                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 106885.363636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 87263.705882                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.inst 56940.232722                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 51071.428571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 56911.403509                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.inst          801                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data         1438                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.dcache.prefetcher           74                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total         2313                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.inst         1130                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data          371                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.dcache.prefetcher        36885                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total        38386                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.inst     69177000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data     24130250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.dcache.prefetcher   2531205140                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total   2624512390                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.inst         1931                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data         1809                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.dcache.prefetcher        36959                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total        40699                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.inst     0.585189                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.205086                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.dcache.prefetcher     0.997998                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.943168                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 61218.584071                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 65041.105121                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.dcache.prefetcher 68624.241290                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 68371.603970                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst         1130                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data          371                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher        36885                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total        38386                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst     67764500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data     23666500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher   2485098890                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total   2576529890                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst     0.585189                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.205086                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher     0.997998                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.943168                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 59968.584071                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 63791.105121                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 67374.241290                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 67121.603970                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus.data          220                       # number of UpgradeReq hits (Count)
system.cpu_cluster.l2.UpgradeReq.hits::total          220                       # number of UpgradeReq hits (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data          220                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total          220                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data         3097                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total         3097                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks       162940                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total       162940                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks       162940                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total       162940                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     15551.314547                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs           332592                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs         164266                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           2.024716                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick       193725000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks    38.443725                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     2.373154                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.982525                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.inst    74.587718                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.data 13135.041458                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher  2299.885966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.002346                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000145                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000060                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.inst     0.004552                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.data     0.801699                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.140374                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.949177                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022            1                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16383                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          117                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1037                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2        10361                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         4865                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.000061                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.999939                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses        5510826                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses       5510826                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq         4206                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp        44905                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq         3097                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp         3097                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty       309234                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict         4260                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq          220                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp          220                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       125306                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       125306                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq        40699                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanInvalidReq            1                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanInvalidResp            1                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq         1408                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp         1408                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        10974                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       501827                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          338                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         1906                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total       515045                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       305088                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     20953732                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         1160                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         5944                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total     21265924                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops              148323                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic       9366560                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples       322792                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.003569                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.059633                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0       321640     99.64%     99.64% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1         1152      0.36%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total       322792                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy    136178744                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy      2383749                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy     83226496                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy        96548                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy       581911                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests       333741                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests       166327                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          683                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          683                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::WriteReq                    4                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   4                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                        8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                        16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy                 4750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    146293.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples        23.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples      3941.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples    125975.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.dcache.prefetcher::samples     36885.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001550072500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         9165                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         9165                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              472976                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             137788                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      166444                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     149380                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    166444                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   149380                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2696                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     4                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                166440                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    1                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                 3086                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               146293                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  149126                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   17301                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   7777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   8904                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   9173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   9326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   9189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   9184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   9378                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   9227                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   9221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   9518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   9207                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   9810                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   9194                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   9175                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   9201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   9166                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         9165                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.159083                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.215438                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    153.486521                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511          9163     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          9165                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         9165                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.001309                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.001201                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.062663                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             9160     99.95%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          9165                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                10652192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              9387444                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              840345596.54754508                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              740570319.07016623                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   12673511750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      40128.40                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker         1472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker          704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst       252224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data      8037152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.dcache.prefetcher      2360640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      9360704                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus.data         3124                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 116125.274320814569                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 55538.174675172180                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 19897813.308623053133                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 634046522.254132747650                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.dcache.prefetcher 186229597.535793274641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 738460815.105941653252                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::cpu_cluster.cpus.data 246450.650121076556                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker           23                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           11                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst         3941                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data       125584                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.dcache.prefetcher        36885                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       146293                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus.data         3087                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker       969003                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker       792254                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst     92047749                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data   3681605743                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.dcache.prefetcher   1140301213                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 290999010605                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus.data  19699527000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     42130.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     72023.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     23356.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     29315.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.dcache.prefetcher     30915.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1989151.98                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus.data   6381447.04                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker         1472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst       252224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data      8037152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.dcache.prefetcher      2360640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       10652192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst       252224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       252224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      9362752                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus.data        24692                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      9387444                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker           23                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst         3941                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data       125584                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.dcache.prefetcher        36885                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          166444                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       146293                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu_cluster.cpus.data         3087                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         149380                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker       116125                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker        55538                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst     19897813                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    634046522                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.dcache.prefetcher    186229598                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         840345597                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst     19897813                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      19897813                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    738622381                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu_cluster.cpus.data      1947938                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        740570319                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    738622381                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker       116125                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker        55538                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst     19897813                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    635994461                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.dcache.prefetcher    186229598                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1580915916                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               166444                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              146652                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        10345                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        10259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        10162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        10166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        10067                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        10039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        10190                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        10101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        11318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        10283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        10408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        10333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        10223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        11940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        10266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        10344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         9170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         9153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         9093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         9046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         9097                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         9093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         9220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         9069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         9155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         9217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         9217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         9216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         9220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         9243                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         9227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         9216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1794890962                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             832220000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4915715962                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10783.75                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29533.75                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              153308                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             134882                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        24905                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   804.578037                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   650.090164                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   342.164086                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         1471      5.91%      5.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2088      8.38%     14.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1114      4.47%     18.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          724      2.91%     21.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          548      2.20%     23.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          678      2.72%     26.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1246      5.00%     31.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2207      8.86%     40.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        14829     59.54%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        24905                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              10652416                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            9385728                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              840.363268                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              740.434945                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.35                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                6.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.78                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        87886260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        46712655                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      580689060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     380752020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1000019280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   3606902430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1830179520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    7533141225                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   594.285388                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4658911747                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    423020000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7594034003                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        89942580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        47801820                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      607721100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     384771420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1000019280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3706098390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1746646080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    7583000670                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   598.218772                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4438458239                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    423020000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7814487511                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 2850                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               41270                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                3097                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               3097                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        146293                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1064                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             125209                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            125209                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          38420                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq            1                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           1382                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port       487802                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.bootmem.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total       487892                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  487892                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     20039636                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.bootmem.port         1668                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total     20041348                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 20041348                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             170964                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   170964    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               170964                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1021306107                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy                8250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy              16000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer2.occupancy               57140                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          875431075                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         312369                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       147358                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.bytesRead::cpu_cluster.cpus.inst         1600                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu_cluster.cpus.data           68                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::total         1668                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu_cluster.cpus.inst         1600                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::total         1600                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.numReads::cpu_cluster.cpus.inst           25                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu_cluster.cpus.data            9                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::total            34                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.bwRead::cpu_cluster.cpus.inst       126223                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu_cluster.cpus.data         5364                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::total          131588                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu_cluster.cpus.inst       126223                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::total       126223                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu_cluster.cpus.inst       126223                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu_cluster.cpus.data         5364                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::total         131588                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  12675965750                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu_cluster.cpus.idleCycles           37237983                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu_cluster.cpus.tickCycles           13465880                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
