{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510101335921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510101335921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 18:35:35 2017 " "Processing started: Tue Nov 07 18:35:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510101335921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510101335921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_task2 -c signed_compare_2nbit " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_task2 -c signed_compare_2nbit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510101335921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510101340398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510101340398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab 4/task 1/compare_signed_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab 4/task 1/compare_signed_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_signed_2bit-behavior_ccsa " "Found design unit 1: compare_signed_2bit-behavior_ccsa" {  } { { "../../Lab 4/Task 1/compare_signed_2bit.vhd" "" { Text "H:/Lab 4/Task 1/compare_signed_2bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510101356748 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_signed_2bit " "Found entity 1: compare_signed_2bit" {  } { { "../../Lab 4/Task 1/compare_signed_2bit.vhd" "" { Text "H:/Lab 4/Task 1/compare_signed_2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510101356748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510101356748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab 1/compare_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab 1/compare_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_2bit-dataflow " "Found design unit 1: compare_2bit-dataflow" {  } { { "../../Lab 1/compare_2bit.vhd" "" { Text "H:/Lab 1/compare_2bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510101356842 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_2bit " "Found entity 1: compare_2bit" {  } { { "../../Lab 1/compare_2bit.vhd" "" { Text "H:/Lab 1/compare_2bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510101356842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510101356842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_compare_2nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_compare_2nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_compare_2nbit-structure " "Found design unit 1: signed_compare_2nbit-structure" {  } { { "signed_compare_2nbit.vhd" "" { Text "H:/Lab 6/Task 2/signed_compare_2nbit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510101356920 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_compare_2nbit " "Found entity 1: signed_compare_2nbit" {  } { { "signed_compare_2nbit.vhd" "" { Text "H:/Lab 6/Task 2/signed_compare_2nbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510101356920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510101356920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "signed_compare_2nbit " "Elaborating entity \"signed_compare_2nbit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510101357138 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "signed_compare_2nbit.vhd(28) " "VHDL Subtype or Type Declaration warning at signed_compare_2nbit.vhd(28): subtype or type has null range" {  } { { "signed_compare_2nbit.vhd" "" { Text "H:/Lab 6/Task 2/signed_compare_2nbit.vhd" 28 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1510101357138 "|signed_compare_2nbit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "compare_signed_2bit compare_signed_2bit:compare A:behavior_ccsa " "Elaborating entity \"compare_signed_2bit\" using architecture \"A:behavior_ccsa\" for hierarchy \"compare_signed_2bit:compare\"" {  } { { "signed_compare_2nbit.vhd" "compare" { Text "H:/Lab 6/Task 2/signed_compare_2nbit.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510101357232 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510101358979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510101360711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510101360711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510101361631 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510101361631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510101361631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510101361631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510101361943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 18:36:01 2017 " "Processing ended: Tue Nov 07 18:36:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510101361943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510101361943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510101361943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510101361943 ""}
