{
    "CMSSW_7_3_ROOT6_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-01-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-02-0200": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_3_X_2014-11-06-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-04-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-11-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-04-2200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-31-1000": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-11-07-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-04-1000": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-11-02-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-31-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-02-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-02-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-31-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-02-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-11-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-31-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-11-02-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-11-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-03-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-05-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-11-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-11-04-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-11-01-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-11-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-01-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-11-02-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-11-04-1400": "slc6_amd64_gcc481"
}