EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# MK22FN512VMP12
#
DEF MK22FN512VMP12 U 0 30 Y Y 1 F N
F0 "U" 2130 1410 60 H V C CNN
F1 "MK22FN512VMP12" 2750 -1530 60 H V C CNN
F2 "" -3100 -1410 60 H I C CNN
F3 "" -3100 -1410 60 H I C CNN
DRAW
S -2930 1370 3270 -1480 0 1 0 N
X PTE0/CLKOUT32K/ADC1_SE4a/SPI1_PCS1/UART1_TX/I2C1_SDA/RTC_CLKOUT A1 3470 -760 200 L 50 50 1 1 I
X PTE1/LLWU_P0/ADC1_SE5a/SPI1_SOUT/UART1_RX/I2C1_SCL/SPI1_SIN B1 3470 -840 200 L 50 50 1 1 I
X PTD5/ADC0_SE6b/SPI0_PCS2/UART0_CTS/FTM0_CH5/FB_AD1/EWM_OUT/SPI1_SCK C1 3470 -420 200 L 50 50 1 1 I
X USB0_DM D1 -3130 -640 200 R 50 50 1 1 I
X USB0_DP E1 -3130 -560 200 R 50 50 1 1 I
X ADC0_DM0/ADC1_DM3 F1 -3130 -1280 200 R 50 50 1 1 I
X ADC0_DP0/ADC1_DP3 G1 -3130 -1200 200 R 50 50 1 1 I
X VREF_OUT/CMP1_IN5/CMP0_IN5/ADC1_SE18 H1 3470 -1020 200 L 50 50 1 1 I
X PTD7/UART0_TX/FTM0_CH7/FTM0_FLT1/SPI1_SIN A2 3470 -580 200 L 50 50 1 1 I
X PTD6/LLWU_P15/ADC0_SE7b/SPI0_PCS3/UART0_RX/FTM0_CH6/FB_AD0/FTM0_FLT0/SPI1_SOUT B2 3470 -500 200 L 50 50 1 1 I
X PTD2/LLWU_P13/SPI0_SOUT/UART2_RX/FTM3_CH2/FB_AD4/LPUART0_RX/I2C0_SCL C2 3470 -180 200 L 50 50 1 1 I
X VREGIN D2 -3130 -780 200 R 50 50 1 1 I
X VOUT33 E2 -3130 -860 200 R 50 50 1 1 I
X ADC1_DM0/ADC0_DM3 F2 -3130 -1070 200 R 50 50 1 1 I
X ADC1_DP0/ADC0_DP3 G2 -3130 -990 200 R 50 50 1 1 I
X DAC0_OUT/CMP1_IN3/ADC0_SE23 H2 3470 -1100 200 L 50 50 1 1 I
X PTD4/LLWU_P14/SPI0_PCS1/UART0_RTS/FTM0_CH4/FB_AD2/EWM_IN/SPI1_PCS0 A3 3470 -340 200 L 50 50 1 1 I
X PTD3/SPI0_SIN/UART2_TX/FTM3_CH3/FB_AD3/LPUART0_TX/I2C0_SDA B3 3470 -260 200 L 50 50 1 1 I
X PTD0/LLWU_P12/SPI0_PCS0/UART2_RTS/FTM3_CH0/FB_ALE/FB_CS1/FB_TS/LPUART0_RTS C3 3470 -20 200 L 50 50 1 1 I
X PTA0/JTAG_TCLK/SWD_CLK/EZP_CLK/UART0_CTS/FTM0_CH5 D3 -3130 1030 200 R 50 50 1 1 I
X VSS3 E3 -720 -1680 200 U 50 50 1 1 I
X VSSA F3 -330 -1680 200 U 50 50 1 1 I
X VREFL G3 -30 -1680 200 U 50 50 1 1 I
X XTAL32 H3 -3130 1180 200 R 50 50 1 1 I
X PTD1/ADC0_SE5b/SPI0_SCK/UART2_CTS/FTM3_CH1/FB_CS0/LPUART0_CTS A4 3470 -100 200 L 50 50 1 1 I
X PTC10/ADC1_SE6b/I2C1_SCL/FTM3_CH6/I2S0_RX_FS/FB_AD5 B4 3470 230 200 L 50 50 1 1 I
X VSS1 C4 -940 -1680 200 U 50 50 1 1 I
X PTA1/JTAG_TDI/EZP_DI/UART0_RX/FTM0_CH6 D4 -3130 950 200 R 50 50 1 1 I
X VDD3 E4 -290 1570 200 D 50 50 1 1 I
X VDDA F4 120 1570 200 D 50 50 1 1 I
X VREFH G4 490 1570 200 D 50 50 1 1 I
X EXTAL32 H4 -3130 1260 200 R 50 50 1 1 I
X PTC11/LLWU_P11/ADC1_SE7b/I2C1_SDA/FTM3_CH7/FB_RW A5 3470 150 200 L 50 50 1 1 I
X PTC9/ADC1_SE5b/CMP0_IN3/FTM3_CH5/I2S0_RX_BCLK/FB_AD6/FTM2_FLT0 B5 3470 310 200 L 50 50 1 1 I
X VDD1 C5 -490 1570 200 D 50 50 1 1 I
X PTA3/JTAG_TMS/SWD_DIO/UART0_RTS/FTM0_CH0 D5 -3130 790 200 R 50 50 1 1 I
X PTA2/JTAG_TDO/TRACE_SWO/EZP_DO/UART0_TX/FTM0_CH7 E5 -3130 870 200 R 50 50 1 1 I
X PTA5/USB_CLKIN/FTM0_CH2/I2S0_TX_BCLK/JTAG_TRST F5 -3130 630 200 R 50 50 1 1 I
X PTA4/LLWU_P3/NMI/EZP_CS/FTM0_CH1 G5 -3130 710 200 R 50 50 1 1 I
X VBAT H5 -820 1570 200 D 50 50 1 1 I
X PTC8/ADC1_SE4b/CMP0_IN2/FTM3_CH4/I2S0_MCLK/FB_AD7 A6 3470 390 200 L 50 50 1 1 I
X PTC7/CMP0_IN1/SPI0_SIN/USB_SOF_OUT/I2S0_RX_FS/FB_AD8 B6 3470 470 200 L 50 50 1 1 I
X PTC1/LLWU_P6/ADC0_SE15/SPI0_PCS3/UART1_RTS/FTM0_CH0/FB_AD13/I2S0_TXD0/LPUART0_RTS C6 3470 950 200 L 50 50 1 1 I
X PTB18/FTM2_CH0/I2S0_TX_BCLK/FB_AD15/FTM2_QD_PHA D6 -3130 -320 200 R 50 50 1 1 I
X PTB16/SPI1_SOUT/UART0_RX/FTM_CLKIN0/FB_AD17/EWM_IN E6 -3130 -160 200 R 50 50 1 1 I
X PTB1/ADC0_SE9/ADC1_SE9/I2C0_SDA/FTM1_CH1/FTM1_QD_PHB F6 -3130 80 200 R 50 50 1 1 I
X PTA13/LLWU_P4/FTM1_CH1/I2S0_TX_FS/FTM1_QD_PHB G6 -3130 470 200 R 50 50 1 1 I
X PTA12/FTM1_CH0/I2S0_TXD0/FTM1_QD_PHA H6 -3130 550 200 R 50 50 1 1 I
X PTC6/LLWU_P10/CMP0_IN0/SPI0_SOUT/PDB0_EXTRG/I2S0_RX_BCLK/FB_AD9/I2S0_MCLK A7 3470 550 200 L 50 50 1 1 I
X PTC2/ADC0_SE4b/CMP1_IN0/SPI0_PCS2/UART1_CTS/FTM0_CH1/FB_AD12/I2S0_TX_FS/LPUART0_CTS B7 3470 870 200 L 50 50 1 1 I
X PTB19/FTM2_CH1/I2S0_TX_FS/FB_OE/FTM2_QD_PHB C7 -3130 -400 200 R 50 50 1 1 I
X PTB17/SPI1_SIN/UART0_TX/FTM_CLKIN1/FB_AD16/EWM_OUT D7 -3130 -240 200 R 50 50 1 1 I
X PTB2/ADC0_SE12/I2C0_SCL/UART0_RTS/FTM0_FLT3 E7 -3130 0 200 R 50 50 1 1 I
X PTB0/LLWU_P5/ADC0_SE8/ADC1_SE8/I2C0_SCL/FTM1_CH0/FTM1_QD_PHA F7 -3130 160 200 R 50 50 1 1 I
X VDD2 G7 -390 1570 200 D 50 50 1 1 I
X VSS2 H7 -830 -1680 200 U 50 50 1 1 I
X PTC5/LLWU_P9/SPI0_SCK/LPTMR0_ALT2/I2S0_RXD0/FB_AD10/CMP0_OUT/FTM0_CH2 A8 3470 630 200 L 50 50 1 1 I
X PTC4/LLWU_P8/SPI0_PCS0/UART1_TX/FTM0_CH3/FB_AD11/CMP1_OUT/LPUART0_TX B8 3470 710 200 L 50 50 1 1 I
X PTC3/LLWU_P7/CMP1_IN1/SPI0_PCS1/UART1_RX/FTM0_CH2/CLKOUT/I2S0_TX_BCLK/LPUART0_RX C8 3470 790 200 L 50 50 1 1 I
X PTC0/ADC0_SE14/SPI0_PCS4/PDB0_EXTRG/USB_SOF_OUT/FB_AD14 D8 3470 1030 200 L 50 50 1 1 I
X PTB3/ADC0_SE13/I2C0_SDA/UART0_CTS/FTM0_FLT0 E8 -3130 -80 200 R 50 50 1 1 I
X RESET F8 -3130 -1430 200 R 50 50 1 1 I
X PTA19/XTAL0/FTM1_FLT0/FTM_CLKIN1/LPTMR0_ALT1 G8 -3130 310 200 R 50 50 1 1 I
X PTA18/EXTAL0/FTM0_FLT2/FTM_CLKIN0 H8 -3130 390 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
