ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_ADC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_ADC_MspInit:
 105              	.LVL3:
 106              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 91 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 24
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 91 1 is_stmt 0 view .LVU21
 112 0000 00B5     		push	{lr}
 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 4
 115              		.cfi_offset 14, -4
 116 0002 87B0     		sub	sp, sp, #28
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 32
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 92 3 is_stmt 1 view .LVU22
 120              		.loc 1 92 20 is_stmt 0 view .LVU23
 121 0004 0023     		movs	r3, #0
 122 0006 0293     		str	r3, [sp, #8]
 123 0008 0393     		str	r3, [sp, #12]
 124 000a 0493     		str	r3, [sp, #16]
 125 000c 0593     		str	r3, [sp, #20]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 126              		.loc 1 93 3 is_stmt 1 view .LVU24
 127              		.loc 1 93 10 is_stmt 0 view .LVU25
 128 000e 0268     		ldr	r2, [r0]
 129              		.loc 1 93 5 view .LVU26
 130 0010 154B     		ldr	r3, .L9
 131 0012 9A42     		cmp	r2, r3
 132 0014 02D0     		beq	.L8
 133              	.LVL4:
 134              	.L5:
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 5


  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 103:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 104:Core/Src/stm32f1xx_hal_msp.c ****     */
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = HV_Pin;
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(HV_GPIO_Port, &GPIO_InitStruct);
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 109:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt Init */
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 111:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 113:Core/Src/stm32f1xx_hal_msp.c **** 
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 115:Core/Src/stm32f1xx_hal_msp.c ****   }
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c **** }
 135              		.loc 1 117 1 view .LVU27
 136 0016 07B0     		add	sp, sp, #28
 137              	.LCFI4:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 4
 140              		@ sp needed
 141 0018 5DF804FB 		ldr	pc, [sp], #4
 142              	.LVL5:
 143              	.L8:
 144              	.LCFI5:
 145              		.cfi_restore_state
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 146              		.loc 1 99 5 is_stmt 1 view .LVU28
 147              	.LBB5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 99 5 view .LVU29
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 149              		.loc 1 99 5 view .LVU30
 150 001c 03F56C43 		add	r3, r3, #60416
 151 0020 9A69     		ldr	r2, [r3, #24]
 152 0022 42F40072 		orr	r2, r2, #512
 153 0026 9A61     		str	r2, [r3, #24]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 154              		.loc 1 99 5 view .LVU31
 155 0028 9A69     		ldr	r2, [r3, #24]
 156 002a 02F40072 		and	r2, r2, #512
 157 002e 0092     		str	r2, [sp]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 158              		.loc 1 99 5 view .LVU32
 159 0030 009A     		ldr	r2, [sp]
 160              	.LBE5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 161              		.loc 1 99 5 view .LVU33
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 162              		.loc 1 101 5 view .LVU34
 163              	.LBB6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 6


 164              		.loc 1 101 5 view .LVU35
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 101 5 view .LVU36
 166 0032 9A69     		ldr	r2, [r3, #24]
 167 0034 42F00402 		orr	r2, r2, #4
 168 0038 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 101 5 view .LVU37
 170 003a 9B69     		ldr	r3, [r3, #24]
 171 003c 03F00403 		and	r3, r3, #4
 172 0040 0193     		str	r3, [sp, #4]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 173              		.loc 1 101 5 view .LVU38
 174 0042 019B     		ldr	r3, [sp, #4]
 175              	.LBE6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 176              		.loc 1 101 5 view .LVU39
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 177              		.loc 1 105 5 view .LVU40
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 178              		.loc 1 105 25 is_stmt 0 view .LVU41
 179 0044 8023     		movs	r3, #128
 180 0046 0293     		str	r3, [sp, #8]
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(HV_GPIO_Port, &GPIO_InitStruct);
 181              		.loc 1 106 5 is_stmt 1 view .LVU42
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(HV_GPIO_Port, &GPIO_InitStruct);
 182              		.loc 1 106 26 is_stmt 0 view .LVU43
 183 0048 0323     		movs	r3, #3
 184 004a 0393     		str	r3, [sp, #12]
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 185              		.loc 1 107 5 is_stmt 1 view .LVU44
 186 004c 02A9     		add	r1, sp, #8
 187 004e 0748     		ldr	r0, .L9+4
 188              	.LVL6:
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 189              		.loc 1 107 5 is_stmt 0 view .LVU45
 190 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL7:
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 192              		.loc 1 110 5 is_stmt 1 view .LVU46
 193 0054 0022     		movs	r2, #0
 194 0056 1146     		mov	r1, r2
 195 0058 1220     		movs	r0, #18
 196 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 197              	.LVL8:
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 198              		.loc 1 111 5 view .LVU47
 199 005e 1220     		movs	r0, #18
 200 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 201              	.LVL9:
 202              		.loc 1 117 1 is_stmt 0 view .LVU48
 203 0064 D7E7     		b	.L5
 204              	.L10:
 205 0066 00BF     		.align	2
 206              	.L9:
 207 0068 00240140 		.word	1073816576
 208 006c 00080140 		.word	1073809408
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 7


 209              		.cfi_endproc
 210              	.LFE66:
 212              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 213              		.align	1
 214              		.global	HAL_ADC_MspDeInit
 215              		.syntax unified
 216              		.thumb
 217              		.thumb_func
 218              		.fpu softvfp
 220              	HAL_ADC_MspDeInit:
 221              	.LVL10:
 222              	.LFB67:
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c **** /**
 120:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 121:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 123:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32f1xx_hal_msp.c **** */
 125:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 126:Core/Src/stm32f1xx_hal_msp.c **** {
 223              		.loc 1 126 1 is_stmt 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227              		.loc 1 126 1 is_stmt 0 view .LVU50
 228 0000 08B5     		push	{r3, lr}
 229              	.LCFI6:
 230              		.cfi_def_cfa_offset 8
 231              		.cfi_offset 3, -8
 232              		.cfi_offset 14, -4
 127:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 233              		.loc 1 127 3 is_stmt 1 view .LVU51
 234              		.loc 1 127 10 is_stmt 0 view .LVU52
 235 0002 0268     		ldr	r2, [r0]
 236              		.loc 1 127 5 view .LVU53
 237 0004 084B     		ldr	r3, .L15
 238 0006 9A42     		cmp	r2, r3
 239 0008 00D0     		beq	.L14
 240              	.LVL11:
 241              	.L11:
 128:Core/Src/stm32f1xx_hal_msp.c ****   {
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 136:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 137:Core/Src/stm32f1xx_hal_msp.c ****     */
 138:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(HV_GPIO_Port, HV_Pin);
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 140:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 141:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC1_2_IRQn);
 142:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 143:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 8


 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c ****   }
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c **** }
 242              		.loc 1 147 1 view .LVU54
 243 000a 08BD     		pop	{r3, pc}
 244              	.LVL12:
 245              	.L14:
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 246              		.loc 1 133 5 is_stmt 1 view .LVU55
 247 000c 074A     		ldr	r2, .L15+4
 248 000e 9369     		ldr	r3, [r2, #24]
 249 0010 23F40073 		bic	r3, r3, #512
 250 0014 9361     		str	r3, [r2, #24]
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 251              		.loc 1 138 5 view .LVU56
 252 0016 8021     		movs	r1, #128
 253 0018 0548     		ldr	r0, .L15+8
 254              	.LVL13:
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 255              		.loc 1 138 5 is_stmt 0 view .LVU57
 256 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 257              	.LVL14:
 141:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 258              		.loc 1 141 5 is_stmt 1 view .LVU58
 259 001e 1220     		movs	r0, #18
 260 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 261              	.LVL15:
 262              		.loc 1 147 1 is_stmt 0 view .LVU59
 263 0024 F1E7     		b	.L11
 264              	.L16:
 265 0026 00BF     		.align	2
 266              	.L15:
 267 0028 00240140 		.word	1073816576
 268 002c 00100240 		.word	1073876992
 269 0030 00080140 		.word	1073809408
 270              		.cfi_endproc
 271              	.LFE67:
 273              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 274              		.align	1
 275              		.global	HAL_UART_MspInit
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 279              		.fpu softvfp
 281              	HAL_UART_MspInit:
 282              	.LVL16:
 283              	.LFB68:
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c **** /**
 150:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 151:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 152:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 153:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32f1xx_hal_msp.c **** */
 155:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 156:Core/Src/stm32f1xx_hal_msp.c **** {
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 9


 284              		.loc 1 156 1 is_stmt 1 view -0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 32
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 288              		.loc 1 156 1 is_stmt 0 view .LVU61
 289 0000 30B5     		push	{r4, r5, lr}
 290              	.LCFI7:
 291              		.cfi_def_cfa_offset 12
 292              		.cfi_offset 4, -12
 293              		.cfi_offset 5, -8
 294              		.cfi_offset 14, -4
 295 0002 89B0     		sub	sp, sp, #36
 296              	.LCFI8:
 297              		.cfi_def_cfa_offset 48
 157:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 298              		.loc 1 157 3 is_stmt 1 view .LVU62
 299              		.loc 1 157 20 is_stmt 0 view .LVU63
 300 0004 0023     		movs	r3, #0
 301 0006 0493     		str	r3, [sp, #16]
 302 0008 0593     		str	r3, [sp, #20]
 303 000a 0693     		str	r3, [sp, #24]
 304 000c 0793     		str	r3, [sp, #28]
 158:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 305              		.loc 1 158 3 is_stmt 1 view .LVU64
 306              		.loc 1 158 11 is_stmt 0 view .LVU65
 307 000e 0368     		ldr	r3, [r0]
 308              		.loc 1 158 5 view .LVU66
 309 0010 2F4A     		ldr	r2, .L23
 310 0012 9342     		cmp	r3, r2
 311 0014 04D0     		beq	.L21
 159:Core/Src/stm32f1xx_hal_msp.c ****   {
 160:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 163:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 164:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 167:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 168:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 169:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 170:Core/Src/stm32f1xx_hal_msp.c ****     */
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 173:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 174:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 178:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 181:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 182:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 183:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 184:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 185:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 10


 186:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 187:Core/Src/stm32f1xx_hal_msp.c ****   }
 188:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 312              		.loc 1 188 8 is_stmt 1 view .LVU67
 313              		.loc 1 188 10 is_stmt 0 view .LVU68
 314 0016 2F4A     		ldr	r2, .L23+4
 315 0018 9342     		cmp	r3, r2
 316 001a 33D0     		beq	.L22
 317              	.LVL17:
 318              	.L17:
 189:Core/Src/stm32f1xx_hal_msp.c ****   {
 190:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 192:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 193:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 194:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 195:Core/Src/stm32f1xx_hal_msp.c **** 
 196:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 197:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 198:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 199:Core/Src/stm32f1xx_hal_msp.c ****     */
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = DS18_Pin;
 201:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 202:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 203:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(DS18_GPIO_Port, &GPIO_InitStruct);
 204:Core/Src/stm32f1xx_hal_msp.c **** 
 205:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt Init */
 206:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 207:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 208:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 209:Core/Src/stm32f1xx_hal_msp.c **** 
 210:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 211:Core/Src/stm32f1xx_hal_msp.c ****   }
 212:Core/Src/stm32f1xx_hal_msp.c **** 
 213:Core/Src/stm32f1xx_hal_msp.c **** }
 319              		.loc 1 213 1 view .LVU69
 320 001c 09B0     		add	sp, sp, #36
 321              	.LCFI9:
 322              		.cfi_remember_state
 323              		.cfi_def_cfa_offset 12
 324              		@ sp needed
 325 001e 30BD     		pop	{r4, r5, pc}
 326              	.LVL18:
 327              	.L21:
 328              	.LCFI10:
 329              		.cfi_restore_state
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 330              		.loc 1 164 5 is_stmt 1 view .LVU70
 331              	.LBB7:
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 332              		.loc 1 164 5 view .LVU71
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 333              		.loc 1 164 5 view .LVU72
 334 0020 2D4B     		ldr	r3, .L23+8
 335 0022 9A69     		ldr	r2, [r3, #24]
 336 0024 42F48042 		orr	r2, r2, #16384
 337 0028 9A61     		str	r2, [r3, #24]
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 11


 164:Core/Src/stm32f1xx_hal_msp.c **** 
 338              		.loc 1 164 5 view .LVU73
 339 002a 9A69     		ldr	r2, [r3, #24]
 340 002c 02F48042 		and	r2, r2, #16384
 341 0030 0092     		str	r2, [sp]
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 342              		.loc 1 164 5 view .LVU74
 343 0032 009A     		ldr	r2, [sp]
 344              	.LBE7:
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 345              		.loc 1 164 5 view .LVU75
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 346              		.loc 1 166 5 view .LVU76
 347              	.LBB8:
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 348              		.loc 1 166 5 view .LVU77
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 349              		.loc 1 166 5 view .LVU78
 350 0034 9A69     		ldr	r2, [r3, #24]
 351 0036 42F00402 		orr	r2, r2, #4
 352 003a 9A61     		str	r2, [r3, #24]
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 353              		.loc 1 166 5 view .LVU79
 354 003c 9B69     		ldr	r3, [r3, #24]
 355 003e 03F00403 		and	r3, r3, #4
 356 0042 0193     		str	r3, [sp, #4]
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 357              		.loc 1 166 5 view .LVU80
 358 0044 019B     		ldr	r3, [sp, #4]
 359              	.LBE8:
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 360              		.loc 1 166 5 view .LVU81
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 361              		.loc 1 171 5 view .LVU82
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 362              		.loc 1 171 25 is_stmt 0 view .LVU83
 363 0046 4FF40073 		mov	r3, #512
 364 004a 0493     		str	r3, [sp, #16]
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 365              		.loc 1 172 5 is_stmt 1 view .LVU84
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 366              		.loc 1 172 26 is_stmt 0 view .LVU85
 367 004c 0223     		movs	r3, #2
 368 004e 0593     		str	r3, [sp, #20]
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 369              		.loc 1 173 5 is_stmt 1 view .LVU86
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 370              		.loc 1 173 27 is_stmt 0 view .LVU87
 371 0050 0323     		movs	r3, #3
 372 0052 0793     		str	r3, [sp, #28]
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 373              		.loc 1 174 5 is_stmt 1 view .LVU88
 374 0054 214D     		ldr	r5, .L23+12
 375 0056 04A9     		add	r1, sp, #16
 376 0058 2846     		mov	r0, r5
 377              	.LVL19:
 174:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 12


 378              		.loc 1 174 5 is_stmt 0 view .LVU89
 379 005a FFF7FEFF 		bl	HAL_GPIO_Init
 380              	.LVL20:
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 381              		.loc 1 176 5 is_stmt 1 view .LVU90
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 382              		.loc 1 176 25 is_stmt 0 view .LVU91
 383 005e 4FF48063 		mov	r3, #1024
 384 0062 0493     		str	r3, [sp, #16]
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 385              		.loc 1 177 5 is_stmt 1 view .LVU92
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 386              		.loc 1 177 26 is_stmt 0 view .LVU93
 387 0064 0024     		movs	r4, #0
 388 0066 0594     		str	r4, [sp, #20]
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 389              		.loc 1 178 5 is_stmt 1 view .LVU94
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 390              		.loc 1 178 26 is_stmt 0 view .LVU95
 391 0068 0694     		str	r4, [sp, #24]
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 392              		.loc 1 179 5 is_stmt 1 view .LVU96
 393 006a 04A9     		add	r1, sp, #16
 394 006c 2846     		mov	r0, r5
 395 006e FFF7FEFF 		bl	HAL_GPIO_Init
 396              	.LVL21:
 182:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 397              		.loc 1 182 5 view .LVU97
 398 0072 2246     		mov	r2, r4
 399 0074 2146     		mov	r1, r4
 400 0076 2520     		movs	r0, #37
 401 0078 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 402              	.LVL22:
 183:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 403              		.loc 1 183 5 view .LVU98
 404 007c 2520     		movs	r0, #37
 405 007e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 406              	.LVL23:
 407 0082 CBE7     		b	.L17
 408              	.LVL24:
 409              	.L22:
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 410              		.loc 1 194 5 view .LVU99
 411              	.LBB9:
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 412              		.loc 1 194 5 view .LVU100
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 413              		.loc 1 194 5 view .LVU101
 414 0084 144B     		ldr	r3, .L23+8
 415 0086 DA69     		ldr	r2, [r3, #28]
 416 0088 42F40032 		orr	r2, r2, #131072
 417 008c DA61     		str	r2, [r3, #28]
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 418              		.loc 1 194 5 view .LVU102
 419 008e DA69     		ldr	r2, [r3, #28]
 420 0090 02F40032 		and	r2, r2, #131072
 421 0094 0292     		str	r2, [sp, #8]
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 13


 194:Core/Src/stm32f1xx_hal_msp.c **** 
 422              		.loc 1 194 5 view .LVU103
 423 0096 029A     		ldr	r2, [sp, #8]
 424              	.LBE9:
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 425              		.loc 1 194 5 view .LVU104
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 426              		.loc 1 196 5 view .LVU105
 427              	.LBB10:
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 428              		.loc 1 196 5 view .LVU106
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 429              		.loc 1 196 5 view .LVU107
 430 0098 9A69     		ldr	r2, [r3, #24]
 431 009a 42F00402 		orr	r2, r2, #4
 432 009e 9A61     		str	r2, [r3, #24]
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 433              		.loc 1 196 5 view .LVU108
 434 00a0 9B69     		ldr	r3, [r3, #24]
 435 00a2 03F00403 		and	r3, r3, #4
 436 00a6 0393     		str	r3, [sp, #12]
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 437              		.loc 1 196 5 view .LVU109
 438 00a8 039B     		ldr	r3, [sp, #12]
 439              	.LBE10:
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 440              		.loc 1 196 5 view .LVU110
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 441              		.loc 1 200 5 view .LVU111
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 442              		.loc 1 200 25 is_stmt 0 view .LVU112
 443 00aa 0423     		movs	r3, #4
 444 00ac 0493     		str	r3, [sp, #16]
 201:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 445              		.loc 1 201 5 is_stmt 1 view .LVU113
 201:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 446              		.loc 1 201 26 is_stmt 0 view .LVU114
 447 00ae 1223     		movs	r3, #18
 448 00b0 0593     		str	r3, [sp, #20]
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(DS18_GPIO_Port, &GPIO_InitStruct);
 449              		.loc 1 202 5 is_stmt 1 view .LVU115
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(DS18_GPIO_Port, &GPIO_InitStruct);
 450              		.loc 1 202 27 is_stmt 0 view .LVU116
 451 00b2 0323     		movs	r3, #3
 452 00b4 0793     		str	r3, [sp, #28]
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 453              		.loc 1 203 5 is_stmt 1 view .LVU117
 454 00b6 04A9     		add	r1, sp, #16
 455 00b8 0848     		ldr	r0, .L23+12
 456              	.LVL25:
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 457              		.loc 1 203 5 is_stmt 0 view .LVU118
 458 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 459              	.LVL26:
 206:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 460              		.loc 1 206 5 is_stmt 1 view .LVU119
 461 00be 0022     		movs	r2, #0
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 14


 462 00c0 1146     		mov	r1, r2
 463 00c2 2620     		movs	r0, #38
 464 00c4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 465              	.LVL27:
 207:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 466              		.loc 1 207 5 view .LVU120
 467 00c8 2620     		movs	r0, #38
 468 00ca FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 469              	.LVL28:
 470              		.loc 1 213 1 is_stmt 0 view .LVU121
 471 00ce A5E7     		b	.L17
 472              	.L24:
 473              		.align	2
 474              	.L23:
 475 00d0 00380140 		.word	1073821696
 476 00d4 00440040 		.word	1073759232
 477 00d8 00100240 		.word	1073876992
 478 00dc 00080140 		.word	1073809408
 479              		.cfi_endproc
 480              	.LFE68:
 482              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 483              		.align	1
 484              		.global	HAL_UART_MspDeInit
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 488              		.fpu softvfp
 490              	HAL_UART_MspDeInit:
 491              	.LVL29:
 492              	.LFB69:
 214:Core/Src/stm32f1xx_hal_msp.c **** 
 215:Core/Src/stm32f1xx_hal_msp.c **** /**
 216:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 217:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 218:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 219:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 220:Core/Src/stm32f1xx_hal_msp.c **** */
 221:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 222:Core/Src/stm32f1xx_hal_msp.c **** {
 493              		.loc 1 222 1 is_stmt 1 view -0
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 497              		.loc 1 222 1 is_stmt 0 view .LVU123
 498 0000 08B5     		push	{r3, lr}
 499              	.LCFI11:
 500              		.cfi_def_cfa_offset 8
 501              		.cfi_offset 3, -8
 502              		.cfi_offset 14, -4
 223:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 503              		.loc 1 223 3 is_stmt 1 view .LVU124
 504              		.loc 1 223 11 is_stmt 0 view .LVU125
 505 0002 0368     		ldr	r3, [r0]
 506              		.loc 1 223 5 view .LVU126
 507 0004 114A     		ldr	r2, .L31
 508 0006 9342     		cmp	r3, r2
 509 0008 03D0     		beq	.L29
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 15


 224:Core/Src/stm32f1xx_hal_msp.c ****   {
 225:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 227:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 228:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 229:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 230:Core/Src/stm32f1xx_hal_msp.c **** 
 231:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 232:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 233:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 234:Core/Src/stm32f1xx_hal_msp.c ****     */
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 237:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 238:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 239:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 240:Core/Src/stm32f1xx_hal_msp.c **** 
 241:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 242:Core/Src/stm32f1xx_hal_msp.c ****   }
 243:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 510              		.loc 1 243 8 is_stmt 1 view .LVU127
 511              		.loc 1 243 10 is_stmt 0 view .LVU128
 512 000a 114A     		ldr	r2, .L31+4
 513 000c 9342     		cmp	r3, r2
 514 000e 0FD0     		beq	.L30
 515              	.LVL30:
 516              	.L25:
 244:Core/Src/stm32f1xx_hal_msp.c ****   {
 245:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 247:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 248:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 249:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 250:Core/Src/stm32f1xx_hal_msp.c **** 
 251:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 252:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 253:Core/Src/stm32f1xx_hal_msp.c ****     */
 254:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(DS18_GPIO_Port, DS18_Pin);
 255:Core/Src/stm32f1xx_hal_msp.c **** 
 256:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 257:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 258:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 259:Core/Src/stm32f1xx_hal_msp.c **** 
 260:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 261:Core/Src/stm32f1xx_hal_msp.c ****   }
 262:Core/Src/stm32f1xx_hal_msp.c **** 
 263:Core/Src/stm32f1xx_hal_msp.c **** }
 517              		.loc 1 263 1 view .LVU129
 518 0010 08BD     		pop	{r3, pc}
 519              	.LVL31:
 520              	.L29:
 229:Core/Src/stm32f1xx_hal_msp.c **** 
 521              		.loc 1 229 5 is_stmt 1 view .LVU130
 522 0012 02F55842 		add	r2, r2, #55296
 523 0016 9369     		ldr	r3, [r2, #24]
 524 0018 23F48043 		bic	r3, r3, #16384
 525 001c 9361     		str	r3, [r2, #24]
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 16


 235:Core/Src/stm32f1xx_hal_msp.c **** 
 526              		.loc 1 235 5 view .LVU131
 527 001e 4FF4C061 		mov	r1, #1536
 528 0022 0C48     		ldr	r0, .L31+8
 529              	.LVL32:
 235:Core/Src/stm32f1xx_hal_msp.c **** 
 530              		.loc 1 235 5 is_stmt 0 view .LVU132
 531 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 532              	.LVL33:
 238:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 533              		.loc 1 238 5 is_stmt 1 view .LVU133
 534 0028 2520     		movs	r0, #37
 535 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 536              	.LVL34:
 537 002e EFE7     		b	.L25
 538              	.LVL35:
 539              	.L30:
 249:Core/Src/stm32f1xx_hal_msp.c **** 
 540              		.loc 1 249 5 view .LVU134
 541 0030 02F5E632 		add	r2, r2, #117760
 542 0034 D369     		ldr	r3, [r2, #28]
 543 0036 23F40033 		bic	r3, r3, #131072
 544 003a D361     		str	r3, [r2, #28]
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 545              		.loc 1 254 5 view .LVU135
 546 003c 0421     		movs	r1, #4
 547 003e 0548     		ldr	r0, .L31+8
 548              	.LVL36:
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 549              		.loc 1 254 5 is_stmt 0 view .LVU136
 550 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 551              	.LVL37:
 257:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 552              		.loc 1 257 5 is_stmt 1 view .LVU137
 553 0044 2620     		movs	r0, #38
 554 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 555              	.LVL38:
 556              		.loc 1 263 1 is_stmt 0 view .LVU138
 557 004a E1E7     		b	.L25
 558              	.L32:
 559              		.align	2
 560              	.L31:
 561 004c 00380140 		.word	1073821696
 562 0050 00440040 		.word	1073759232
 563 0054 00080140 		.word	1073809408
 564              		.cfi_endproc
 565              	.LFE69:
 567              		.text
 568              	.Letext0:
 569              		.file 2 "c:\\users\\user\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpac
 570              		.file 3 "c:\\users\\user\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpac
 571              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 572              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 573              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 574              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 575              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 576              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 17


 577              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 578              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\user\AppData\Local\Temp\ccR3thnW.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:16     .text.HAL_MspInit:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:91     .text.HAL_MspInit:000000000000003c $d
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:97     .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:104    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:207    .text.HAL_ADC_MspInit:0000000000000068 $d
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:213    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:220    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:267    .text.HAL_ADC_MspDeInit:0000000000000028 $d
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:274    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:281    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:475    .text.HAL_UART_MspInit:00000000000000d0 $d
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:483    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:490    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\user\AppData\Local\Temp\ccR3thnW.s:561    .text.HAL_UART_MspDeInit:000000000000004c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
