<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4182" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4182{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4182{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4182{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4182{left:69px;bottom:307px;letter-spacing:-0.09px;}
#t5_4182{left:154px;bottom:307px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_4182{left:69px;bottom:285px;letter-spacing:-0.18px;word-spacing:-0.56px;}
#t7_4182{left:69px;bottom:268px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t8_4182{left:69px;bottom:251px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_4182{left:69px;bottom:234px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#ta_4182{left:69px;bottom:218px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tb_4182{left:69px;bottom:201px;letter-spacing:-0.13px;}
#tc_4182{left:69px;bottom:178px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#td_4182{left:69px;bottom:161px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#te_4182{left:69px;bottom:138px;letter-spacing:-0.19px;word-spacing:-1.18px;}
#tf_4182{left:69px;bottom:121px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#tg_4182{left:84px;bottom:1039px;letter-spacing:-0.13px;}
#th_4182{left:139px;bottom:1039px;letter-spacing:-0.16px;}
#ti_4182{left:232px;bottom:1039px;}
#tj_4182{left:300px;bottom:1039px;letter-spacing:-0.12px;}
#tk_4182{left:300px;bottom:1022px;letter-spacing:-0.13px;}
#tl_4182{left:300px;bottom:1001px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tm_4182{left:300px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_4182{left:300px;bottom:962px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#to_4182{left:300px;bottom:946px;letter-spacing:-0.11px;}
#tp_4182{left:300px;bottom:924px;letter-spacing:-0.13px;}
#tq_4182{left:300px;bottom:907px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tr_4182{left:300px;bottom:891px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_4182{left:300px;bottom:869px;letter-spacing:-0.12px;}
#tt_4182{left:300px;bottom:848px;letter-spacing:-0.12px;}
#tu_4182{left:84px;bottom:823px;letter-spacing:-0.13px;}
#tv_4182{left:139px;bottom:823px;letter-spacing:-0.16px;}
#tw_4182{left:232px;bottom:823px;}
#tx_4182{left:300px;bottom:823px;letter-spacing:-0.12px;}
#ty_4182{left:300px;bottom:807px;letter-spacing:-0.13px;}
#tz_4182{left:300px;bottom:785px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t10_4182{left:300px;bottom:764px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_4182{left:300px;bottom:747px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t12_4182{left:300px;bottom:730px;letter-spacing:-0.11px;}
#t13_4182{left:300px;bottom:709px;letter-spacing:-0.13px;}
#t14_4182{left:300px;bottom:692px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t15_4182{left:300px;bottom:675px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t16_4182{left:300px;bottom:654px;letter-spacing:-0.12px;}
#t17_4182{left:300px;bottom:632px;letter-spacing:-0.12px;}
#t18_4182{left:84px;bottom:608px;letter-spacing:-0.13px;}
#t19_4182{left:139px;bottom:608px;letter-spacing:-0.15px;}
#t1a_4182{left:232px;bottom:608px;}
#t1b_4182{left:300px;bottom:608px;letter-spacing:-0.11px;}
#t1c_4182{left:300px;bottom:591px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_4182{left:93px;bottom:567px;letter-spacing:-0.15px;}
#t1e_4182{left:139px;bottom:567px;letter-spacing:-0.14px;}
#t1f_4182{left:232px;bottom:567px;}
#t1g_4182{left:300px;bottom:567px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_4182{left:300px;bottom:545px;letter-spacing:-0.11px;}
#t1i_4182{left:300px;bottom:524px;letter-spacing:-0.12px;word-spacing:-0.33px;}
#t1j_4182{left:300px;bottom:507px;letter-spacing:-0.11px;}
#t1k_4182{left:93px;bottom:483px;letter-spacing:-0.19px;}
#t1l_4182{left:139px;bottom:483px;letter-spacing:-0.13px;}
#t1m_4182{left:139px;bottom:466px;letter-spacing:-0.14px;}
#t1n_4182{left:232px;bottom:483px;}
#t1o_4182{left:300px;bottom:483px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_4182{left:300px;bottom:466px;letter-spacing:-0.12px;}
#t1q_4182{left:300px;bottom:444px;letter-spacing:-0.12px;}
#t1r_4182{left:300px;bottom:423px;letter-spacing:-0.12px;}
#t1s_4182{left:615px;bottom:423px;letter-spacing:-0.1px;}
#t1t_4182{left:637px;bottom:423px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1u_4182{left:84px;bottom:399px;letter-spacing:-0.13px;}
#t1v_4182{left:139px;bottom:399px;letter-spacing:-0.15px;}
#t1w_4182{left:232px;bottom:399px;}
#t1x_4182{left:300px;bottom:399px;letter-spacing:-0.11px;}
#t1y_4182{left:300px;bottom:382px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1z_4182{left:84px;bottom:357px;letter-spacing:-0.13px;}
#t20_4182{left:139px;bottom:357px;letter-spacing:-0.15px;}
#t21_4182{left:232px;bottom:357px;}
#t22_4182{left:300px;bottom:357px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_4182{left:318px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t24_4182{left:76px;bottom:1063px;letter-spacing:-0.14px;}
#t25_4182{left:151px;bottom:1063px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t26_4182{left:233px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t27_4182{left:524px;bottom:1063px;letter-spacing:-0.12px;word-spacing:0.06px;}

.s1_4182{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4182{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4182{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4182{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4182{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4182{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4182{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4182" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4182Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4182" style="-webkit-user-select: none;"><object width="935" height="1210" data="4182/4182.svg" type="image/svg+xml" id="pdf4182" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4182" class="t s1_4182">33-20 </span><span id="t2_4182" class="t s1_4182">Vol. 3C </span>
<span id="t3_4182" class="t s2_4182">INTELÂ® PROCESSOR TRACE </span>
<span id="t4_4182" class="t s3_4182">33.2.8.3 </span><span id="t5_4182" class="t s3_4182">Enabling and Disabling Packet Generation with TraceEn </span>
<span id="t6_4182" class="t s4_4182">When TraceEn transitions from 0 to 1, Intel Processor Trace is enabled, and a series of packets may be generated. </span>
<span id="t7_4182" class="t s4_4182">These packets help ensure that the decoder is aware of the state of the processor when the trace begins, and that </span>
<span id="t8_4182" class="t s4_4182">it can keep track of any timing or state changes that may have occurred while packet generation was disabled. A </span>
<span id="t9_4182" class="t s4_4182">full PSB+ (see Section 33.4.2.17) will be generated if IA32_RTIT_STATUS.PacketByteCnt=0, and may be gener- </span>
<span id="ta_4182" class="t s4_4182">ated in other cases as well. Otherwise, timing packets will be generated, including TSC, TMA, and CBR (see Section </span>
<span id="tb_4182" class="t s4_4182">33.4.1.1). </span>
<span id="tc_4182" class="t s4_4182">In addition to the packets discussed above, if and when PacketEn (Section 33.2.6.1) transitions from 0 to 1 (which </span>
<span id="td_4182" class="t s4_4182">may happen immediately, depending on filtering settings), a TIP.PGE packet (Section 33.4.2.3) will be generated. </span>
<span id="te_4182" class="t s4_4182">When TraceEn is set, the processor may read ToPA entries from memory and cache them internally. For this reason, </span>
<span id="tf_4182" class="t s4_4182">software should disable packet generation before making modifications to the ToPA tables (or changing the config- </span>
<span id="tg_4182" class="t s5_4182">43:40 </span><span id="th_4182" class="t s5_4182">ADDR2_CFG </span><span id="ti_4182" class="t s5_4182">0 </span><span id="tj_4182" class="t s5_4182">Configures the base/limit register pair IA32_RTIT_ADDR2_A/B based on the following </span>
<span id="tk_4182" class="t s5_4182">encodings: </span>
<span id="tl_4182" class="t s5_4182">0: ADDR2 range unused. </span>
<span id="tm_4182" class="t s5_4182">1: The [IA32_RTIT_ADDR2_A..IA32_RTIT_ADDR2_B] range defines a FilterEn range. FilterEn </span>
<span id="tn_4182" class="t s5_4182">will only be set when the IP is within this range, though other FilterEn ranges can additionally </span>
<span id="to_4182" class="t s5_4182">be used. See Section 33.2.5.3 for details on IP filtering. </span>
<span id="tp_4182" class="t s5_4182">2: The [IA32_RTIT_ADDR2_A..IA32_RTIT_ADDR2_B] range defines a TraceStop range. </span>
<span id="tq_4182" class="t s5_4182">TraceStop will be asserted if code branches into this range. See Section 33.4.2.10 for details </span>
<span id="tr_4182" class="t s5_4182">on TraceStop. </span>
<span id="ts_4182" class="t s5_4182">3..15: Reserved (#GP). </span>
<span id="tt_4182" class="t s5_4182">This field is reserved if CPUID.(EAX=14H, ECX=1):EBX.RANGECNT[2:0] &lt; 3. </span>
<span id="tu_4182" class="t s5_4182">47:44 </span><span id="tv_4182" class="t s5_4182">ADDR3_CFG </span><span id="tw_4182" class="t s5_4182">0 </span><span id="tx_4182" class="t s5_4182">Configures the base/limit register pair IA32_RTIT_ADDR3_A/B based on the following </span>
<span id="ty_4182" class="t s5_4182">encodings: </span>
<span id="tz_4182" class="t s5_4182">0: ADDR3 range unused. </span>
<span id="t10_4182" class="t s5_4182">1: The [IA32_RTIT_ADDR3_A..IA32_RTIT_ADDR3_B] range defines a FilterEn range. FilterEn </span>
<span id="t11_4182" class="t s5_4182">will only be set when the IP is within this range, though other FilterEn ranges can additionally </span>
<span id="t12_4182" class="t s5_4182">be used. See Section 33.2.5.3 for details on IP filtering. </span>
<span id="t13_4182" class="t s5_4182">2: The [IA32_RTIT_ADDR3_A..IA32_RTIT_ADDR3_B] range defines a TraceStop range. </span>
<span id="t14_4182" class="t s5_4182">TraceStop will be asserted if code branches into this range. See Section 33.4.2.10 for details </span>
<span id="t15_4182" class="t s5_4182">on TraceStop. </span>
<span id="t16_4182" class="t s5_4182">3..15: Reserved (#GP). </span>
<span id="t17_4182" class="t s5_4182">This field is reserved if CPUID.(EAX=14H, ECX=1):EBX.RANGECNT[2:0] &lt; 4. </span>
<span id="t18_4182" class="t s5_4182">54:48 </span><span id="t19_4182" class="t s5_4182">Reserved </span><span id="t1a_4182" class="t s5_4182">0 </span><span id="t1b_4182" class="t s5_4182">Reserved only for future trace content enables, or address filtering configuration enables. </span>
<span id="t1c_4182" class="t s5_4182">Must be 0. </span>
<span id="t1d_4182" class="t s5_4182">55 </span><span id="t1e_4182" class="t s5_4182">DisTNT </span><span id="t1f_4182" class="t s5_4182">0 </span><span id="t1g_4182" class="t s5_4182">0: Include TNT packets in control flow trace. </span>
<span id="t1h_4182" class="t s5_4182">1: Omit TNT packets from control flow trace. </span>
<span id="t1i_4182" class="t s5_4182">This bit is reserved when CPUID.(EAX=14H, ECX=0):EBX[bit 8] (âTNT Disable Supportedâ) is 0. </span>
<span id="t1j_4182" class="t s5_4182">SeeSection 33.3.9 for details. </span>
<span id="t1k_4182" class="t s5_4182">56 </span><span id="t1l_4182" class="t s5_4182">InjectPsbPmi </span>
<span id="t1m_4182" class="t s5_4182">OnEnable </span>
<span id="t1n_4182" class="t s5_4182">0 </span><span id="t1o_4182" class="t s5_4182">1: Enables use of IA32_RTIT_STATUS bits PendPSB[6] and PendTopaPMI[7], see Section </span>
<span id="t1p_4182" class="t s5_4182">33.2.8.4, âIA32_RTIT_STATUS MSR,â for behavior of these bits. </span>
<span id="t1q_4182" class="t s5_4182">0: IA32_RTIT_STATUS bits 6 and 7 are ignored. </span>
<span id="t1r_4182" class="t s5_4182">This field is reserved if CPUID.(EAX=14H, ECX=0):EBX[</span><span id="t1s_4182" class="t s4_4182">bit </span><span id="t1t_4182" class="t s5_4182">6] = 0. </span>
<span id="t1u_4182" class="t s5_4182">59:57 </span><span id="t1v_4182" class="t s5_4182">Reserved </span><span id="t1w_4182" class="t s5_4182">0 </span><span id="t1x_4182" class="t s5_4182">Reserved only for future trace content enables, or address filtering configuration enables. </span>
<span id="t1y_4182" class="t s5_4182">Must be 0. </span>
<span id="t1z_4182" class="t s5_4182">63:60 </span><span id="t20_4182" class="t s5_4182">Reserved </span><span id="t21_4182" class="t s5_4182">0 </span><span id="t22_4182" class="t s5_4182">Must be 0. </span>
<span id="t23_4182" class="t s6_4182">Table 33-6. IA32_RTIT_CTL MSR (Contd.) </span>
<span id="t24_4182" class="t s7_4182">Position </span><span id="t25_4182" class="t s7_4182">Bit Name </span><span id="t26_4182" class="t s7_4182">At Reset </span><span id="t27_4182" class="t s7_4182">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
