{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567710983019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567710983019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 05 16:16:22 2019 " "Processing started: Thu Sep 05 16:16:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567710983019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567710983019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema1 -c problema1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema1 -c problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567710983019 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1567710983785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/problema1.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/problema1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1 " "Found entity 1: Problema1" {  } { { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710983940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710983940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_irq_mapper " "Found entity 1: Problema1_irq_mapper" {  } { { "Problema1/synthesis/submodules/Problema1_irq_mapper.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710983948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710983948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file problema1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710983955 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710983955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710983955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_rsp_xbar_mux " "Found entity 1: Problema1_rsp_xbar_mux" {  } { { "Problema1/synthesis/submodules/Problema1_rsp_xbar_mux.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710983958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710983958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_rsp_xbar_demux " "Found entity 1: Problema1_rsp_xbar_demux" {  } { { "Problema1/synthesis/submodules/Problema1_rsp_xbar_demux.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710983968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710983968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_cmd_xbar_mux " "Found entity 1: Problema1_cmd_xbar_mux" {  } { { "Problema1/synthesis/submodules/Problema1_cmd_xbar_mux.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710983973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710983973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_cmd_xbar_demux " "Found entity 1: Problema1_cmd_xbar_demux" {  } { { "Problema1/synthesis/submodules/Problema1_cmd_xbar_demux.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710983978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710983978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Problema1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710983988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710983988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Problema1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710983996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710983996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Problema1_id_router.sv(48) " "Verilog HDL Declaration information at Problema1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567710983996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Problema1_id_router.sv(49) " "Verilog HDL Declaration information at Problema1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567710983996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file problema1/synthesis/submodules/problema1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_id_router_default_decode " "Found entity 1: Problema1_id_router_default_decode" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710983996 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1_id_router " "Found entity 2: Problema1_id_router" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710983996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710983996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Problema1_addr_router.sv(48) " "Verilog HDL Declaration information at Problema1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567710984007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Problema1_addr_router.sv(49) " "Verilog HDL Declaration information at Problema1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567710984007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file problema1/synthesis/submodules/problema1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_addr_router_default_decode " "Found entity 1: Problema1_addr_router_default_decode" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984007 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1_addr_router " "Found entity 2: Problema1_addr_router" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Problema1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Problema1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Problema1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Problema1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Problema1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Problema1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "Problema1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect " "Found entity 1: Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "Problema1/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/top.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Problema1/synthesis/submodules/top.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/object.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/object.v" { { "Info" "ISGN_ENTITY_NAME" "1 object " "Found entity 1: object" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file problema1/synthesis/submodules/problema1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_jtag_uart_0_sim_scfifo_w " "Found entity 1: Problema1_jtag_uart_0_sim_scfifo_w" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984111 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1_jtag_uart_0_scfifo_w " "Found entity 2: Problema1_jtag_uart_0_scfifo_w" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984111 ""} { "Info" "ISGN_ENTITY_NAME" "3 Problema1_jtag_uart_0_sim_scfifo_r " "Found entity 3: Problema1_jtag_uart_0_sim_scfifo_r" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984111 ""} { "Info" "ISGN_ENTITY_NAME" "4 Problema1_jtag_uart_0_scfifo_r " "Found entity 4: Problema1_jtag_uart_0_scfifo_r" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984111 ""} { "Info" "ISGN_ENTITY_NAME" "5 Problema1_jtag_uart_0 " "Found entity 5: Problema1_jtag_uart_0" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/lcd_controll.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/lcd_controll.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controll " "Found entity 1: LCD_Controll" {  } { { "Problema1/synthesis/submodules/LCD_Controll.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/LCD_Controll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_onchip_memory2_0 " "Found entity 1: Problema1_onchip_memory2_0" {  } { { "Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_botoes.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_botoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_Botoes " "Found entity 1: Problema1_Botoes" {  } { { "Problema1/synthesis/submodules/Problema1_Botoes.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_Botoes.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_register_bank_a_module " "Found entity 1: Problema1_nios2_qsys_0_register_bank_a_module" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1_nios2_qsys_0_register_bank_b_module " "Found entity 2: Problema1_nios2_qsys_0_register_bank_b_module" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "3 Problema1_nios2_qsys_0_nios2_oci_debug " "Found entity 3: Problema1_nios2_qsys_0_nios2_oci_debug" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "4 Problema1_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: Problema1_nios2_qsys_0_ociram_sp_ram_module" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "5 Problema1_nios2_qsys_0_nios2_ocimem " "Found entity 5: Problema1_nios2_qsys_0_nios2_ocimem" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "6 Problema1_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: Problema1_nios2_qsys_0_nios2_avalon_reg" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "7 Problema1_nios2_qsys_0_nios2_oci_break " "Found entity 7: Problema1_nios2_qsys_0_nios2_oci_break" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "8 Problema1_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: Problema1_nios2_qsys_0_nios2_oci_xbrk" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "9 Problema1_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: Problema1_nios2_qsys_0_nios2_oci_dbrk" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "10 Problema1_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: Problema1_nios2_qsys_0_nios2_oci_itrace" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "11 Problema1_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: Problema1_nios2_qsys_0_nios2_oci_td_mode" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "12 Problema1_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: Problema1_nios2_qsys_0_nios2_oci_dtrace" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "13 Problema1_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: Problema1_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "14 Problema1_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: Problema1_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "15 Problema1_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: Problema1_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "16 Problema1_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: Problema1_nios2_qsys_0_nios2_oci_fifo" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "17 Problema1_nios2_qsys_0_nios2_oci_pib " "Found entity 17: Problema1_nios2_qsys_0_nios2_oci_pib" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "18 Problema1_nios2_qsys_0_nios2_oci_im " "Found entity 18: Problema1_nios2_qsys_0_nios2_oci_im" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "19 Problema1_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: Problema1_nios2_qsys_0_nios2_performance_monitors" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "20 Problema1_nios2_qsys_0_nios2_oci " "Found entity 20: Problema1_nios2_qsys_0_nios2_oci" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""} { "Info" "ISGN_ENTITY_NAME" "21 Problema1_nios2_qsys_0 " "Found entity 21: Problema1_nios2_qsys_0" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: Problema1_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: Problema1_nios2_qsys_0_jtag_debug_module_tck" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: Problema1_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_oci_test_bench " "Found entity 1: Problema1_nios2_qsys_0_oci_test_bench" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_test_bench " "Found entity 1: Problema1_nios2_qsys_0_test_bench" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710984210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710984210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_ative vga640x480.v(38) " "Verilog HDL Implicit Net warning at vga640x480.v(38): created implicit net for \"out_ative\"" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1567710984210 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Problema1_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at Problema1_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567710984227 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Problema1_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at Problema1_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567710984227 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Problema1_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at Problema1_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567710984231 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Problema1_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at Problema1_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567710984237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Problema1 " "Elaborating entity \"Problema1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567710984508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0 Problema1_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"Problema1_nios2_qsys_0\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710984917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_test_bench Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_test_bench:the_Problema1_nios2_qsys_0_test_bench " "Elaborating entity \"Problema1_nios2_qsys_0_test_bench\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_test_bench:the_Problema1_nios2_qsys_0_test_bench\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_test_bench" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 3844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710984940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_register_bank_a_module Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a " "Elaborating entity \"Problema1_nios2_qsys_0_register_bank_a_module\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_register_bank_a" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 4342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710984947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Problema1_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"Problema1_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985027 ""}  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567710985027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55h1 " "Found entity 1: altsyncram_55h1" {  } { { "db/altsyncram_55h1.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/altsyncram_55h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710985161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710985161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55h1 Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_55h1:auto_generated " "Elaborating entity \"altsyncram_55h1\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_55h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_register_bank_b_module Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b " "Elaborating entity \"Problema1_nios2_qsys_0_register_bank_b_module\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_register_bank_b" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 4363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Problema1_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"Problema1_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985279 ""}  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567710985279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_65h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_65h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_65h1 " "Found entity 1: altsyncram_65h1" {  } { { "db/altsyncram_65h1.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/altsyncram_65h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710985410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710985410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_65h1 Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_65h1:auto_generated " "Elaborating entity \"altsyncram_65h1\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_65h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 4844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_debug Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567710985559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985559 ""}  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567710985559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_ocimem Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_ocimem\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_ociram_sp_ram_module Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"Problema1_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567710985600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Problema1_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"Problema1_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985600 ""}  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567710985600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9i81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9i81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9i81 " "Found entity 1: altsyncram_9i81" {  } { { "db/altsyncram_9i81.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/altsyncram_9i81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710985727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710985727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9i81 Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9i81:auto_generated " "Elaborating entity \"altsyncram_9i81\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem\|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9i81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_avalon_reg Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_avalon_reg:the_Problema1_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_avalon_reg:the_Problema1_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_break Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_break:the_Problema1_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_break\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_break:the_Problema1_nios2_qsys_0_nios2_oci_break\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_xbrk Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_xbrk:the_Problema1_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_xbrk:the_Problema1_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_dbrk Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_dbrk:the_Problema1_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_dbrk:the_Problema1_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_itrace Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_itrace:the_Problema1_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_itrace:the_Problema1_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_dtrace Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_dtrace:the_Problema1_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_dtrace:the_Problema1_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_td_mode Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_dtrace:the_Problema1_nios2_qsys_0_nios2_oci_dtrace\|Problema1_nios2_qsys_0_nios2_oci_td_mode:Problema1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_dtrace:the_Problema1_nios2_qsys_0_nios2_oci_dtrace\|Problema1_nios2_qsys_0_nios2_oci_td_mode:Problema1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_fifo Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_compute_tm_count Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_nios2_oci_compute_tm_count:Problema1_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_nios2_oci_compute_tm_count:Problema1_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_fifowp_inc Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_nios2_oci_fifowp_inc:Problema1_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_nios2_oci_fifowp_inc:Problema1_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_fifocount_inc Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_nios2_oci_fifocount_inc:Problema1_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_nios2_oci_fifocount_inc:Problema1_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "Problema1_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_oci_test_bench Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_oci_test_bench:the_Problema1_nios2_qsys_0_oci_test_bench " "Elaborating entity \"Problema1_nios2_qsys_0_oci_test_bench\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo\|Problema1_nios2_qsys_0_oci_test_bench:the_Problema1_nios2_qsys_0_oci_test_bench\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_oci_test_bench" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_pib Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_pib:the_Problema1_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_pib:the_Problema1_nios2_qsys_0_nios2_oci_pib\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_nios2_oci_im Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_im:the_Problema1_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"Problema1_nios2_qsys_0_nios2_oci_im\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_nios2_oci_im:the_Problema1_nios2_qsys_0_nios2_oci_im\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_jtag_debug_module_wrapper Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"Problema1_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_jtag_debug_module_tck Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|Problema1_nios2_qsys_0_jtag_debug_module_tck:the_Problema1_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"Problema1_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|Problema1_nios2_qsys_0_jtag_debug_module_tck:the_Problema1_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_Problema1_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_jtag_debug_module_sysclk Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|Problema1_nios2_qsys_0_jtag_debug_module_sysclk:the_Problema1_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"Problema1_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|Problema1_nios2_qsys_0_jtag_debug_module_sysclk:the_Problema1_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_Problema1_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710985978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "Problema1_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567710986031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986031 ""}  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567710986031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Problema1_nios2_qsys_0:nios2_qsys_0\|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci\|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_Botoes Problema1_Botoes:botoes " "Elaborating entity \"Problema1_Botoes\" for hierarchy \"Problema1_Botoes:botoes\"" {  } { { "Problema1/synthesis/Problema1.v" "botoes" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_onchip_memory2_0 Problema1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Problema1_onchip_memory2_0\" for hierarchy \"Problema1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Problema1/synthesis/Problema1.v" "onchip_memory2_0" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567710986066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Problema1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Problema1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986066 ""}  } { { "Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567710986066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_37d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_37d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_37d1 " "Found entity 1: altsyncram_37d1" {  } { { "db/altsyncram_37d1.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/altsyncram_37d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710986210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710986210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_37d1 Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_37d1:auto_generated " "Elaborating entity \"altsyncram_37d1\" for hierarchy \"Problema1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_37d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controll LCD_Controll:lcd_controller_0 " "Elaborating entity \"LCD_Controll\" for hierarchy \"LCD_Controll:lcd_controller_0\"" {  } { { "Problema1/synthesis/Problema1.v" "lcd_controller_0" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_jtag_uart_0 Problema1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Problema1_jtag_uart_0\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\"" {  } { { "Problema1/synthesis/Problema1.v" "jtag_uart_0" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_jtag_uart_0_scfifo_w Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w " "Elaborating entity \"Problema1_jtag_uart_0_scfifo_w\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\"" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "the_Problema1_jtag_uart_0_scfifo_w" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "wfifo" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567710986437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986437 ""}  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567710986437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710986558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710986558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710986588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710986588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710986618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710986618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710986738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710986738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710986864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710986864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710986990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710986990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710986994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567710987127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567710987127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_jtag_uart_0_scfifo_r Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_r:the_Problema1_jtag_uart_0_scfifo_r " "Elaborating entity \"Problema1_jtag_uart_0_scfifo_r\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|Problema1_jtag_uart_0_scfifo_r:the_Problema1_jtag_uart_0_scfifo_r\"" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "the_Problema1_jtag_uart_0_scfifo_r" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Problema1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Problema1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "Problema1_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Problema1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567710987407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Problema1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987407 ""}  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567710987407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:vga_0 " "Elaborating entity \"top\" for hierarchy \"top:vga_0\"" {  } { { "Problema1/synthesis/Problema1.v" "vga_0" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(75) " "Verilog HDL assignment warning at top.v(75): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/top.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987421 "|Problema1|top:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(76) " "Verilog HDL assignment warning at top.v(76): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/top.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987421 "|Problema1|top:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(77) " "Verilog HDL assignment warning at top.v(77): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/top.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987421 "|Problema1|top:vga_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640x480 top:vga_0\|vga640x480:display " "Elaborating entity \"vga640x480\" for hierarchy \"top:vga_0\|vga640x480:display\"" {  } { { "Problema1/synthesis/submodules/top.v" "display" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987427 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_ative vga640x480.v(38) " "Verilog HDL or VHDL warning at vga640x480.v(38): object \"out_ative\" assigned a value but never read" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1567710987427 "|Problema1|top:vga_0|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(31) " "Verilog HDL assignment warning at vga640x480.v(31): truncated value with size 32 to match size of target (10)" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987427 "|Problema1|top:vga_0|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga640x480.v(32) " "Verilog HDL assignment warning at vga640x480.v(32): truncated value with size 32 to match size of target (9)" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987427 "|Problema1|top:vga_0|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(58) " "Verilog HDL assignment warning at vga640x480.v(58): truncated value with size 32 to match size of target (10)" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987427 "|Problema1|top:vga_0|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(61) " "Verilog HDL assignment warning at vga640x480.v(61): truncated value with size 32 to match size of target (10)" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987427 "|Problema1|top:vga_0|vga640x480:display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_active vga640x480.v(8) " "Output port \"out_active\" at vga640x480.v(8) has no driver" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1567710987427 "|Problema1|top:vga_0|vga640x480:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object top:vga_0\|object:left_bar_anim " "Elaborating entity \"object\" for hierarchy \"top:vga_0\|object:left_bar_anim\"" {  } { { "Problema1/synthesis/submodules/top.v" "left_bar_anim" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(23) " "Verilog HDL assignment warning at object.v(23): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(24) " "Verilog HDL assignment warning at object.v(24): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(25) " "Verilog HDL assignment warning at object.v(25): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(26) " "Verilog HDL assignment warning at object.v(26): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(29) " "Verilog HDL assignment warning at object.v(29): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(30) " "Verilog HDL assignment warning at object.v(30): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(31) " "Verilog HDL assignment warning at object.v(31): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(32) " "Verilog HDL assignment warning at object.v(32): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(36) " "Verilog HDL assignment warning at object.v(36): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(37) " "Verilog HDL assignment warning at object.v(37): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(38) " "Verilog HDL assignment warning at object.v(38): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(39) " "Verilog HDL assignment warning at object.v(39): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(50) " "Verilog HDL assignment warning at object.v(50): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(52) " "Verilog HDL assignment warning at object.v(52): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987441 "|Problema1|top:vga_0|object:left_bar_anim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object top:vga_0\|object:right_bar_anim " "Elaborating entity \"object\" for hierarchy \"top:vga_0\|object:right_bar_anim\"" {  } { { "Problema1/synthesis/submodules/top.v" "right_bar_anim" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(23) " "Verilog HDL assignment warning at object.v(23): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987536 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(24) " "Verilog HDL assignment warning at object.v(24): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987536 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(25) " "Verilog HDL assignment warning at object.v(25): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987536 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(26) " "Verilog HDL assignment warning at object.v(26): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987536 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(29) " "Verilog HDL assignment warning at object.v(29): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987536 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(30) " "Verilog HDL assignment warning at object.v(30): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987536 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(31) " "Verilog HDL assignment warning at object.v(31): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987541 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(32) " "Verilog HDL assignment warning at object.v(32): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987541 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(36) " "Verilog HDL assignment warning at object.v(36): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987541 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(37) " "Verilog HDL assignment warning at object.v(37): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987541 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(38) " "Verilog HDL assignment warning at object.v(38): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987541 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(39) " "Verilog HDL assignment warning at object.v(39): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987541 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(50) " "Verilog HDL assignment warning at object.v(50): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987541 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(52) " "Verilog HDL assignment warning at object.v(52): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987541 "|Problema1|top:vga_0|object:right_bar_anim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object top:vga_0\|object:ball_anim " "Elaborating entity \"object\" for hierarchy \"top:vga_0\|object:ball_anim\"" {  } { { "Problema1/synthesis/submodules/top.v" "ball_anim" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(23) " "Verilog HDL assignment warning at object.v(23): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987580 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(24) " "Verilog HDL assignment warning at object.v(24): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987580 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(25) " "Verilog HDL assignment warning at object.v(25): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987580 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(26) " "Verilog HDL assignment warning at object.v(26): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987580 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(29) " "Verilog HDL assignment warning at object.v(29): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987580 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(30) " "Verilog HDL assignment warning at object.v(30): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987580 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(31) " "Verilog HDL assignment warning at object.v(31): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987587 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(32) " "Verilog HDL assignment warning at object.v(32): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987587 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(36) " "Verilog HDL assignment warning at object.v(36): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987587 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(37) " "Verilog HDL assignment warning at object.v(37): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987587 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(38) " "Verilog HDL assignment warning at object.v(38): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987588 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 object.v(39) " "Verilog HDL assignment warning at object.v(39): truncated value with size 32 to match size of target (1)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987588 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(44) " "Verilog HDL assignment warning at object.v(44): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987588 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(46) " "Verilog HDL assignment warning at object.v(46): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987588 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(50) " "Verilog HDL assignment warning at object.v(50): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987588 "|Problema1|top:vga_0|object:ball_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 object.v(52) " "Verilog HDL assignment warning at object.v(52): truncated value with size 32 to match size of target (12)" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987588 "|Problema1|top:vga_0|object:ball_anim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_custom_instruction_master_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987625 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(50) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(50) has no driver" {  } { { "Problema1/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_master_translator.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1567710987631 "|Problema1|altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect\" for hierarchy \"Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_custom_instruction_master_multi_xconnect" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(123) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(123): truncated value with size 32 to match size of target (2)" {  } { { "Problema1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_slave_translator.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987643 "|Problema1|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(129) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(129): truncated value with size 32 to match size of target (2)" {  } { { "Problema1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_slave_translator.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987643 "|Problema1|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "Problema1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567710987643 "|Problema1|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:botoes_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:botoes_s1_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "botoes_s1_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Problema1/synthesis/Problema1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Problema1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Problema1/synthesis/Problema1.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_addr_router Problema1_addr_router:addr_router " "Elaborating entity \"Problema1_addr_router\" for hierarchy \"Problema1_addr_router:addr_router\"" {  } { { "Problema1/synthesis/Problema1.v" "addr_router" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_addr_router_default_decode Problema1_addr_router:addr_router\|Problema1_addr_router_default_decode:the_default_decode " "Elaborating entity \"Problema1_addr_router_default_decode\" for hierarchy \"Problema1_addr_router:addr_router\|Problema1_addr_router_default_decode:the_default_decode\"" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "the_default_decode" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_id_router Problema1_id_router:id_router " "Elaborating entity \"Problema1_id_router\" for hierarchy \"Problema1_id_router:id_router\"" {  } { { "Problema1/synthesis/Problema1.v" "id_router" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_id_router_default_decode Problema1_id_router:id_router\|Problema1_id_router_default_decode:the_default_decode " "Elaborating entity \"Problema1_id_router_default_decode\" for hierarchy \"Problema1_id_router:id_router\|Problema1_id_router_default_decode:the_default_decode\"" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "the_default_decode" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "Problema1/synthesis/Problema1.v" "rst_controller" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Problema1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_cmd_xbar_demux Problema1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Problema1_cmd_xbar_demux\" for hierarchy \"Problema1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Problema1/synthesis/Problema1.v" "cmd_xbar_demux" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_cmd_xbar_mux Problema1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Problema1_cmd_xbar_mux\" for hierarchy \"Problema1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Problema1/synthesis/Problema1.v" "cmd_xbar_mux" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Problema1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Problema1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Problema1/synthesis/submodules/Problema1_cmd_xbar_mux.sv" "arb" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Problema1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Problema1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_rsp_xbar_demux Problema1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"Problema1_rsp_xbar_demux\" for hierarchy \"Problema1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "Problema1/synthesis/Problema1.v" "rsp_xbar_demux" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_rsp_xbar_mux Problema1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Problema1_rsp_xbar_mux\" for hierarchy \"Problema1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Problema1/synthesis/Problema1.v" "rsp_xbar_mux" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 2122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Problema1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Problema1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Problema1/synthesis/submodules/Problema1_rsp_xbar_mux.sv" "arb" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Problema1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Problema1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1_irq_mapper Problema1_irq_mapper:irq_mapper " "Elaborating entity \"Problema1_irq_mapper\" for hierarchy \"Problema1_irq_mapper:irq_mapper\"" {  } { { "Problema1/synthesis/Problema1.v" "irq_mapper" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567710987967 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1567710996311 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 3791 -1 0 } } { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 3200 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Problema1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 348 -1 0 } } { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 599 -1 0 } } { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 393 -1 0 } } { "Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "Problema1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1567710996591 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1567710996591 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_controller_rw GND " "Pin \"lcd_controller_rw\" is stuck at GND" {  } { { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567710998516 "|Problema1|lcd_controller_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1567710998516 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567710999041 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567711001587 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1567711001727 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1567711001727 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567711001900 "|Problema1|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1567711001900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567711002151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/output_files/problema1.map.smsg " "Generated suppressed messages file C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/output_files/problema1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567711003299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1567711004601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567711004601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2427 " "Implemented 2427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567711005141 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567711005141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2247 " "Implemented 2247 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567711005141 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1567711005141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567711005141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567711005277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 05 16:16:45 2019 " "Processing ended: Thu Sep 05 16:16:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567711005277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567711005277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567711005277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567711005277 ""}
