(PropertyFilters
  (Capture
    (Parts "" 1 "" 0
      (Value show)
      (Reference show)
      (Designator show)
      ("PCB Footprint" show)
      ("Power Pins Visible" show)
      (Primitive show)
      ("Source Library" show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show)
      ("Part Reference" hide))
    ("Schematic Nets" "" 1 "" 0
      (ID show)
      (Name show))
    (Pins "" 1 "" 0
      (Name show)
      (Number show)
      ("Net Name" show)
      (Type show)
      ("Is No Connect" show))
    ("Title Blocks" "" 1
      (Title show)
      ("Cage Code" show)
      (Document show)
      (OrgName show)
      (OrgAddr1 show)
      (OrgAddr2 show)
      (OrgAddr3 show)
      (OrgAddr4 show)
      ("Page Create Date" show)
      ("Page Create Time" show)
      ("Page Modify Date" show)
      ("Page Modify Time" show)
      ("Page Name" show)
      ("Page Size" show)
      ("Page Number" show)
      ("Page Count" show)
      ("Schematic Name" show)
      ("Schematic Modify Date" show)
      ("Schematic Modify Time" show)
      ("Schematic Create Date" show)
      ("Schematic Create Time" show)
      ("Schematic Path" show)
      ("Design File Name" show)
      ("Design Create Date" show)
      ("Design Create Time" show)
      ("Design Modify Date" show)
      ("Design Modify Time" show)
      ("Design Name" show)
      (RevCode show)
      ("Source Library" show)
      ("Source Symbol" show)
      ("Path Name" show)
      ("Variant Name" show)
      (Document show))
    ("Displayed Properties" "" "" 0
      ("Property Name" show)
      (Value show))
    (Ports "" 1 "" 0
      (Name show)
      (Type show)
      ("Connected Net name" show)
      ("Source Library" show)
      ("Source Symbol" show))
    (Aliases "" 1 1
      (Name show))
    (Globals "" 1 1
      (Name show))
    ("Flat Nets" "" 1 "" 0
      (ID show)
      (Name show)))
  ("Allegro PCB Designer"
    (Parts "" 1
      (ALT_SYMBOLS show)
      (ASI_MODEL show)
      (BOM_IGNORE show)
      (BACKDRILL_MIN_PIN_PTH show)
      (CLASS show)
      (COMPONENT_WEIGHT show)
      (CURRENT show)
      (DENSE_COMPONENT show)
      (Designator show)
      (DEVICE show)
      (DEVICE_LABEL show)
      (EMC_COMP_TYPE show)
      (EMC_CRITICAL_IC show)
      (FIX_ALL show)
      (FIXED show)
      (GROUP show)
      (HARD_LOCATION show)
      (HEIGHT show)
      (Implementation show)
      ("Implementation Type" show)
      ("Implementation Path" show)
      (INSERTION_CODE show)
      (MAX_POWER_DISS show)
      (NETLIST_IGNORE show)
      (NO_PIN_ESCAPE show)
      (NO_ROUTE show)
      (NO_SWAP_GATE show)
      (NO_SWAP_GATE_EXT show)
      (NO_SWAP_PIN show)
      (PART_NUMBER show)
      ("Part Reference" hide)
      ("PCB Footprint" show)
      (PIN_ESCAPE show)
      (PINUSE show)
      (PLACE_TAG show)
      (POWER_GROUP show)
      ("Power Pins Visible" show)
      (Primitive show)
      (RATED_MAX_TEMP show)
      (REFERENCE show)
      (REUSE_INSTANCE show)
      (REUSE_MODULE show)
      (ROOM show)
      (SIGNAL_MODEL show)
      ("Source Library" show)
      (SWAP_GROUP show)
      (T_TEMPERATURE show)
      (TOL show)
      (VALUE show)
      (VOLTAGE show)
      (propagation_delay show))
    ("Schematic Nets" "" 1
      (BUS_NAME show)
      (BACKDRILL_MAX_PTH_STUB show)
      (CLOCK_NET show)
      (DIFFERENTIAL_PAIR show)
      (ECL show)
      (ECL_TEMP show)
      (ELECTRICAL_CONSTRAINT_SET show)
      (EMC_CRITICAL_NET show)
      (ID show)
      (MAX_EXPOSED_LENGTH show)
      (MAX_FINAL_SETTLE show)
      (MAX_OVERSHOOT show)
      (MAX_VIA_COUNT show)
      (MIN_BOND_LENGTH show)
      (MIN_HOLD show)
      (MIN_LINE_WIDTH show)
      (MIN_NECK_WIDTH show)
      (MIN_NOISE_MARGIN show)
      (MIN_SETUP show)
      (Name show)
      (NET_PHYSICAL_TYPE show)
      (NET_SPACING_TYPE show)
      (NO_GLOSS show)
      (NO_PIN_ESCAPE show)
      (NO_RAT show)
      (NO_RIPUP show)
      (NO_ROUTE show)
      (NO_TEST show)
      (PROBE_NUMBER show)
      (PROPAGATION_DELAY show)
      (RELATIVE_PROPAGATION_DELAY show)
      (ROUTE_PRIORITY show)
      (SHIELD_NET show)
      (SHIELD_TYPE show)
      (STUB_LENGTH show)
      (SUBNET_NAME show)
      (TS_ALLOWED show)
      (VOLTAGE show)
      (VOLTAGE_LAYER show)
      (RATSNEST_SCHEDULE show))
    (Pins "" 1
      ("Is No Connect" show)
      (BACKDRILL_MAX_PTH_STUB show)
      (BACKDRILL_MIN_PIN_PTH show)
      (Name show)
      ("Net Name" show)
      (Number show)
      (NO_DRC show)
      (NO_PIN_ESCAPE show)
      (NO_SHAPE_CONNECT show)
      (NO_SWAP_PIN show)
      (PIN_ESCAPE show)
      ("Schematic Nets" "" "" 1)
      (Type show))
    ("Title Blocks" "" 1
      ("Cage Code" show)
      (Document show)
      (OrgName show)
      (OrgAddr1 show)
      (OrgAddr2 show)
      (OrgAddr3 show)
      (OrgAddr4 show)
      ("Page Number" show)
      ("Page Count" show)
      ("Page Create Date" show)
      ("Page Modify Date" show)
      (RevCode show)
      ("Schematic Create Date" show)
      ("Schematic Name" show)
      ("Source Library" show)
      ("Source Symbol" show)
      (Title show))
    (Ports "" 1
      ("Connected Net name" show)
      (Name show)
      ("Source Library" show)
      ("Source Symbol" show)
      (Type show))
    ("Flat Nets" "" 1
      (ASSIGN_TOPOLOGY show)
      (BACKDRILL_MAX_PTH_STUB show)
      (BBV_TO_BBV_SPACING show)
      (BBV_TO_SMDPIN_SPACING show)
      (BBV_TO_TESTVIA_SPACING show)
      (BBV_TO_THRUPIN_SPACING show)
      (BONDPAD_TO_BONDPAD_SPACING show)
      (BONDPAD_TO_MVIA_SPACING show)
      (BONDPAD_TO_TESTPIN_SPACING show)
      (BUS_NAME show)
      (CLK_2OUT_MAX show)
      (CLK_2OUT_MIN show)
      (CLK_SKEW_MAX show)
      (CLK_SKEW_MIN show)
      (CLOCK_NET show)
      (DIFFERENTIAL_PAIR show)
      (DIFFP_COUPLED_MINUS show)
      (DIFFP_COUPLED_PLUS show)
      (DIFFP_GATHER_CONTROL show)
      (DIFFP_MIN_SPACE show)
      (DIFFP_NECK_GAP show)
      (DIFFP_PHASE_MAX_LENGTH show)
      (DIFFP_PHASE_TOL show)
      (DIFFP_PHASE_TOL_DYNAMIC show)
      (DIFFP_PRIMARY_GAP show)
      (DIFFP_UNCOUPLED_LENGTH show)
      (ECL show)
      (ECL_TEMP show)
      (ELECTRICAL_CONSTRAINT_SET show)
      (EMC_CRITICAL_NET show)
      (FIXED show)
      (HOLE_TO_LINE_SPACING show)
      (HOLE_TO_VIA_SPACING show)
      (ID show)
      (IMPEDANCE_RULE show)
      (LAYERSET_GROUP show)
      (LINE_TO_SHAPE_SPACING show)
      (LINE_TO_THRUPIN_SPACING show)
      (MATCHED_DELAY show)
      (MATCH_VIA_COUNT show)
      (MAXIMUM_NECK_LENGTH show)
      (MAX_EXPOSED_LENGTH show)
      (MAX_FINAL_SETTLE show)
      (MAX_LINE_WIDTH show)
      (MAX_OVERSHOOT show)
      (MAX_PARALLEL show)
      (MAX_SSN show)
      (MAX_UNDERSHOOT show)
      (MAX_VIA_COUNT show)
      (MAX_XTALK show)
      (MIN_BOND_LENGTH show)
      (MIN_BVIA_GAP show)
      (MIN_BVIA_STAGGER show)
      (MIN_HOLD show)
      (MIN_LINE_WIDTH show)
      (MIN_NECK_WIDTH show)
      (MIN_NOISE_MARGIN show)
      (MIN_SETUP show)
      (MVIA_TO_MVIA_SPACING show)
      (MVIA_TO_TESTPIN_SPACING show)
      (MVIA_TO_TESTVIA_SPACING show)
      (MVIA_TO_THRUVIA_SPACING show)
      (Name show)
      (NET_PHYSICAL_TYPE show)
      (NET_SPACING_TYPE show)
      (NO_GLOSS show)
      (NO_PIN_ESCAPE show)
      (NO_RAT show)
      (NO_RIPUP show)
      (NO_ROUTE show)
      (NO_TEST show)
      (PAD_PAD_DIRECT_CONNECT show)
      (PHYSICAL_CONSTRAINT_SET show)
      (PROBE_NUMBER show)
      (PROPAGATION_DELAY show "" "" "" "" "" 519)
      (PULSE_PARAM show "" "" "" "" "" 140)
      (RATSNEST_SCHEDULE show)
      (RELATIVE_PROPAGATION_DELAY show "" "" "" "" "" 1100)
      (ROUTE_PRIORITY show "" "" "" "" "" 965)
      (SAME_NET_SPACING_CONSTRAINT_SET show)
      (SHAPE_TO_SHAPE_SPACING show)
      (SHAPE_TO_SMDPIN_SPACING show)
      (SHAPE_TO_TESTPIN_SPACING show)
      (SHAPE_TO_TESTVIA_SPACING show)
      (SHAPE_TO_THRUVIA_SPACING show)
      (SHIELD_NET show)
      (SHIELD_TYPE show)
      (SIGNAL_MODEL show)
      (SMDPIN_TO_BONDPAD_SPACING show)
      (SMDPIN_TO_SMDPIN_SPACING show)
      (SMDPIN_TO_TESTPIN_SPACING show)
      (SN_BBV_TO_BBV_SPACING show)
      (SN_BBV_TO_LINE_SPACING show)
      (SN_BBV_TO_SHAPE_SPACING show)
      (SN_BBV_TO_TESTVIA_SPACING show)
      (SN_BBV_TO_THRUPIN_SPACING show)
      (SN_BBV_TO_THRUVIA_SPACING show)
      (SN_BONDPAD_TO_BBV_SPACING show)
      (SN_BONDPAD_TO_LINE_SPACING show)
      (SN_BONDPAD_TO_MVIA_SPACING show)
      (SN_BONDPAD_TO_TESTPIN_SPACING show)
      (SN_HOLE_TO_HOLE_SPACING show)
      (SN_HOLE_TO_LINE_SPACING show)
      (SN_LINE_TO_SHAPE_SPACING show)
      (SN_MVIA_TO_BBV_SPACING show)
      (SN_MVIA_TO_THRUPIN_SPACING show)
      (SN_SHAPE_TO_SHAPE_SPACING show)
      (SN_SHAPE_TO_SMDPIN_SPACING show)
      (SN_SHAPE_TO_TESTPIN_SPACING show)
      (SN_SHAPE_TO_TESTVIA_SPACING show)
      (SN_SHAPE_TO_THRUVIA_SPACING show)
      (SN_SMDPIN_TO_BONDPAD_SPACING show)
      (SN_SMDPIN_TO_SMDPIN_SPACING show)
      (SN_SMDPIN_TO_TESTPIN_SPACING show)
      (SN_SMDPIN_TO_TESTVIA_SPACING show)
      (SN_SMDPIN_TO_THRUVIA_SPACING show)
      (SN_TESTPIN_TO_TESTVIA_SPACING show)
      (SN_TESTPIN_TO_THRUVIA_SPACING show)
      (SN_THRUPIN_TO_BONDPAD_SPACING show)
      (SN_THRUPIN_TO_SHAPE_SPACING show)
      (SN_THRUPIN_TO_SMDPIN_SPACING show)
      (SN_THRUPIN_TO_THRUPIN_SPACING show)
      (SPACING_CONSTRAINT_SET show)
      (STUB_LENGTH show)
      (SUBNET_NAME show)
      (TESTPOINT_QUANTITY show)
      (TESTVIA_TO_TESTVIA_SPACING show)
      (THRUPIN_TO_SMDPIN_SPACING show)
      (THRUPIN_TO_THRUVIA_SPACING show)
      (TIMING_DELAY_OVERRIDE show)
      (TOTAL_ETCH_LENGTH show)
      (TS_ALLOWED show)
      (VOLTAGE show)
      (VOLTAGE_LAYER show)
      (WEIGHT show)
      (XTALK_ACTIVE_TIME show)
      (XTALK_IGNORE_NETS show)
      (XTALK_SENSITIVE_TIME show)
      (Globals "" 1 1)
      (Aliases "" 1 1)))
  ("OrCAD PCB Designer Professional"
    (Parts "" 1
      (ALT_SYMBOLS show)
      (ASI_MODEL show)
      (BOM_IGNORE show)
      (BACKDRILL_MIN_PIN_PTH show)
      (CLASS show)
      (COMPONENT_WEIGHT show)
      (CURRENT show)
      (DENSE_COMPONENT show)
      (Designator show)
      (DEVICE show)
      (DEVICE_LABEL show)
      (FIX_ALL show)
      (FIXED show)
      (GROUP show)
      (HARD_LOCATION show)
      (HEIGHT show)
      (Implementation show)
      ("Implementation Type" show)
      ("Implementation Path" show)
      (INSERTION_CODE show)
      (MAX_POWER_DISS show)
      (NETLIST_IGNORE show)
      (NO_PIN_ESCAPE show)
      (NO_ROUTE show)
      (NO_SWAP_GATE show)
      (NO_SWAP_GATE_EXT show)
      (NO_SWAP_PIN show)
      (PART_NUMBER show)
      ("Part Reference" hide)
      ("PCB Footprint" show)
      (PIN_ESCAPE show)
      (PINUSE show)
      (PLACE_TAG show)
      (POWER_GROUP show)
      ("Power Pins Visible" show)
      (Primitive show)
      (RATED_MAX_TEMP show)
      (REFERENCE show)
      (ROOM show)
      (SIGNAL_MODEL show)
      ("Source Library" show)
      (SWAP_GROUP show)
      (T_TEMPERATURE show)
      (TOL show)
      (VALUE show)
      (VOLTAGE show)
      (propagation_delay show))
    ("Schematic Nets" "" 1
      (BUS_NAME show)
      (BACKDRILL_MAX_PTH_STUB show)
      (CLOCK_NET show)
      (DIFFERENTIAL_PAIR show)
      (ECL show)
      (ECL_TEMP show)
      (ELECTRICAL_CONSTRAINT_SET show)
      (EMC_CRITICAL_NET show)
      (ID show)
      (MAX_EXPOSED_LENGTH show)
      (MAX_VIA_COUNT show)
      (MIN_BOND_LENGTH show)
      (MIN_HOLD show)
      (MIN_LINE_WIDTH show)
      (MIN_NECK_WIDTH show)
      (Name show)
      (NET_PHYSICAL_TYPE show)
      (NET_SPACING_TYPE show)
      (NO_GLOSS show)
      (NO_PIN_ESCAPE show)
      (NO_RAT show)
      (NO_RIPUP show)
      (NO_ROUTE show)
      (NO_TEST show)
      (PROBE_NUMBER show)
      (ROUTE_PRIORITY show)
      (SHIELD_NET show)
      (SHIELD_TYPE show)
      (TS_ALLOWED show)
      (VOLTAGE show)
      (VOLTAGE_LAYER show)
      (RATSNEST_SCHEDULE show))
    (Pins "" 1
      (BACKDRILL_MAX_PTH_STUB show)
      (BACKDRILL_MIN_PIN_PTH show)
      ("Is No Connect" show)
      (Name show)
      ("Net Name" show)
      (Number show)
      (NO_DRC show)
      (NO_PIN_ESCAPE show)
      (NO_SHAPE_CONNECT show)
      (NO_SWAP_PIN show)
      (PIN_ESCAPE show)
      ("Schematic Nets" "" "" 1)
      (Type show))
    ("Title Blocks" "" 1
      ("Cage Code" show)
      (Document show)
      (OrgName show)
      (OrgAddr1 show)
      (OrgAddr2 show)
      (OrgAddr3 show)
      (OrgAddr4 show)
      ("Page Number" show)
      ("Page Count" show)
      ("Page Create Date" show)
      ("Page Modify Date" show)
      (RevCode show)
      ("Schematic Create Date" show)
      ("Schematic Name" show)
      ("Source Library" show)
      ("Source Symbol" show)
      (Title show))
    (Ports "" 1
      ("Connected Net name" show)
      (Name show)
      ("Source Library" show)
      ("Source Symbol" show)
      (Type show))
    ("Flat Nets" "" 1
      (BACKDRILL_MAX_PTH_STUB show)
      (ASSIGN_TOPOLOGY show)
      (BBV_TO_BBV_SPACING show)
      (BBV_TO_SMDPIN_SPACING show)
      (BBV_TO_TESTVIA_SPACING show)
      (BBV_TO_THRUPIN_SPACING show)
      (BONDPAD_TO_BONDPAD_SPACING show)
      (BONDPAD_TO_MVIA_SPACING show)
      (BONDPAD_TO_TESTPIN_SPACING show)
      (BUS_NAME show)
      (CLK_2OUT_MAX show)
      (CLK_2OUT_MIN show)
      (CLK_SKEW_MAX show)
      (CLK_SKEW_MIN show)
      (CLOCK_NET show)
      (DIFFERENTIAL_PAIR show)
      (DIFFP_COUPLED_MINUS show)
      (DIFFP_COUPLED_PLUS show)
      (DIFFP_GATHER_CONTROL show)
      (DIFFP_MIN_SPACE show)
      (DIFFP_NECK_GAP show)
      (DIFFP_PRIMARY_GAP show)
      (DIFFP_UNCOUPLED_LENGTH show)
      (ECL show)
      (ECL_TEMP show)
      (ELECTRICAL_CONSTRAINT_SET show)
      (EMC_CRITICAL_NET show)
      (FIXED show)
      (HOLE_TO_LINE_SPACING show)
      (HOLE_TO_VIA_SPACING show)
      (ID show)
      (LINE_TO_SHAPE_SPACING show)
      (LINE_TO_THRUPIN_SPACING show)
      (MATCH_VIA_COUNT show)
      (MAXIMUM_NECK_LENGTH show)
      (MAX_LINE_WIDTH show)
      (MAX_VIA_COUNT show)
      (MIN_BOND_LENGTH show)
      (MIN_BVIA_GAP show)
      (MIN_BVIA_STAGGER show)
      (MIN_HOLD show)
      (MIN_LINE_WIDTH show)
      (MIN_NECK_WIDTH show)
      (MIN_NOISE_MARGIN show)
      (MIN_SETUP show)
      (MVIA_TO_MVIA_SPACING show)
      (MVIA_TO_TESTPIN_SPACING show)
      (MVIA_TO_TESTVIA_SPACING show)
      (MVIA_TO_THRUVIA_SPACING show)
      (Name show)
      (NET_PHYSICAL_TYPE show)
      (NET_SPACING_TYPE show)
      (NO_GLOSS show)
      (NO_PIN_ESCAPE show)
      (NO_RAT show)
      (NO_RIPUP show)
      (NO_ROUTE show)
      (NO_TEST show)
      (PAD_PAD_DIRECT_CONNECT show)
      (PHYSICAL_CONSTRAINT_SET show)
      (PROBE_NUMBER show)
      (PULSE_PARAM show "" "" "" "" "" 140)
      (RATSNEST_SCHEDULE show)
      (ROUTE_PRIORITY show "" "" "" "" "" 965)
      (SAME_NET_SPACING_CONSTRAINT_SET show)
      (SHAPE_TO_SHAPE_SPACING show)
      (SHAPE_TO_SMDPIN_SPACING show)
      (SHAPE_TO_TESTPIN_SPACING show)
      (SHAPE_TO_TESTVIA_SPACING show)
      (SHAPE_TO_THRUVIA_SPACING show)
      (SHIELD_NET show)
      (SHIELD_TYPE show)
      (SIGNAL_MODEL show)
      (SMDPIN_TO_BONDPAD_SPACING show)
      (SMDPIN_TO_SMDPIN_SPACING show)
      (SMDPIN_TO_TESTPIN_SPACING show)
      (SN_BBV_TO_BBV_SPACING show)
      (SN_BBV_TO_LINE_SPACING show)
      (SN_BBV_TO_SHAPE_SPACING show)
      (SN_BBV_TO_TESTVIA_SPACING show)
      (SN_BBV_TO_THRUPIN_SPACING show)
      (SN_BBV_TO_THRUVIA_SPACING show)
      (SN_BONDPAD_TO_BBV_SPACING show)
      (SN_BONDPAD_TO_LINE_SPACING show)
      (SN_BONDPAD_TO_MVIA_SPACING show)
      (SN_BONDPAD_TO_TESTPIN_SPACING show)
      (SN_HOLE_TO_HOLE_SPACING show)
      (SN_HOLE_TO_LINE_SPACING show)
      (SN_LINE_TO_SHAPE_SPACING show)
      (SN_MVIA_TO_BBV_SPACING show)
      (SN_MVIA_TO_THRUPIN_SPACING show)
      (SN_SHAPE_TO_SHAPE_SPACING show)
      (SN_SHAPE_TO_SMDPIN_SPACING show)
      (SN_SHAPE_TO_TESTPIN_SPACING show)
      (SN_SHAPE_TO_TESTVIA_SPACING show)
      (SN_SHAPE_TO_THRUVIA_SPACING show)
      (SN_SMDPIN_TO_BONDPAD_SPACING show)
      (SN_SMDPIN_TO_SMDPIN_SPACING show)
      (SN_SMDPIN_TO_TESTPIN_SPACING show)
      (SN_SMDPIN_TO_TESTVIA_SPACING show)
      (SN_SMDPIN_TO_THRUVIA_SPACING show)
      (SN_TESTPIN_TO_TESTVIA_SPACING show)
      (SN_TESTPIN_TO_THRUVIA_SPACING show)
      (SN_THRUPIN_TO_BONDPAD_SPACING show)
      (SN_THRUPIN_TO_SHAPE_SPACING show)
      (SN_THRUPIN_TO_SMDPIN_SPACING show)
      (SN_THRUPIN_TO_THRUPIN_SPACING show)
      (SPACING_CONSTRAINT_SET show)
      (TESTPOINT_QUANTITY show)
      (TESTVIA_TO_TESTVIA_SPACING show)
      (THRUPIN_TO_SMDPIN_SPACING show)
      (THRUPIN_TO_THRUVIA_SPACING show)
      (TOTAL_ETCH_LENGTH show)
      (TS_ALLOWED show)
      (VOLTAGE show)
      (VOLTAGE_LAYER show)
      (WEIGHT show)
      (Globals "" 1 1)
      (Aliases "" 1 1)))
  ("OrCAD PCB Designer Standard"
    (Parts "" 1
      (ALT_SYMBOLS show)
      (ASI_MODEL show)
      (BOM_IGNORE show)
      (CLASS show)
      (COMPONENT_WEIGHT show)
      (CURRENT show)
      (DENSE_COMPONENT show)
      (Designator show)
      (DEVICE show)
      (DEVICE_LABEL show)
      (FIX_ALL show)
      (FIXED show)
      (GROUP show)
      (HARD_LOCATION show)
      (HEIGHT show)
      (Implementation show)
      ("Implementation Type" show)
      ("Implementation Path" show)
      (INSERTION_CODE show)
      (MAX_POWER_DISS show)
      (NETLIST_IGNORE show)
      (NO_PIN_ESCAPE show)
      (NO_ROUTE show)
      (NO_SWAP_GATE show)
      (NO_SWAP_GATE_EXT show)
      (NO_SWAP_PIN show)
      (PART_NUMBER show)
      ("Part Reference" hide)
      ("PCB Footprint" show)
      (PIN_ESCAPE show)
      (PINUSE show)
      (PLACE_TAG show)
      (POWER_GROUP show)
      ("Power Pins Visible" show)
      (Primitive show)
      (RATED_MAX_TEMP show)
      (REFERENCE show)
      (ROOM show)
      (SIGNAL_MODEL show)
      ("Source Library" show)
      (SWAP_GROUP show)
      (T_TEMPERATURE show)
      (TOL show)
      (VALUE show)
      (VOLTAGE show)
      (propagation_delay show))
    ("Schematic Nets" "" 1
      (BACKDRILL_MAX_PTH_STUB show)
      (BUS_NAME show)
      (CLOCK_NET show)
      (DIFFERENTIAL_PAIR show)
      (ECL show)
      (ECL_TEMP show)
      (ELECTRICAL_CONSTRAINT_SET show)
      (EMC_CRITICAL_NET show)
      (ID show)
      (MAX_EXPOSED_LENGTH show)
      (MAX_VIA_COUNT show)
      (MIN_BOND_LENGTH show)
      (MIN_HOLD show)
      (MIN_LINE_WIDTH show)
      (MIN_NECK_WIDTH show)
      (Name show)
      (NET_PHYSICAL_TYPE show)
      (NET_SPACING_TYPE show)
      (NO_GLOSS show)
      (NO_PIN_ESCAPE show)
      (NO_RAT show)
      (NO_RIPUP show)
      (NO_ROUTE show)
      (NO_TEST show)
      (PROBE_NUMBER show)
      (ROUTE_PRIORITY show)
      (SHIELD_NET show)
      (SHIELD_TYPE show)
      (TS_ALLOWED show)
      (VOLTAGE show)
      (VOLTAGE_LAYER show)
      (RATSNEST_SCHEDULE show))
    (Pins "" 1
      (BACKDRILL_MAX_PTH_STUB show)
      ("Is No Connect" show)
      (Name show)
      ("Net Name" show)
      (Number show)
      (NO_DRC show)
      (NO_PIN_ESCAPE show)
      (NO_SHAPE_CONNECT show)
      (NO_SWAP_PIN show)
      (PIN_ESCAPE show)
      ("Schematic Nets" "" "" 1)
      (Type show))
    ("Title Blocks" "" 1
      ("Cage Code" show)
      (Document show)
      (OrgName show)
      (OrgAddr1 show)
      (OrgAddr2 show)
      (OrgAddr3 show)
      (OrgAddr4 show)
      ("Page Number" show)
      ("Page Count" show)
      ("Page Create Date" show)
      ("Page Modify Date" show)
      (RevCode show)
      ("Schematic Create Date" show)
      ("Schematic Name" show)
      ("Source Library" show)
      ("Source Symbol" show)
      (Title show))
    (Ports "" 1
      ("Connected Net name" show)
      (Name show)
      ("Source Library" show)
      ("Source Symbol" show)
      (Type show))
    ("Flat Nets" "" 1
      (BACKDRILL_MAX_PTH_STUB show)
      (ASSIGN_TOPOLOGY show)
      (BBV_TO_BBV_SPACING show)
      (BBV_TO_SMDPIN_SPACING show)
      (BBV_TO_TESTVIA_SPACING show)
      (BBV_TO_THRUPIN_SPACING show)
      (BONDPAD_TO_BONDPAD_SPACING show)
      (BONDPAD_TO_MVIA_SPACING show)
      (BONDPAD_TO_TESTPIN_SPACING show)
      (BUS_NAME show)
      (CLK_2OUT_MAX show)
      (CLK_2OUT_MIN show)
      (CLK_SKEW_MAX show)
      (CLK_SKEW_MIN show)
      (CLOCK_NET show)
      (DIFFERENTIAL_PAIR show)
      (DIFFP_COUPLED_MINUS show)
      (DIFFP_COUPLED_PLUS show)
      (DIFFP_GATHER_CONTROL show)
      (DIFFP_MIN_SPACE show)
      (DIFFP_NECK_GAP show)
      (DIFFP_PRIMARY_GAP show)
      (DIFFP_UNCOUPLED_LENGTH show)
      (ECL show)
      (ECL_TEMP show)
      (ELECTRICAL_CONSTRAINT_SET show)
      (EMC_CRITICAL_NET show)
      (FIXED show)
      (HOLE_TO_LINE_SPACING show)
      (HOLE_TO_VIA_SPACING show)
      (ID show)
      (LINE_TO_SHAPE_SPACING show)
      (LINE_TO_THRUPIN_SPACING show)
      (MATCH_VIA_COUNT show)
      (MAXIMUM_NECK_LENGTH show)
      (MAX_LINE_WIDTH show)
      (MAX_VIA_COUNT show)
      (MIN_BOND_LENGTH show)
      (MIN_BVIA_GAP show)
      (MIN_BVIA_STAGGER show)
      (MIN_HOLD show)
      (MIN_LINE_WIDTH show)
      (MIN_NECK_WIDTH show)
      (MIN_NOISE_MARGIN show)
      (MIN_SETUP show)
      (MVIA_TO_MVIA_SPACING show)
      (MVIA_TO_TESTPIN_SPACING show)
      (MVIA_TO_TESTVIA_SPACING show)
      (MVIA_TO_THRUVIA_SPACING show)
      (Name show)
      (NET_PHYSICAL_TYPE show)
      (NET_SPACING_TYPE show)
      (NO_GLOSS show)
      (NO_PIN_ESCAPE show)
      (NO_RAT show)
      (NO_RIPUP show)
      (NO_ROUTE show)
      (NO_TEST show)
      (PAD_PAD_DIRECT_CONNECT show)
      (PHYSICAL_CONSTRAINT_SET show)
      (PROBE_NUMBER show)
      (PULSE_PARAM show "" "" "" "" "" 140)
      (RATSNEST_SCHEDULE show)
      (ROUTE_PRIORITY show "" "" "" "" "" 965)
      (SAME_NET_SPACING_CONSTRAINT_SET show)
      (SHAPE_TO_SHAPE_SPACING show)
      (SHAPE_TO_SMDPIN_SPACING show)
      (SHAPE_TO_TESTPIN_SPACING show)
      (SHAPE_TO_TESTVIA_SPACING show)
      (SHAPE_TO_THRUVIA_SPACING show)
      (SHIELD_NET show)
      (SHIELD_TYPE show)
      (SIGNAL_MODEL show)
      (SMDPIN_TO_BONDPAD_SPACING show)
      (SMDPIN_TO_SMDPIN_SPACING show)
      (SMDPIN_TO_TESTPIN_SPACING show)
      (SN_BBV_TO_BBV_SPACING show)
      (SN_BBV_TO_LINE_SPACING show)
      (SN_BBV_TO_SHAPE_SPACING show)
      (SN_BBV_TO_TESTVIA_SPACING show)
      (SN_BBV_TO_THRUPIN_SPACING show)
      (SN_BBV_TO_THRUVIA_SPACING show)
      (SN_BONDPAD_TO_BBV_SPACING show)
      (SN_BONDPAD_TO_LINE_SPACING show)
      (SN_BONDPAD_TO_MVIA_SPACING show)
      (SN_BONDPAD_TO_TESTPIN_SPACING show)
      (SN_HOLE_TO_HOLE_SPACING show)
      (SN_HOLE_TO_LINE_SPACING show)
      (SN_LINE_TO_SHAPE_SPACING show)
      (SN_MVIA_TO_BBV_SPACING show)
      (SN_MVIA_TO_THRUPIN_SPACING show)
      (SN_SHAPE_TO_SHAPE_SPACING show)
      (SN_SHAPE_TO_SMDPIN_SPACING show)
      (SN_SHAPE_TO_TESTPIN_SPACING show)
      (SN_SHAPE_TO_TESTVIA_SPACING show)
      (SN_SHAPE_TO_THRUVIA_SPACING show)
      (SN_SMDPIN_TO_BONDPAD_SPACING show)
      (SN_SMDPIN_TO_SMDPIN_SPACING show)
      (SN_SMDPIN_TO_TESTPIN_SPACING show)
      (SN_SMDPIN_TO_TESTVIA_SPACING show)
      (SN_SMDPIN_TO_THRUVIA_SPACING show)
      (SN_TESTPIN_TO_TESTVIA_SPACING show)
      (SN_TESTPIN_TO_THRUVIA_SPACING show)
      (SN_THRUPIN_TO_BONDPAD_SPACING show)
      (SN_THRUPIN_TO_SHAPE_SPACING show)
      (SN_THRUPIN_TO_SMDPIN_SPACING show)
      (SN_THRUPIN_TO_THRUPIN_SPACING show)
      (SPACING_CONSTRAINT_SET show)
      (TESTPOINT_QUANTITY show)
      (TESTVIA_TO_TESTVIA_SPACING show)
      (THRUPIN_TO_SMDPIN_SPACING show)
      (THRUPIN_TO_THRUVIA_SPACING show)
      (TOTAL_ETCH_LENGTH show)
      (TS_ALLOWED show)
      (VOLTAGE show)
      (VOLTAGE_LAYER show)
      (WEIGHT show)
      (Globals "" 1 1)
      (Aliases "" 1 1)))
  ("Capture PCB Editor"
    (Parts "" 1
      (ALT_SYMBOLS show)
      (ASI_MODEL show)
      (BOM_IGNORE show)
      (BACKDRILL_MIN_PIN_PTH show)
      (CLASS show)
      (COMPONENT_WEIGHT show)
      (CURRENT show)
      (DENSE_COMPONENT show)
      (Designator show)
      (DEVICE show)
      (DEVICE_LABEL show)
      (EMC_COMP_TYPE show)
      (EMC_CRITICAL_IC show)
      (FIX_ALL show)
      (FIXED show)
      (GROUP show)
      (HARD_LOCATION show)
      (HEIGHT show)
      (Implementation show)
      ("Implementation Type" show)
      ("Implementation Path" show)
      (INSERTION_CODE show)
      (MAX_POWER_DISS show)
      (NETLIST_IGNORE show)
      (NO_PIN_ESCAPE show)
      (NO_ROUTE show)
      (NO_SWAP_GATE show)
      (NO_SWAP_GATE_EXT show)
      (NO_SWAP_PIN show)
      (PART_NUMBER show)
      ("Part Reference" hide)
      ("PCB Footprint" show)
      (PIN_ESCAPE show)
      (PINUSE show)
      (PLACE_TAG show)
      (POWER_GROUP show)
      ("Power Pins Visible" show)
      (Primitive show)
      (RATED_MAX_TEMP show)
      (REFERENCE show)
      (REUSE_INSTANCE show)
      (REUSE_MODULE show)
      (ROOM show)
      (SIGNAL_MODEL show)
      ("Source Library" show)
      (SWAP_GROUP show)
      (T_TEMPERATURE show)
      (TOL show)
      (VALUE show)
      (VOLTAGE show)
      (propagation_delay show)
      (Tolerance show)
      (Datasheet show)
      (259)
      ("Legacy PCB Footprint" show))
    ("Schematic Nets" "" 1
      (BACKDRILL_MAX_PTH_STUB show)
      (BUS_NAME show)
      (CLOCK_NET show)
      (DIFFERENTIAL_PAIR show)
      (ECL show)
      (ECL_TEMP show)
      (ELECTRICAL_CONSTRAINT_SET show)
      (EMC_CRITICAL_NET show)
      (ID show)
      (MAX_EXPOSED_LENGTH show)
      (MAX_FINAL_SETTLE show)
      (MAX_OVERSHOOT show)
      (MAX_VIA_COUNT show)
      (MIN_BOND_LENGTH show)
      (MIN_HOLD show)
      (MIN_LINE_WIDTH show)
      (MIN_NECK_WIDTH show)
      (MIN_NOISE_MARGIN show)
      (MIN_SETUP show)
      (Name show)
      (NET_PHYSICAL_TYPE show)
      (NET_SPACING_TYPE show)
      (NO_GLOSS show)
      (NO_PIN_ESCAPE show)
      (NO_RAT show)
      (NO_RIPUP show)
      (NO_ROUTE show)
      (NO_TEST show)
      (PROBE_NUMBER show)
      (PROPAGATION_DELAY show)
      (RELATIVE_PROPAGATION_DELAY show)
      (ROUTE_PRIORITY show)
      (SHIELD_NET show)
      (SHIELD_TYPE show)
      (STUB_LENGTH show)
      (SUBNET_NAME show)
      (TS_ALLOWED show)
      (VOLTAGE show)
      (VOLTAGE_LAYER show)
      (NET_SHORT show)
      (RATSNEST_SCHEDULE show))
    (Pins "" 1
      ("Is No Connect" show)
      (BACKDRILL_MAX_PTH_STUB show)
      (BACKDRILL_MIN_PIN_PTH show)
      (Name show)
      ("Net Name" show)
      (Number show)
      (NO_DRC show)
      (NO_PIN_ESCAPE show)
      (NO_SHAPE_CONNECT show)
      (NO_SWAP_PIN show)
      (PIN_ESCAPE show)
      ("Schematic Nets" "" "" 1)
      (Type show))
    ("Title Blocks"
      (Title show)
      ("Cage Code" show)
      (Document show)
      (OrgName show)
      (OrgAddr1 show)
      (OrgAddr2 show)
      (OrgAddr3 show)
      (OrgAddr4 show)
      ("Page Create Date" show)
      ("Page Create Time" show)
      ("Page Modify Date" show)
      ("Page Modify Time" show)
      ("Page Name" show)
      ("Page Size" show)
      ("Page Number" show)
      ("Page Count" show)
      ("Schematic Name" show)
      ("Schematic Modify Date" show)
      ("Schematic Modify Time" show)
      ("Schematic Create Date" show)
      ("Schematic Create Time" show)
      ("Schematic Path" show)
      ("Design File Name" show)
      ("Design Create Date" show)
      ("Design Create Time" show)
      ("Design Modify Date" show)
      ("Design Modify Time" show)
      ("Design Name" show)
      (RevCode show)
      ("Source Library" show)
      ("Source Symbol" show)
      ("Path Name" show)
      ("Variant Name" show)
      (Document show))
    (Ports "" 1
      ("Connected Net name" show)
      (Name show)
      ("Source Library" show)
      ("Source Symbol" show)
      (Type show))
    ("Flat Nets" "" 1
      (BACKDRILL_MAX_PTH_STUB show)
      (BUS_NAME show)
      (CLK_2OUT_MAX show)
      (CLK_2OUT_MIN show)
      (CLK_SKEW_MAX show)
      (CLK_SKEW_MIN show)
      (CLOCK_NET show)
      (DIFFERENTIAL_PAIR show)
      (ECL show)
      (ECL_TEMP show)
      (ELECTRICAL_CONSTRAINT_SET show)
      (EMC_CRITICAL_NET show)
      (ID show)
      (MAX_EXPOSED_LENGTH show)
      (MAX_FINAL_SETTLE show)
      (MAX_OVERSHOOT show)
      (MAX_SSN show)
      (MAX_UNDERSHOOT show)
      (MAX_VIA_COUNT show)
      (MAX_XTALK show)
      (MIN_BOND_LENGTH show)
      (MIN_HOLD show)
      (MIN_LINE_WIDTH show)
      (MIN_NECK_WIDTH show)
      (MIN_NOISE_MARGIN show)
      (MIN_SETUP show)
      (Name show)
      (NET_PHYSICAL_TYPE show)
      (NET_SCHEDULE show)
      (NET_SPACING_TYPE show)
      (NO_GLOSS show)
      (NO_PIN_ESCAPE show)
      (NO_RAT show)
      (NO_RIPUP show)
      (NO_ROUTE show)
      (NO_TEST show)
      (PROBE_NUMBER show)
      (PROPAGATION_DELAY show)
      (PULSE_PARAM show)
      (RATSNEST_SCHEDULE show)
      (RELATIVE_PROPAGATION_DELAY show)
      (ROUTE_PRIORITY show)
      (SHIELD_NET show)
      (SHIELD_TYPE show)
      (STUB_LENGTH show)
      (SUBNET_NAME show)
      (TIMING_DELAY_OVERRIDE show)
      (TOTAL_ETCH_LENGTH show)
      (TS_ALLOWED show)
      (VOLTAGE show)
      (NET_SHORT show)
      (VOLTAGE_LAYER show)
      (XTALK_ACTIVE_TIME show)
      (XTALK_IGNORE_NETS show)
      (XTALK_SENSITIVE_TIME show))
    (Globals "" 1 1)
    (Aliases "" "" 1))
  ("Capture PCB Editor SignalFlow"
    (Parts "" 1
      (ASI_MODEL show)
      (Reference show)
      (Value show)
      (xc_uset show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets" "" 1
      (Name show)
      (DIFFERENTIAL_PAIR show)
      (PROPAGATION_DELAY show)
      (RATSNEST_SCHEDULE show)
      (RELATIVE_PROPAGATION_DELAY show))
    ("Flat Nets" "" 1
      (Name show)
      (DIFFERENTIAL_PAIR show)
      (PROPAGATION_DELAY show)
      (RATSNEST_SCHEDULE show)
      (RELATIVE_PROPAGATION_DELAY show))
    (Ports "" 1
      (Name show)
      (Type show)
      (syn_maxfan show)
      (xc_clockbuftype show)
      (xc_fast show)
      (xc_nodelay show)
      (xc_padtype show)
      (xc_pullup show)
      (xc_pulldown show)
      (xc_slow show)
      (xc_isgsr show)
      (xc_loc show))
    (Pins "" 1
      (Name show)
      (Type show))
    ("Title Blocks" "" 1
      (Title show)
      ("Cage Code" show)
      (Document show)
      (OrgName show)
      (OrgAddr1 show)
      (OrgAddr2 show)
      (OrgAddr3 show)
      (OrgAddr4 show)
      ("Page Create Date" show)
      ("Page Create Time" show)
      ("Page Modify Date" show)
      ("Page Modify Time" show)
      ("Page Name" show)
      ("Page Size" show)
      ("Page Number" show)
      ("Page Count" show)
      ("Schematic Name" show)
      ("Schematic Modify Date" show)
      ("Schematic Modify Time" show)
      ("Schematic Create Date" show)
      ("Schematic Create Time" show)
      ("Schematic Path" show)
      ("Design File Name" show)
      ("Design Create Date" show)
      ("Design Create Time" show)
      ("Design Modify Date" show)
      ("Design Modify Time" show)
      ("Design Name" show)
      (RevCode show)
      ("Source Library" show)
      ("Source Symbol" show)
      ("Path Name" show)
      ("Variant Name" show)
      (Document show))
    (Globals "" 1 1)
    (Aliases "" 1 1))
  ("Capture PSpice"
    (Parts "" 1 1
      (Color hide)
      (Designator hide)
      (Graphic hide)
      (ID hide)
      (Implementation show)
      ("Implementation Path" hide)
      ("Implementation Type" show)
      (IO_LEVEL show)
      (IOMODEL show)
      (MNTYMXDLY show)
      (Name show)
      ("Part Reference" show)
      ("Power Pins Visible" hide)
      ("Source Library" show)
      ("Source Package" show)
      ("PCB Footprint" hide)
      (PSpiceTemplate show)
      (PSpiceOnly show)
      (Primitive hide)
      (Reference optional)
      (Value optional))
    (Pins "" 1 1
      ("BiasValue Current" show)
      (FLOAT show))
    ("Schematic Nets" "" 1 1
      ("BiasValue Voltage" show)
      (PSpiceDefaultNet show))
    ("Title Blocks" "" 1
      (Title show)
      ("Cage Code" show)
      (Document show)
      (OrgName show)
      (OrgAddr1 show)
      (OrgAddr2 show)
      (OrgAddr3 show)
      (OrgAddr4 show)
      ("Page Create Date" show)
      ("Page Create Time" show)
      ("Page Modify Date" show)
      ("Page Modify Time" show)
      ("Page Name" show)
      ("Page Size" show)
      ("Page Number" show)
      ("Page Count" show)
      ("Schematic Name" show)
      ("Schematic Modify Date" show)
      ("Schematic Modify Time" show)
      ("Schematic Create Date" show)
      ("Schematic Create Time" show)
      ("Schematic Path" show)
      ("Design File Name" show)
      ("Design Create Date" show)
      ("Design Create Time" show)
      ("Design Modify Date" show)
      ("Design Modify Time" show)
      ("Design Name" show)
      (RevCode show)
      ("Source Library" show)
      ("Source Symbol" show)
      ("Path Name" show)
      ("Variant Name" show)
      (Document show))
    (Globals "" 1 1
      ("Source Library" hide)
      ("Source Symbol" hide)
      (SDTSourceLibName hide))
    (Ports "" 1 1
      ("Source Library" hide)
      ("Source Symbol" hide))
    (Aliases "" 1 1
      (Name show))
    ("Displayed Properties" "" "" 1
      ("Property Name" show)
      (Value show))
    ("Flat Nets" "" 1 1))
  ("Capture PSpiceAA"
    (Parts "" 1 1
      (Color hide)
      (Designator hide)
      (Graphic hide)
      (ID hide)
      (Implementation show)
      ("Implementation Path" show)
      ("Implementation Type" show)
      (IOMODEL show)
      (IO_LEVEL show)
      (MNTYMXDLY show)
      (Name hide)
      ("Part Reference" show)
      ("Power Pins Visible" hide)
      ("Source Library" show)
      ("Source Package" show)
      (SMOKE_ON_OFF show)
      (DERATE_TYPE show)
      (POSTOL show)
      (NEGTOL show)
      (RCA show)
      (TOL_ON_OFF show)
      ("PCB Footprint" hide)
      (DIST show)
      (PSpiceTemplate show)
      (PSpiceOnly show)
      (Primitive hide)
      (Reference optional)
      (Value optional))
    (Pins "" 1 1
      ("BiasValue Current" show)
      (FLOAT show))
    ("Schematic Nets" "" 1 1
      ("BiasValue Voltage" show)
      (PSpiceDefaultNet show))
    ("Title Blocks" "" 1
      (Title show)
      ("Cage Code" show)
      (Document show)
      (OrgName show)
      (OrgAddr1 show)
      (OrgAddr2 show)
      (OrgAddr3 show)
      (OrgAddr4 show)
      ("Page Create Date" show)
      ("Page Create Time" show)
      ("Page Modify Date" show)
      ("Page Modify Time" show)
      ("Page Name" show)
      ("Page Size" show)
      ("Page Number" show)
      ("Page Count" show)
      ("Schematic Name" show)
      ("Schematic Modify Date" show)
      ("Schematic Modify Time" show)
      ("Schematic Create Date" show)
      ("Schematic Create Time" show)
      ("Schematic Path" show)
      ("Design File Name" show)
      ("Design Create Date" show)
      ("Design Create Time" show)
      ("Design Modify Date" show)
      ("Design Modify Time" show)
      ("Design Name" show)
      (RevCode show)
      ("Source Library" show)
      ("Source Symbol" show)
      ("Path Name" show)
      ("Variant Name" show)
      (Document show))
    (Globals "" 1 1
      ("Source Library" hide)
      ("Source Symbol" hide)
      (SDTSourceLibName hide))
    (Ports "" 1 1
      ("Source Library" hide)
      ("Source Symbol" hide))
    (Aliases "" 1 1
      (Name show))
    ("Displayed Properties" "" "" 1
      ("Property Name" show)
      (Value show))
    ("Flat Nets" "" 1 1))
  ("< Current properties >"
    (Parts "" 1 1)
    ("Schematic Nets" "" 1 1)
    ("Flat Nets" "" 1 1)
    (Pins "" 1 1)
    ("Title Blocks" "" 1 1)
    (Globals "" 1 1)
    (Ports "" 1 1)
    (Aliases "" 1 1)))