{
  "title": "GitHub Verilog Languages Monthly Trending",
  "description": "Monthly Trending of Verilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Sun, 23 Nov 2025 07:15:38 GMT",
  "items": [
    {
      "title": "vortexgpgpu/vortex",
      "url": "https://github.com/vortexgpgpu/vortex",
      "description": "",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,766",
      "forks": "401",
      "addStars": "59",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2282163?s=40&v=4",
          "name": "tinebp",
          "url": "https://github.com/tinebp"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/60236720?s=40&v=4",
          "name": "jaewon-lee-github",
          "url": "https://github.com/jaewon-lee-github"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/81488614?s=40&v=4",
          "name": "borlaugg",
          "url": "https://github.com/borlaugg"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/44707773?s=40&v=4",
          "name": "SantoshSrivatsan24",
          "url": "https://github.com/SantoshSrivatsan24"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/22665322?s=40&v=4",
          "name": "Udit8348",
          "url": "https://github.com/Udit8348"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD",
      "description": "OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,280",
      "forks": "738",
      "addStars": "58",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34749589?s=40&v=4",
          "name": "jjcherry56",
          "url": "https://github.com/jjcherry56"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46405338?s=40&v=4",
          "name": "gadfort",
          "url": "https://github.com/gadfort"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56893454?s=40&v=4",
          "name": "osamahammad21",
          "url": "https://github.com/osamahammad21"
        }
      ]
    },
    {
      "title": "YosysHQ/picorv32",
      "url": "https://github.com/YosysHQ/picorv32",
      "description": "PicoRV32 - A Size-Optimized RISC-V CPU",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "3,788",
      "forks": "879",
      "addStars": "61",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/619764?s=40&v=4",
          "name": "cliffordwolf",
          "url": "https://github.com/cliffordwolf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/70348?s=40&v=4",
          "name": "wallclimber21",
          "url": "https://github.com/wallclimber21"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2194902?s=40&v=4",
          "name": "olofk",
          "url": "https://github.com/olofk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3416?s=40&v=4",
          "name": "thoughtpolice",
          "url": "https://github.com/thoughtpolice"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1768286?s=40&v=4",
          "name": "ldoolitt",
          "url": "https://github.com/ldoolitt"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD-flow-scripts",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts",
      "description": "OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "520",
      "forks": "398",
      "addStars": "17",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/9001905?s=40&v=4",
          "name": "vvbandeira",
          "url": "https://github.com/vvbandeira"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2798822?s=40&v=4",
          "name": "oharboe",
          "url": "https://github.com/oharboe"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/71403620?s=40&v=4",
          "name": "ravi-varadarajan",
          "url": "https://github.com/ravi-varadarajan"
        }
      ]
    },
    {
      "title": "alexforencich/verilog-ethernet",
      "url": "https://github.com/alexforencich/verilog-ethernet",
      "description": "Verilog Ethernet components for FPGA implementation",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,761",
      "forks": "793",
      "addStars": "37",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48435475?s=40&v=4",
          "name": "lomotos10",
          "url": "https://github.com/lomotos10"
        }
      ]
    },
    {
      "title": "chili-chips-ba/wireguard-fpga",
      "url": "https://github.com/chili-chips-ba/wireguard-fpga",
      "description": "Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,264",
      "forks": "29",
      "addStars": "74",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/5741611?s=40&v=4",
          "name": "eniokaljic",
          "url": "https://github.com/eniokaljic"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/67533663?s=40&v=4",
          "name": "chili-chips-ba",
          "url": "https://github.com/chili-chips-ba"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/21970031?s=40&v=4",
          "name": "wyvernSemi",
          "url": "https://github.com/wyvernSemi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/70281175?s=40&v=4",
          "name": "Juninho99",
          "url": "https://github.com/Juninho99"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/113244867?s=40&v=4",
          "name": "kerimbavcic",
          "url": "https://github.com/kerimbavcic"
        }
      ]
    },
    {
      "title": "siliconcompiler/lambdalib",
      "url": "https://github.com/siliconcompiler/lambdalib",
      "description": "Hardware abstraction library",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "42",
      "forks": "6",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2229872?s=40&v=4",
          "name": "aolofsson",
          "url": "https://github.com/aolofsson"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46405338?s=40&v=4",
          "name": "gadfort",
          "url": "https://github.com/gadfort"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/127570979?s=40&v=4",
          "name": "volkamir",
          "url": "https://github.com/volkamir"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/18091375?s=40&v=4",
          "name": "RiceShelley",
          "url": "https://github.com/RiceShelley"
        }
      ]
    },
    {
      "title": "nvdla/hw",
      "url": "https://github.com/nvdla/hw",
      "description": "RTL, Cmodel, and testbench for NVDLA",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,971",
      "forks": "621",
      "addStars": "26",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/997975?s=40&v=4",
          "name": "zdraw",
          "url": "https://github.com/zdraw"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/87427?s=40&v=4",
          "name": "jwise",
          "url": "https://github.com/jwise"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/15686911?s=40&v=4",
          "name": "shallyou",
          "url": "https://github.com/shallyou"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/32145820?s=40&v=4",
          "name": "nvdsmith",
          "url": "https://github.com/nvdsmith"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33321613?s=40&v=4",
          "name": "xalogic-linus",
          "url": "https://github.com/xalogic-linus"
        }
      ]
    }
  ]
}