// Copyright (C) 1991-2014 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Full Version"

// DATE "02/18/2017 14:14:29"

// 
// Device: Altera EP3SE50F780C2 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module mp2 (
	clk,
	pmem_resp,
	pmem_rdata,
	pmem_read,
	pmem_write,
	pmem_address,
	pmem_wdata);
input 	clk;
input 	pmem_resp;
input 	[127:0] pmem_rdata;
output 	pmem_read;
output 	pmem_write;
output 	[15:0] pmem_address;
output 	[127:0] pmem_wdata;

// Design Ports Information
// pmem_read	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_write	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[0]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[2]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[4]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[5]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[6]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[7]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[8]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[9]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[10]	=>  Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[11]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[12]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[13]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[14]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[15]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[0]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[1]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[2]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[3]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[5]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[6]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[7]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[8]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[9]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[10]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[11]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[12]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[13]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[14]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[15]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[16]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[17]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[18]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[19]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[20]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[21]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[22]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[23]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[24]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[25]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[26]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[27]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[28]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[29]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[30]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[31]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[32]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[33]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[34]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[35]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[36]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[37]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[38]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[39]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[40]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[41]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[42]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[43]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[44]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[45]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[46]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[47]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[48]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[49]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[50]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[51]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[52]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[53]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[54]	=>  Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[55]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[56]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[57]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[58]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[59]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[60]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[61]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[62]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[63]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[64]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[65]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[66]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[67]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[68]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[69]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[70]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[71]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[72]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[73]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[74]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[75]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[76]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[77]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[78]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[79]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[80]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[81]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[82]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[83]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[84]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[85]	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[86]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[87]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[88]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[89]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[90]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[91]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[92]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[93]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[94]	=>  Location: PIN_W23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[95]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[96]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[97]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[98]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[99]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[100]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[101]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[102]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[103]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[104]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[105]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[106]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[107]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[108]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[109]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[110]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[111]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[112]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[113]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[114]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[115]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[116]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[117]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[118]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[119]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[120]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[121]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[122]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[123]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[124]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[125]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[126]	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[127]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_resp	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[0]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[1]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[2]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[3]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[4]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[5]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[6]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[7]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[8]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[9]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[10]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[11]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[12]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[13]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[14]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[15]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[16]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[17]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[18]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[19]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[20]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[21]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[22]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[23]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[24]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[25]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[26]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[27]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[28]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[29]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[30]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[31]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[32]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[33]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[34]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[35]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[36]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[37]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[38]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[39]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[40]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[41]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[42]	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[43]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[44]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[45]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[46]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[47]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[48]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[49]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[50]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[51]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[52]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[53]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[54]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[55]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[56]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[57]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[58]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[59]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[60]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[61]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[62]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[63]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[64]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[65]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[66]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[67]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[68]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[69]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[70]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[71]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[72]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[73]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[74]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[75]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[76]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[77]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[78]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[79]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[80]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[81]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[82]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[83]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[84]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[85]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[86]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[87]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[88]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[89]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[90]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[91]	=>  Location: PIN_C28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[92]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[93]	=>  Location: PIN_AD13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[94]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[95]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[96]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[97]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[98]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[99]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[100]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[101]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[102]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[103]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[104]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[105]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[106]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[107]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[108]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[109]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[110]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[111]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[112]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[113]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[114]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[115]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[116]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[117]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[118]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[119]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[120]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[121]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[122]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[123]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[124]	=>  Location: PIN_E23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[125]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[126]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[127]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mp2_v.sdo");
// synopsys translate_on

wire \pmem_read~output_o ;
wire \pmem_write~output_o ;
wire \pmem_address[0]~output_o ;
wire \pmem_address[1]~output_o ;
wire \pmem_address[2]~output_o ;
wire \pmem_address[3]~output_o ;
wire \pmem_address[4]~output_o ;
wire \pmem_address[5]~output_o ;
wire \pmem_address[6]~output_o ;
wire \pmem_address[7]~output_o ;
wire \pmem_address[8]~output_o ;
wire \pmem_address[9]~output_o ;
wire \pmem_address[10]~output_o ;
wire \pmem_address[11]~output_o ;
wire \pmem_address[12]~output_o ;
wire \pmem_address[13]~output_o ;
wire \pmem_address[14]~output_o ;
wire \pmem_address[15]~output_o ;
wire \pmem_wdata[0]~output_o ;
wire \pmem_wdata[1]~output_o ;
wire \pmem_wdata[2]~output_o ;
wire \pmem_wdata[3]~output_o ;
wire \pmem_wdata[4]~output_o ;
wire \pmem_wdata[5]~output_o ;
wire \pmem_wdata[6]~output_o ;
wire \pmem_wdata[7]~output_o ;
wire \pmem_wdata[8]~output_o ;
wire \pmem_wdata[9]~output_o ;
wire \pmem_wdata[10]~output_o ;
wire \pmem_wdata[11]~output_o ;
wire \pmem_wdata[12]~output_o ;
wire \pmem_wdata[13]~output_o ;
wire \pmem_wdata[14]~output_o ;
wire \pmem_wdata[15]~output_o ;
wire \pmem_wdata[16]~output_o ;
wire \pmem_wdata[17]~output_o ;
wire \pmem_wdata[18]~output_o ;
wire \pmem_wdata[19]~output_o ;
wire \pmem_wdata[20]~output_o ;
wire \pmem_wdata[21]~output_o ;
wire \pmem_wdata[22]~output_o ;
wire \pmem_wdata[23]~output_o ;
wire \pmem_wdata[24]~output_o ;
wire \pmem_wdata[25]~output_o ;
wire \pmem_wdata[26]~output_o ;
wire \pmem_wdata[27]~output_o ;
wire \pmem_wdata[28]~output_o ;
wire \pmem_wdata[29]~output_o ;
wire \pmem_wdata[30]~output_o ;
wire \pmem_wdata[31]~output_o ;
wire \pmem_wdata[32]~output_o ;
wire \pmem_wdata[33]~output_o ;
wire \pmem_wdata[34]~output_o ;
wire \pmem_wdata[35]~output_o ;
wire \pmem_wdata[36]~output_o ;
wire \pmem_wdata[37]~output_o ;
wire \pmem_wdata[38]~output_o ;
wire \pmem_wdata[39]~output_o ;
wire \pmem_wdata[40]~output_o ;
wire \pmem_wdata[41]~output_o ;
wire \pmem_wdata[42]~output_o ;
wire \pmem_wdata[43]~output_o ;
wire \pmem_wdata[44]~output_o ;
wire \pmem_wdata[45]~output_o ;
wire \pmem_wdata[46]~output_o ;
wire \pmem_wdata[47]~output_o ;
wire \pmem_wdata[48]~output_o ;
wire \pmem_wdata[49]~output_o ;
wire \pmem_wdata[50]~output_o ;
wire \pmem_wdata[51]~output_o ;
wire \pmem_wdata[52]~output_o ;
wire \pmem_wdata[53]~output_o ;
wire \pmem_wdata[54]~output_o ;
wire \pmem_wdata[55]~output_o ;
wire \pmem_wdata[56]~output_o ;
wire \pmem_wdata[57]~output_o ;
wire \pmem_wdata[58]~output_o ;
wire \pmem_wdata[59]~output_o ;
wire \pmem_wdata[60]~output_o ;
wire \pmem_wdata[61]~output_o ;
wire \pmem_wdata[62]~output_o ;
wire \pmem_wdata[63]~output_o ;
wire \pmem_wdata[64]~output_o ;
wire \pmem_wdata[65]~output_o ;
wire \pmem_wdata[66]~output_o ;
wire \pmem_wdata[67]~output_o ;
wire \pmem_wdata[68]~output_o ;
wire \pmem_wdata[69]~output_o ;
wire \pmem_wdata[70]~output_o ;
wire \pmem_wdata[71]~output_o ;
wire \pmem_wdata[72]~output_o ;
wire \pmem_wdata[73]~output_o ;
wire \pmem_wdata[74]~output_o ;
wire \pmem_wdata[75]~output_o ;
wire \pmem_wdata[76]~output_o ;
wire \pmem_wdata[77]~output_o ;
wire \pmem_wdata[78]~output_o ;
wire \pmem_wdata[79]~output_o ;
wire \pmem_wdata[80]~output_o ;
wire \pmem_wdata[81]~output_o ;
wire \pmem_wdata[82]~output_o ;
wire \pmem_wdata[83]~output_o ;
wire \pmem_wdata[84]~output_o ;
wire \pmem_wdata[85]~output_o ;
wire \pmem_wdata[86]~output_o ;
wire \pmem_wdata[87]~output_o ;
wire \pmem_wdata[88]~output_o ;
wire \pmem_wdata[89]~output_o ;
wire \pmem_wdata[90]~output_o ;
wire \pmem_wdata[91]~output_o ;
wire \pmem_wdata[92]~output_o ;
wire \pmem_wdata[93]~output_o ;
wire \pmem_wdata[94]~output_o ;
wire \pmem_wdata[95]~output_o ;
wire \pmem_wdata[96]~output_o ;
wire \pmem_wdata[97]~output_o ;
wire \pmem_wdata[98]~output_o ;
wire \pmem_wdata[99]~output_o ;
wire \pmem_wdata[100]~output_o ;
wire \pmem_wdata[101]~output_o ;
wire \pmem_wdata[102]~output_o ;
wire \pmem_wdata[103]~output_o ;
wire \pmem_wdata[104]~output_o ;
wire \pmem_wdata[105]~output_o ;
wire \pmem_wdata[106]~output_o ;
wire \pmem_wdata[107]~output_o ;
wire \pmem_wdata[108]~output_o ;
wire \pmem_wdata[109]~output_o ;
wire \pmem_wdata[110]~output_o ;
wire \pmem_wdata[111]~output_o ;
wire \pmem_wdata[112]~output_o ;
wire \pmem_wdata[113]~output_o ;
wire \pmem_wdata[114]~output_o ;
wire \pmem_wdata[115]~output_o ;
wire \pmem_wdata[116]~output_o ;
wire \pmem_wdata[117]~output_o ;
wire \pmem_wdata[118]~output_o ;
wire \pmem_wdata[119]~output_o ;
wire \pmem_wdata[120]~output_o ;
wire \pmem_wdata[121]~output_o ;
wire \pmem_wdata[122]~output_o ;
wire \pmem_wdata[123]~output_o ;
wire \pmem_wdata[124]~output_o ;
wire \pmem_wdata[125]~output_o ;
wire \pmem_wdata[126]~output_o ;
wire \pmem_wdata[127]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \pmem_resp~input_o ;
wire \cpu_inst|control|Selector16~0_combout ;
wire \cpu_inst|control|state.calc_addr_b~q ;
wire \cpu_inst|control|WideOr1~combout ;
wire \cpu_inst|control|Selector36~0_combout ;
wire \cpu_inst|control|Selector12~1_combout ;
wire \cpu_inst|control|state.s_shf~q ;
wire \cpu_inst|control|Selector35~0_combout ;
wire \cpu_inst|control|Selector25~0_combout ;
wire \cpu_inst|control|Selector10~0_combout ;
wire \cpu_inst|control|state.s_and~q ;
wire \cpu_inst|control|Selector9~0_combout ;
wire \cpu_inst|control|state.s_add~q ;
wire \cpu_inst|datapath|alumux|Mux10~0_combout ;
wire \cpu_inst|control|Selector17~0_combout ;
wire \cpu_inst|control|Selector35~1_combout ;
wire \cpu_inst|control|state.jsr~q ;
wire \cpu_inst|control|WideOr13~0_combout ;
wire \cpu_inst|control|Selector34~0_combout ;
wire \cpu_inst|control|Selector34~1_combout ;
wire \cpu_inst|control|state.lea~q ;
wire \cpu_inst|control|WideOr15~combout ;
wire \cpu_inst|control|Selector37~0_combout ;
wire \cpu_inst|control|state.trap2~q ;
wire \cpu_inst|control|Selector38~0_combout ;
wire \cpu_inst|control|state.trap3~q ;
wire \cpu_inst|control|Selector33~0_combout ;
wire \cpu_inst|control|state.jmp~q ;
wire \cpu_inst|control|Selector0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[202]~feeder_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0_bypass[14]~feeder_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0_bypass[4]~feeder_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0_bypass[2]~feeder_combout ;
wire \cache_inst|datapath|way1|tag|data~0_combout ;
wire \cpu_inst|datapath|alu_inst|Equal0~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector8~2_combout ;
wire \cpu_inst|control|WideOr8~combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux7~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector10~6_combout ;
wire \cpu_inst|control|Selector17~1_combout ;
wire \cpu_inst|control|Selector25~1_combout ;
wire \cpu_inst|control|state.str1~q ;
wire \cpu_inst|datapath|storemux|f[2]~0_combout ;
wire \cpu_inst|control|Selector11~0_combout ;
wire \cpu_inst|control|Selector11~1_combout ;
wire \cpu_inst|control|state.s_not~q ;
wire \cpu_inst|control|WideOr13~1_combout ;
wire \cpu_inst|control|Selector21~0_combout ;
wire \cpu_inst|control|state.ldi1~q ;
wire \cpu_inst|control|Selector22~0_combout ;
wire \cpu_inst|control|state.ldi2~q ;
wire \cpu_inst|control|Selector23~0_combout ;
wire \cpu_inst|control|state.ldi3~q ;
wire \cpu_inst|control|Selector24~0_combout ;
wire \cpu_inst|control|state.ldi4~q ;
wire \cpu_inst|control|WideOr13~2_combout ;
wire \cpu_inst|datapath|br_adder|Add0~1_sumout ;
wire \cpu_inst|datapath|pcPlus2|Add0~1_sumout ;
wire \cpu_inst|datapath|pcmux|Mux14~0_combout ;
wire \cpu_inst|control|WideOr4~0_combout ;
wire \cpu_inst|control|WideOr4~combout ;
wire \cpu_inst|datapath|regfilemux|Mux14~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[156]~feeder_combout ;
wire \cpu_inst|control|Selector28~0_combout ;
wire \cpu_inst|control|state.stb2~q ;
wire \cache_inst|datapath|writelogic|comb~13_combout ;
wire \cpu_inst|datapath|marmux|Mux13~0_combout ;
wire \cache_inst|datapath|writelogic|comb~14_combout ;
wire \pmem_rdata[74]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux5~0_combout ;
wire \cache_inst|datapath|writelogic|comb~2_combout ;
wire \cache_inst|datapath|writelogic|comb~10_combout ;
wire \pmem_rdata[63]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \pmem_rdata[64]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[136]~feeder_combout ;
wire \pmem_rdata[65]~input_o ;
wire \cache_inst|datapath|writelogic|comb~11_combout ;
wire \cache_inst|datapath|writelogic|comb~12_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[138]~feeder_combout ;
wire \cache_inst|control|load_TD0~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[0]~0_combout ;
wire \cache_inst|datapath|way0|data|data~0_combout ;
wire \pmem_rdata[66]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[140]~feeder_combout ;
wire \pmem_rdata[67]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux4~0_combout ;
wire \pmem_rdata[68]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux3~0_combout ;
wire \pmem_rdata[69]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[146]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[20]~feeder_combout ;
wire \cache_inst|datapath|writelogic|comb~0_combout ;
wire \cache_inst|datapath|writelogic|comb~1_combout ;
wire \pmem_rdata[6]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux1~0_combout ;
wire \pmem_rdata[0]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[8]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[10]~feeder_combout ;
wire \pmem_rdata[2]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[12]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[14]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[18]~feeder_combout ;
wire \cpu_inst|datapath|alumux|Mux3~0_combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux9~0_combout ;
wire \cpu_inst|datapath|pcPlus2|Add0~10 ;
wire \cpu_inst|datapath|pcPlus2|Add0~13_sumout ;
wire \cpu_inst|datapath|br_adder|Add0~2 ;
wire \cpu_inst|datapath|br_adder|Add0~6 ;
wire \cpu_inst|datapath|br_adder|Add0~10 ;
wire \cpu_inst|datapath|br_adder|Add0~13_sumout ;
wire \cpu_inst|datapath|pcmux|Mux11~0_combout ;
wire \cpu_inst|datapath|br_adder|Add0~14 ;
wire \cpu_inst|datapath|br_adder|Add0~17_sumout ;
wire \cpu_inst|datapath|pcPlus2|Add0~14 ;
wire \cpu_inst|datapath|pcPlus2|Add0~17_sumout ;
wire \cpu_inst|datapath|pcmux|Mux10~0_combout ;
wire \cpu_inst|datapath|br_adder|Add0~18 ;
wire \cpu_inst|datapath|br_adder|Add0~21_sumout ;
wire \cpu_inst|datapath|pcPlus2|Add0~18 ;
wire \cpu_inst|datapath|pcPlus2|Add0~21_sumout ;
wire \cpu_inst|datapath|br_adder|Add0~5_sumout ;
wire \cpu_inst|datapath|regfilemux|Mux13~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~82_q ;
wire \cpu_inst|datapath|regfile_inst|data~98_q ;
wire \cpu_inst|datapath|regfile_inst|data~385_combout ;
wire \cpu_inst|datapath|regfile_inst|data~114_q ;
wire \cpu_inst|datapath|regfile_inst|data~388_combout ;
wire \cpu_inst|datapath|regfile_inst|data~50_q ;
wire \cpu_inst|datapath|regfile_inst|data~390_combout ;
wire \cpu_inst|datapath|regfile_inst|data~34_q ;
wire \cpu_inst|datapath|regfile_inst|data~387_combout ;
wire \cpu_inst|datapath|regfile_inst|data~18_q ;
wire \cpu_inst|datapath|regfile_inst|data~389_combout ;
wire \cpu_inst|datapath|regfile_inst|data~2_q ;
wire \cpu_inst|datapath|regfile_inst|data~168_combout ;
wire \cpu_inst|datapath|regfile_inst|data~386_combout ;
wire \cpu_inst|datapath|regfile_inst|data~66_q ;
wire \cpu_inst|datapath|regfile_inst|data~172_combout ;
wire \cpu_inst|datapath|alumux|Mux13~1_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ;
wire \cpu_inst|datapath|alu_inst|Selector9~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~123_q ;
wire \cpu_inst|datapath|regfile_inst|data~91_q ;
wire \cpu_inst|datapath|regfile_inst|data~107_q ;
wire \cpu_inst|datapath|storemux|f[0]~2_combout ;
wire \cpu_inst|datapath|regfile_inst|data~27_q ;
wire \cpu_inst|datapath|regfile_inst|data~43_q ;
wire \cpu_inst|datapath|regfile_inst|data~59_q ;
wire \cpu_inst|datapath|mdrOutModifier|Mux8~0_combout ;
wire \cpu_inst|datapath|storemux|f[1]~1_combout ;
wire \cpu_inst|datapath|regfile_inst|data~11_q ;
wire \cpu_inst|datapath|regfile_inst|data~304_combout ;
wire \cpu_inst|datapath|regfile_inst|data~75_q ;
wire \cpu_inst|datapath|regfile_inst|data~308_combout ;
wire \cpu_inst|datapath|regfile_inst|data~122_q ;
wire \cpu_inst|datapath|regfile_inst|data~106_q ;
wire \cpu_inst|datapath|regfile_inst|data~26_q ;
wire \cpu_inst|datapath|regfile_inst|data~42_q ;
wire \cpu_inst|datapath|regfile_inst|data~58_q ;
wire \cpu_inst|datapath|regfile_inst|data~10_q ;
wire \cpu_inst|datapath|regfile_inst|data~296_combout ;
wire \cpu_inst|datapath|regfile_inst|data~74_q ;
wire \cpu_inst|datapath|regfile_inst|data~300_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[226]~feeder_combout ;
wire \pmem_rdata[109]~input_o ;
wire \cache_inst|datapath|writelogic|comb~18_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux2~0_combout ;
wire \pmem_rdata[99]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[206]~feeder_combout ;
wire \cache_inst|datapath|writelogic|comb~17_combout ;
wire \pmem_rdata[100]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[208]~feeder_combout ;
wire \pmem_rdata[101]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[210]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[212]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[214]~feeder_combout ;
wire \pmem_rdata[104]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux7~0_combout ;
wire \pmem_rdata[105]~input_o ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[218]~feeder_combout ;
wire \pmem_rdata[106]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[220]~feeder_combout ;
wire \pmem_rdata[107]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[222]~feeder_combout ;
wire \pmem_rdata[108]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[224]~feeder_combout ;
wire \pmem_rdata[110]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[228]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[230]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[232]~feeder_combout ;
wire \cache_inst|datapath|writelogic|comb~19_combout ;
wire \pmem_rdata[113]~input_o ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[234]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[236]~feeder_combout ;
wire \pmem_rdata[115]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[238]~feeder_combout ;
wire \pmem_rdata[116]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[240]~feeder_combout ;
wire \pmem_rdata[118]~input_o ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[244]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[246]~feeder_combout ;
wire \cache_inst|datapath|writelogic|comb~20_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[248]~feeder_combout ;
wire \pmem_rdata[121]~input_o ;
wire \pmem_rdata[122]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[254]~feeder_combout ;
wire \pmem_rdata[124]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[256]~feeder_combout ;
wire \pmem_rdata[126]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[260]~feeder_combout ;
wire \pmem_rdata[127]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[262]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a127 ;
wire \cache_inst|datapath|wayselector_mux|f[127]~381_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[262]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a127 ;
wire \cache_inst|datapath|wayselector_mux|f[127]~382_combout ;
wire \cache_inst|datapath|wayselector_mux|f[127]~383_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a126 ;
wire \cache_inst|datapath|wayselector_mux|f[126]~378_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[260]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a126 ;
wire \cache_inst|datapath|wayselector_mux|f[126]~379_combout ;
wire \cache_inst|datapath|wayselector_mux|f[126]~380_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a125 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[258]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[125]~376_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[258]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a125 ;
wire \cache_inst|datapath|wayselector_mux|f[125]~375_combout ;
wire \cache_inst|datapath|wayselector_mux|f[125]~377_combout ;
wire \pmem_rdata[125]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux2~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a124 ;
wire \cache_inst|datapath|wayselector_mux|f[124]~372_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[256]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[255]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a124 ;
wire \cache_inst|datapath|wayselector_mux|f[124]~373_combout ;
wire \cache_inst|datapath|wayselector_mux|f[124]~374_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a123 ;
wire \cache_inst|datapath|wayselector_mux|f[123]~369_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[254]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a123 ;
wire \cache_inst|datapath|wayselector_mux|f[123]~370_combout ;
wire \cache_inst|datapath|wayselector_mux|f[123]~371_combout ;
wire \pmem_rdata[123]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a122 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[252]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[122]~367_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[252]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a122 ;
wire \cache_inst|datapath|wayselector_mux|f[122]~366_combout ;
wire \cache_inst|datapath|wayselector_mux|f[122]~368_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a121 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[250]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[121]~364_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[250]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a121 ;
wire \cache_inst|datapath|wayselector_mux|f[121]~363_combout ;
wire \cache_inst|datapath|wayselector_mux|f[121]~365_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a120 ;
wire \cache_inst|datapath|wayselector_mux|f[120]~360_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[248]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a120 ;
wire \cache_inst|datapath|wayselector_mux|f[120]~361_combout ;
wire \cache_inst|datapath|wayselector_mux|f[120]~362_combout ;
wire \pmem_rdata[120]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a119 ;
wire \cache_inst|datapath|wayselector_mux|f[119]~357_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[246]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a119 ;
wire \cache_inst|datapath|wayselector_mux|f[119]~358_combout ;
wire \cache_inst|datapath|wayselector_mux|f[119]~359_combout ;
wire \pmem_rdata[119]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a118 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[243]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[118]~355_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[244]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a118 ;
wire \cache_inst|datapath|wayselector_mux|f[118]~354_combout ;
wire \cache_inst|datapath|wayselector_mux|f[118]~356_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a117 ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[242]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[117]~351_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[242]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a117 ;
wire \cache_inst|datapath|wayselector_mux|f[117]~352_combout ;
wire \cache_inst|datapath|wayselector_mux|f[117]~353_combout ;
wire \pmem_rdata[117]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux2~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a116 ;
wire \cache_inst|datapath|wayselector_mux|f[116]~348_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[240]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a116 ;
wire \cache_inst|datapath|wayselector_mux|f[116]~349_combout ;
wire \cache_inst|datapath|wayselector_mux|f[116]~350_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a115 ;
wire \cache_inst|datapath|wayselector_mux|f[115]~345_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[238]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a115 ;
wire \cache_inst|datapath|wayselector_mux|f[115]~346_combout ;
wire \cache_inst|datapath|wayselector_mux|f[115]~347_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a114 ;
wire \cache_inst|datapath|wayselector_mux|f[114]~342_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[236]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a114 ;
wire \cache_inst|datapath|wayselector_mux|f[114]~343_combout ;
wire \cache_inst|datapath|wayselector_mux|f[114]~344_combout ;
wire \pmem_rdata[114]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a113 ;
wire \cache_inst|datapath|wayselector_mux|f[113]~340_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[234]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[233]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a113 ;
wire \cache_inst|datapath|wayselector_mux|f[113]~339_combout ;
wire \cache_inst|datapath|wayselector_mux|f[113]~341_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a112 ;
wire \cache_inst|datapath|wayselector_mux|f[112]~336_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[232]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a112 ;
wire \cache_inst|datapath|wayselector_mux|f[112]~337_combout ;
wire \cache_inst|datapath|wayselector_mux|f[112]~338_combout ;
wire \pmem_rdata[112]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a111 ;
wire \cache_inst|datapath|wayselector_mux|f[111]~333_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[229]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[230]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a111 ;
wire \cache_inst|datapath|wayselector_mux|f[111]~334_combout ;
wire \cache_inst|datapath|wayselector_mux|f[111]~335_combout ;
wire \pmem_rdata[111]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a110 ;
wire \cache_inst|datapath|wayselector_mux|f[110]~330_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[228]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a110 ;
wire \cache_inst|datapath|wayselector_mux|f[110]~331_combout ;
wire \cache_inst|datapath|wayselector_mux|f[110]~332_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a108 ;
wire \cache_inst|datapath|wayselector_mux|f[108]~324_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[224]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a108 ;
wire \cache_inst|datapath|wayselector_mux|f[108]~325_combout ;
wire \cache_inst|datapath|wayselector_mux|f[108]~326_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a107 ;
wire \cache_inst|datapath|wayselector_mux|f[107]~321_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a107 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[222]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[107]~322_combout ;
wire \cache_inst|datapath|wayselector_mux|f[107]~323_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a106 ;
wire \cache_inst|datapath|wayselector_mux|f[106]~318_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[220]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a106 ;
wire \cache_inst|datapath|wayselector_mux|f[106]~319_combout ;
wire \cache_inst|datapath|wayselector_mux|f[106]~320_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a105 ;
wire \cache_inst|datapath|wayselector_mux|f[105]~316_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[218]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a105 ;
wire \cache_inst|datapath|wayselector_mux|f[105]~315_combout ;
wire \cache_inst|datapath|wayselector_mux|f[105]~317_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a103 ;
wire \cache_inst|datapath|wayselector_mux|f[103]~309_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[214]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a103 ;
wire \cache_inst|datapath|wayselector_mux|f[103]~310_combout ;
wire \cache_inst|datapath|wayselector_mux|f[103]~311_combout ;
wire \pmem_rdata[103]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a102 ;
wire \cache_inst|datapath|wayselector_mux|f[102]~306_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[212]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a102 ;
wire \cache_inst|datapath|wayselector_mux|f[102]~307_combout ;
wire \cache_inst|datapath|wayselector_mux|f[102]~308_combout ;
wire \pmem_rdata[102]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a101 ;
wire \cache_inst|datapath|wayselector_mux|f[101]~303_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a101 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[210]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[101]~304_combout ;
wire \cache_inst|datapath|wayselector_mux|f[101]~305_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux2~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a100 ;
wire \cache_inst|datapath|wayselector_mux|f[100]~300_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[208]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a100 ;
wire \cache_inst|datapath|wayselector_mux|f[100]~301_combout ;
wire \cache_inst|datapath|wayselector_mux|f[100]~302_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \cache_inst|datapath|wayselector_mux|f[99]~297_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[206]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \cache_inst|datapath|wayselector_mux|f[99]~298_combout ;
wire \cache_inst|datapath|wayselector_mux|f[99]~299_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a109 ;
wire \cache_inst|datapath|wayselector_mux|f[109]~327_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[226]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a109 ;
wire \cache_inst|datapath|wayselector_mux|f[109]~328_combout ;
wire \cache_inst|datapath|wayselector_mux|f[109]~329_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[194]~feeder_combout ;
wire \pmem_rdata[93]~input_o ;
wire \cache_inst|datapath|writelogic|comb~16_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux2~0_combout ;
wire \pmem_rdata[71]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[150]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[152]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[154]~feeder_combout ;
wire \pmem_rdata[75]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[158]~feeder_combout ;
wire \pmem_rdata[76]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[160]~feeder_combout ;
wire \pmem_rdata[77]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[162]~feeder_combout ;
wire \pmem_rdata[78]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[164]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[166]~feeder_combout ;
wire \cache_inst|datapath|writelogic|comb~4_combout ;
wire \cache_inst|datapath|writelogic|comb~15_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[168]~feeder_combout ;
wire \pmem_rdata[81]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[170]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[172]~feeder_combout ;
wire \pmem_rdata[83]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[174]~feeder_combout ;
wire \pmem_rdata[84]~input_o ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[176]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[178]~feeder_combout ;
wire \pmem_rdata[86]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[180]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[182]~feeder_combout ;
wire \pmem_rdata[88]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[184]~feeder_combout ;
wire \pmem_rdata[89]~input_o ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[186]~feeder_combout ;
wire \pmem_rdata[90]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[188]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[192]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[196]~feeder_combout ;
wire \pmem_rdata[95]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[200]~feeder_combout ;
wire \pmem_rdata[97]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux6~0_combout ;
wire \pmem_rdata[98]~input_o ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[204]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a98 ;
wire \cache_inst|datapath|wayselector_mux|f[98]~295_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[204]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a98 ;
wire \cache_inst|datapath|wayselector_mux|f[98]~294_combout ;
wire \cache_inst|datapath|wayselector_mux|f[98]~296_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a96 ;
wire \cache_inst|datapath|wayselector_mux|f[96]~288_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[200]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a96 ;
wire \cache_inst|datapath|wayselector_mux|f[96]~289_combout ;
wire \cache_inst|datapath|wayselector_mux|f[96]~290_combout ;
wire \pmem_rdata[96]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a94 ;
wire \cache_inst|datapath|wayselector_mux|f[94]~282_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[196]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a94 ;
wire \cache_inst|datapath|wayselector_mux|f[94]~283_combout ;
wire \cache_inst|datapath|wayselector_mux|f[94]~284_combout ;
wire \pmem_rdata[94]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a92 ;
wire \cache_inst|datapath|wayselector_mux|f[92]~276_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[192]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a92 ;
wire \cache_inst|datapath|wayselector_mux|f[92]~277_combout ;
wire \cache_inst|datapath|wayselector_mux|f[92]~278_combout ;
wire \pmem_rdata[92]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a91 ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[190]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[91]~273_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[190]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a91 ;
wire \cache_inst|datapath|wayselector_mux|f[91]~274_combout ;
wire \cache_inst|datapath|wayselector_mux|f[91]~275_combout ;
wire \pmem_rdata[91]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a90 ;
wire \cache_inst|datapath|wayselector_mux|f[90]~270_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[188]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a90 ;
wire \cache_inst|datapath|wayselector_mux|f[90]~271_combout ;
wire \cache_inst|datapath|wayselector_mux|f[90]~272_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a89 ;
wire \cache_inst|datapath|wayselector_mux|f[89]~268_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[186]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a89 ;
wire \cache_inst|datapath|wayselector_mux|f[89]~267_combout ;
wire \cache_inst|datapath|wayselector_mux|f[89]~269_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a88 ;
wire \cache_inst|datapath|wayselector_mux|f[88]~264_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[184]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a88 ;
wire \cache_inst|datapath|wayselector_mux|f[88]~265_combout ;
wire \cache_inst|datapath|wayselector_mux|f[88]~266_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a87 ;
wire \cache_inst|datapath|wayselector_mux|f[87]~261_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[182]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a87 ;
wire \cache_inst|datapath|wayselector_mux|f[87]~262_combout ;
wire \cache_inst|datapath|wayselector_mux|f[87]~263_combout ;
wire \pmem_rdata[87]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a86 ;
wire \cache_inst|datapath|wayselector_mux|f[86]~258_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[180]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a86 ;
wire \cache_inst|datapath|wayselector_mux|f[86]~259_combout ;
wire \cache_inst|datapath|wayselector_mux|f[86]~260_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a85 ;
wire \cache_inst|datapath|wayselector_mux|f[85]~255_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[178]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a85 ;
wire \cache_inst|datapath|wayselector_mux|f[85]~256_combout ;
wire \cache_inst|datapath|wayselector_mux|f[85]~257_combout ;
wire \pmem_rdata[85]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux2~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a84 ;
wire \cache_inst|datapath|wayselector_mux|f[84]~253_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[176]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a84 ;
wire \cache_inst|datapath|wayselector_mux|f[84]~252_combout ;
wire \cache_inst|datapath|wayselector_mux|f[84]~254_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a83 ;
wire \cache_inst|datapath|wayselector_mux|f[83]~249_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[174]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a83 ;
wire \cache_inst|datapath|wayselector_mux|f[83]~250_combout ;
wire \cache_inst|datapath|wayselector_mux|f[83]~251_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a82 ;
wire \cache_inst|datapath|wayselector_mux|f[82]~246_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[172]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a82 ;
wire \cache_inst|datapath|wayselector_mux|f[82]~247_combout ;
wire \cache_inst|datapath|wayselector_mux|f[82]~248_combout ;
wire \pmem_rdata[82]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a81 ;
wire \cache_inst|datapath|wayselector_mux|f[81]~243_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[170]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a81 ;
wire \cache_inst|datapath|wayselector_mux|f[81]~244_combout ;
wire \cache_inst|datapath|wayselector_mux|f[81]~245_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a80 ;
wire \cache_inst|datapath|wayselector_mux|f[80]~241_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[168]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a80 ;
wire \cache_inst|datapath|wayselector_mux|f[80]~240_combout ;
wire \cache_inst|datapath|wayselector_mux|f[80]~242_combout ;
wire \pmem_rdata[80]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a79 ;
wire \cache_inst|datapath|wayselector_mux|f[79]~237_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[166]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a79 ;
wire \cache_inst|datapath|wayselector_mux|f[79]~238_combout ;
wire \cache_inst|datapath|wayselector_mux|f[79]~239_combout ;
wire \pmem_rdata[79]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a78 ;
wire \cache_inst|datapath|wayselector_mux|f[78]~234_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[164]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a78 ;
wire \cache_inst|datapath|wayselector_mux|f[78]~235_combout ;
wire \cache_inst|datapath|wayselector_mux|f[78]~236_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a77 ;
wire \cache_inst|datapath|wayselector_mux|f[77]~231_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[162]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a77 ;
wire \cache_inst|datapath|wayselector_mux|f[77]~232_combout ;
wire \cache_inst|datapath|wayselector_mux|f[77]~233_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux2~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a76 ;
wire \cache_inst|datapath|wayselector_mux|f[76]~228_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[160]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a76 ;
wire \cache_inst|datapath|wayselector_mux|f[76]~229_combout ;
wire \cache_inst|datapath|wayselector_mux|f[76]~230_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a75 ;
wire \cache_inst|datapath|wayselector_mux|f[75]~225_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[158]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a75 ;
wire \cache_inst|datapath|wayselector_mux|f[75]~226_combout ;
wire \cache_inst|datapath|wayselector_mux|f[75]~227_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a73 ;
wire \cache_inst|datapath|wayselector_mux|f[73]~219_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[154]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a73 ;
wire \cache_inst|datapath|wayselector_mux|f[73]~220_combout ;
wire \cache_inst|datapath|wayselector_mux|f[73]~221_combout ;
wire \pmem_rdata[73]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a72 ;
wire \cache_inst|datapath|wayselector_mux|f[72]~216_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[152]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a72 ;
wire \cache_inst|datapath|wayselector_mux|f[72]~217_combout ;
wire \cache_inst|datapath|wayselector_mux|f[72]~218_combout ;
wire \pmem_rdata[72]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a71 ;
wire \cache_inst|datapath|wayselector_mux|f[71]~213_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[150]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a71 ;
wire \cache_inst|datapath|wayselector_mux|f[71]~214_combout ;
wire \cache_inst|datapath|wayselector_mux|f[71]~215_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a93 ;
wire \cache_inst|datapath|wayselector_mux|f[93]~280_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[194]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a93 ;
wire \cache_inst|datapath|wayselector_mux|f[93]~279_combout ;
wire \cache_inst|datapath|wayselector_mux|f[93]~281_combout ;
wire \cpu_inst|datapath|mdrmux|f[13]~28_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[66]~feeder_combout ;
wire \cache_inst|datapath|writelogic|comb~6_combout ;
wire \pmem_rdata[27]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[62]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[64]~feeder_combout ;
wire \pmem_rdata[29]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux2~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[68]~feeder_combout ;
wire \pmem_rdata[32]~input_o ;
wire \cache_inst|datapath|writelogic|comb~7_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[72]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[74]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[76]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[78]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[79]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[80]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[84]~feeder_combout ;
wire \pmem_rdata[39]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[86]~feeder_combout ;
wire \cache_inst|datapath|writelogic|comb~8_combout ;
wire \pmem_rdata[40]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[88]~feeder_combout ;
wire \pmem_rdata[41]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[90]~feeder_combout ;
wire \pmem_rdata[42]~input_o ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[92]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[94]~feeder_combout ;
wire \pmem_rdata[44]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[96]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[98]~feeder_combout ;
wire \pmem_rdata[46]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[100]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[102]~feeder_combout ;
wire \pmem_rdata[48]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[106]~feeder_combout ;
wire \cache_inst|datapath|writelogic|comb~9_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[108]~feeder_combout ;
wire \pmem_rdata[51]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[110]~feeder_combout ;
wire \pmem_rdata[52]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[112]~feeder_combout ;
wire \pmem_rdata[53]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[114]~feeder_combout ;
wire \pmem_rdata[54]~input_o ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[116]~feeder_combout ;
wire \pmem_rdata[55]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[120]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[122]~feeder_combout ;
wire \pmem_rdata[58]~input_o ;
wire \pmem_rdata[59]~input_o ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[126]~feeder_combout ;
wire \pmem_rdata[60]~input_o ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[128]~feeder_combout ;
wire \pmem_rdata[61]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[130]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a62 ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[132]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[62]~186_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[132]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a62 ;
wire \cache_inst|datapath|wayselector_mux|f[62]~187_combout ;
wire \cache_inst|datapath|wayselector_mux|f[62]~188_combout ;
wire \pmem_rdata[62]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a61 ;
wire \cache_inst|datapath|wayselector_mux|f[61]~183_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[130]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a61 ;
wire \cache_inst|datapath|wayselector_mux|f[61]~184_combout ;
wire \cache_inst|datapath|wayselector_mux|f[61]~185_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux2~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a60 ;
wire \cache_inst|datapath|wayselector_mux|f[60]~181_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[128]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a60 ;
wire \cache_inst|datapath|wayselector_mux|f[60]~180_combout ;
wire \cache_inst|datapath|wayselector_mux|f[60]~182_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a59 ;
wire \cache_inst|datapath|wayselector_mux|f[59]~178_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[126]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a59 ;
wire \cache_inst|datapath|wayselector_mux|f[59]~177_combout ;
wire \cache_inst|datapath|wayselector_mux|f[59]~179_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a58 ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[124]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[58]~174_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[124]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a58 ;
wire \cache_inst|datapath|wayselector_mux|f[58]~175_combout ;
wire \cache_inst|datapath|wayselector_mux|f[58]~176_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a57 ;
wire \cache_inst|datapath|wayselector_mux|f[57]~171_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[122]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a57 ;
wire \cache_inst|datapath|wayselector_mux|f[57]~172_combout ;
wire \cache_inst|datapath|wayselector_mux|f[57]~173_combout ;
wire \pmem_rdata[57]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a56 ;
wire \cache_inst|datapath|wayselector_mux|f[56]~168_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[120]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a56 ;
wire \cache_inst|datapath|wayselector_mux|f[56]~169_combout ;
wire \cache_inst|datapath|wayselector_mux|f[56]~170_combout ;
wire \pmem_rdata[56]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a55 ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[118]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[55]~165_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a55 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[118]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[55]~166_combout ;
wire \cache_inst|datapath|wayselector_mux|f[55]~167_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a54 ;
wire \cache_inst|datapath|wayselector_mux|f[54]~163_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[116]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a54 ;
wire \cache_inst|datapath|wayselector_mux|f[54]~162_combout ;
wire \cache_inst|datapath|wayselector_mux|f[54]~164_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a53 ;
wire \cache_inst|datapath|wayselector_mux|f[53]~159_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[114]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a53 ;
wire \cache_inst|datapath|wayselector_mux|f[53]~160_combout ;
wire \cache_inst|datapath|wayselector_mux|f[53]~161_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux2~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a52 ;
wire \cache_inst|datapath|wayselector_mux|f[52]~156_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[112]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a52 ;
wire \cache_inst|datapath|wayselector_mux|f[52]~157_combout ;
wire \cache_inst|datapath|wayselector_mux|f[52]~158_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a51 ;
wire \cache_inst|datapath|wayselector_mux|f[51]~153_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[110]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a51 ;
wire \cache_inst|datapath|wayselector_mux|f[51]~154_combout ;
wire \cache_inst|datapath|wayselector_mux|f[51]~155_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a50 ;
wire \cache_inst|datapath|wayselector_mux|f[50]~150_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[108]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a50 ;
wire \cache_inst|datapath|wayselector_mux|f[50]~151_combout ;
wire \cache_inst|datapath|wayselector_mux|f[50]~152_combout ;
wire \pmem_rdata[50]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a49 ;
wire \cache_inst|datapath|wayselector_mux|f[49]~147_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a49 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[106]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[49]~148_combout ;
wire \cache_inst|datapath|wayselector_mux|f[49]~149_combout ;
wire \pmem_rdata[49]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a48 ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[104]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[48]~144_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[104]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a48 ;
wire \cache_inst|datapath|wayselector_mux|f[48]~145_combout ;
wire \cache_inst|datapath|wayselector_mux|f[48]~146_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a47 ;
wire \cache_inst|datapath|wayselector_mux|f[47]~141_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a47 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[102]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[47]~142_combout ;
wire \cache_inst|datapath|wayselector_mux|f[47]~143_combout ;
wire \pmem_rdata[47]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a46 ;
wire \cache_inst|datapath|wayselector_mux|f[46]~138_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[100]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a46 ;
wire \cache_inst|datapath|wayselector_mux|f[46]~139_combout ;
wire \cache_inst|datapath|wayselector_mux|f[46]~140_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a45 ;
wire \cache_inst|datapath|wayselector_mux|f[45]~135_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[98]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a45 ;
wire \cache_inst|datapath|wayselector_mux|f[45]~136_combout ;
wire \cache_inst|datapath|wayselector_mux|f[45]~137_combout ;
wire \pmem_rdata[45]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux2~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a44 ;
wire \cache_inst|datapath|wayselector_mux|f[44]~132_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[96]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a44 ;
wire \cache_inst|datapath|wayselector_mux|f[44]~133_combout ;
wire \cache_inst|datapath|wayselector_mux|f[44]~134_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a43 ;
wire \cache_inst|datapath|wayselector_mux|f[43]~130_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[94]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a43 ;
wire \cache_inst|datapath|wayselector_mux|f[43]~129_combout ;
wire \cache_inst|datapath|wayselector_mux|f[43]~131_combout ;
wire \pmem_rdata[43]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a42 ;
wire \cache_inst|datapath|wayselector_mux|f[42]~127_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[92]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a42 ;
wire \cache_inst|datapath|wayselector_mux|f[42]~126_combout ;
wire \cache_inst|datapath|wayselector_mux|f[42]~128_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a41 ;
wire \cache_inst|datapath|wayselector_mux|f[41]~123_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[90]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a41 ;
wire \cache_inst|datapath|wayselector_mux|f[41]~124_combout ;
wire \cache_inst|datapath|wayselector_mux|f[41]~125_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a40 ;
wire \cache_inst|datapath|wayselector_mux|f[40]~120_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[88]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a40 ;
wire \cache_inst|datapath|wayselector_mux|f[40]~121_combout ;
wire \cache_inst|datapath|wayselector_mux|f[40]~122_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a39 ;
wire \cache_inst|datapath|wayselector_mux|f[39]~117_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a39 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[86]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[39]~118_combout ;
wire \cache_inst|datapath|wayselector_mux|f[39]~119_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a38 ;
wire \cache_inst|datapath|wayselector_mux|f[38]~114_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[84]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a38 ;
wire \cache_inst|datapath|wayselector_mux|f[38]~115_combout ;
wire \cache_inst|datapath|wayselector_mux|f[38]~116_combout ;
wire \pmem_rdata[38]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a37 ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[82]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[37]~111_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[82]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a37 ;
wire \cache_inst|datapath|wayselector_mux|f[37]~112_combout ;
wire \cache_inst|datapath|wayselector_mux|f[37]~113_combout ;
wire \pmem_rdata[37]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux2~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a36 ;
wire \cache_inst|datapath|wayselector_mux|f[36]~109_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[80]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a36 ;
wire \cache_inst|datapath|wayselector_mux|f[36]~108_combout ;
wire \cache_inst|datapath|wayselector_mux|f[36]~110_combout ;
wire \pmem_rdata[36]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a35 ;
wire \cache_inst|datapath|wayselector_mux|f[35]~105_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[78]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a35 ;
wire \cache_inst|datapath|wayselector_mux|f[35]~106_combout ;
wire \cache_inst|datapath|wayselector_mux|f[35]~107_combout ;
wire \pmem_rdata[35]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a34 ;
wire \cache_inst|datapath|wayselector_mux|f[34]~102_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[76]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a34 ;
wire \cache_inst|datapath|wayselector_mux|f[34]~103_combout ;
wire \cache_inst|datapath|wayselector_mux|f[34]~104_combout ;
wire \pmem_rdata[34]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a33 ;
wire \cache_inst|datapath|wayselector_mux|f[33]~99_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[74]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a33 ;
wire \cache_inst|datapath|wayselector_mux|f[33]~100_combout ;
wire \cache_inst|datapath|wayselector_mux|f[33]~101_combout ;
wire \pmem_rdata[33]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a32 ;
wire \cache_inst|datapath|wayselector_mux|f[32]~96_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[72]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a32 ;
wire \cache_inst|datapath|wayselector_mux|f[32]~97_combout ;
wire \cache_inst|datapath|wayselector_mux|f[32]~98_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a31 ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[70]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[31]~93_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[70]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a31 ;
wire \cache_inst|datapath|wayselector_mux|f[31]~94_combout ;
wire \cache_inst|datapath|wayselector_mux|f[31]~95_combout ;
wire \pmem_rdata[31]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a30 ;
wire \cache_inst|datapath|wayselector_mux|f[30]~90_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[68]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a30 ;
wire \cache_inst|datapath|wayselector_mux|f[30]~91_combout ;
wire \cache_inst|datapath|wayselector_mux|f[30]~92_combout ;
wire \pmem_rdata[30]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a28 ;
wire \cache_inst|datapath|wayselector_mux|f[28]~84_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[64]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a28 ;
wire \cache_inst|datapath|wayselector_mux|f[28]~85_combout ;
wire \cache_inst|datapath|wayselector_mux|f[28]~86_combout ;
wire \pmem_rdata[28]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \cache_inst|datapath|wayselector_mux|f[27]~81_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[62]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \cache_inst|datapath|wayselector_mux|f[27]~82_combout ;
wire \cache_inst|datapath|wayselector_mux|f[27]~83_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a29 ;
wire \cache_inst|datapath|wayselector_mux|f[29]~87_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[66]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a29 ;
wire \cache_inst|datapath|wayselector_mux|f[29]~88_combout ;
wire \cache_inst|datapath|wayselector_mux|f[29]~89_combout ;
wire \cache_inst|datapath|writelogic|comb~3_combout ;
wire \pmem_rdata[9]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[26]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[28]~feeder_combout ;
wire \pmem_rdata[11]~input_o ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[30]~feeder_combout ;
wire \pmem_rdata[12]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[32]~feeder_combout ;
wire \pmem_rdata[13]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux2~0_combout ;
wire \pmem_rdata[14]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[36]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[38]~feeder_combout ;
wire \pmem_rdata[16]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[40]~feeder_combout ;
wire \pmem_rdata[17]~input_o ;
wire \cache_inst|datapath|writelogic|comb~5_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[42]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[44]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[46]~feeder_combout ;
wire \pmem_rdata[20]~input_o ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[48]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[50]~feeder_combout ;
wire \pmem_rdata[22]~input_o ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[52]~feeder_combout ;
wire \pmem_rdata[23]~input_o ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[54]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[58]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[60]~feeder_combout ;
wire \cpu_inst|datapath|marmux|Mux8~0_combout ;
wire \cpu_inst|datapath|marmux|Mux7~0_combout ;
wire \cpu_inst|datapath|marmux|Mux6~0_combout ;
wire \cpu_inst|datapath|MAR|data[11]~0_combout ;
wire \cpu_inst|datapath|marmux|Mux4~0_combout ;
wire \cpu_inst|datapath|br_adder|Add0~34 ;
wire \cpu_inst|datapath|br_adder|Add0~38 ;
wire \cpu_inst|datapath|br_adder|Add0~42 ;
wire \cpu_inst|datapath|br_adder|Add0~45_sumout ;
wire \cpu_inst|datapath|pcPlus2|Add0~38 ;
wire \cpu_inst|datapath|pcPlus2|Add0~42 ;
wire \cpu_inst|datapath|pcPlus2|Add0~45_sumout ;
wire \cpu_inst|datapath|pcmux|Mux3~0_combout ;
wire \cpu_inst|datapath|br_adder|Add0~46 ;
wire \cpu_inst|datapath|br_adder|Add0~50 ;
wire \cpu_inst|datapath|br_adder|Add0~53_sumout ;
wire \cpu_inst|datapath|pcPlus2|Add0~46 ;
wire \cpu_inst|datapath|pcPlus2|Add0~50 ;
wire \cpu_inst|datapath|pcPlus2|Add0~53_sumout ;
wire \cpu_inst|datapath|alu_inst|Selector2~1_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~29_combout ;
wire \cpu_inst|datapath|regfile_inst|data~99_q ;
wire \cpu_inst|datapath|regfile_inst|data~83_q ;
wire \cpu_inst|datapath|regfile_inst|data~19feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~19_q ;
wire \cpu_inst|datapath|regfile_inst|data~35_q ;
wire \cpu_inst|datapath|regfile_inst|data~51_q ;
wire \cpu_inst|datapath|regfile_inst|data~3_q ;
wire \cpu_inst|datapath|regfile_inst|data~152_combout ;
wire \cpu_inst|datapath|regfile_inst|data~67_q ;
wire \cpu_inst|datapath|regfile_inst|data~156_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout ;
wire \cpu_inst|datapath|regfilemux|Mux1~1_combout ;
wire \cpu_inst|datapath|alu_inst|Equal0~4_combout ;
wire \cpu_inst|datapath|alu_inst|Equal0~5_combout ;
wire \cpu_inst|datapath|alumux|Mux3~1_combout ;
wire \cpu_inst|datapath|regfile_inst|data~126_q ;
wire \cpu_inst|datapath|regfile_inst|data~110feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~110_q ;
wire \cpu_inst|datapath|regfile_inst|data~94feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~94_q ;
wire \cpu_inst|datapath|regfile_inst|data~46_q ;
wire \cpu_inst|datapath|regfile_inst|data~62feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~62_q ;
wire \cpu_inst|datapath|regfile_inst|data~14_q ;
wire \cpu_inst|datapath|regfile_inst|data~232_combout ;
wire \cpu_inst|datapath|regfile_inst|data~78_q ;
wire \cpu_inst|datapath|regfile_inst|data~236_combout ;
wire \cpu_inst|datapath|alumux|Mux1~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector1~4_combout ;
wire \cpu_inst|datapath|alu_inst|Equal0~6_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight0~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector1~5_combout ;
wire \cpu_inst|datapath|alu_inst|Selector1~3_combout ;
wire \cpu_inst|datapath|alu_inst|Selector1~6_combout ;
wire \cpu_inst|datapath|alu_inst|Equal0~3_combout ;
wire \cpu_inst|datapath|alu_inst|Selector3~0_combout ;
wire \cpu_inst|datapath|regfilemux|Mux1~2_combout ;
wire \cpu_inst|datapath|regfile_inst|data~109_q ;
wire \cpu_inst|datapath|regfile_inst|data~125_q ;
wire \cpu_inst|datapath|regfile_inst|data~29_q ;
wire \cpu_inst|datapath|regfile_inst|data~45_q ;
wire \cpu_inst|datapath|regfile_inst|data~61_q ;
wire \cpu_inst|datapath|regfile_inst|data~13_q ;
wire \cpu_inst|datapath|regfile_inst|data~272_combout ;
wire \cpu_inst|datapath|regfile_inst|data~77_q ;
wire \cpu_inst|datapath|regfile_inst|data~276_combout ;
wire \cpu_inst|datapath|alumux|Mux2~0_combout ;
wire \cpu_inst|datapath|regfilemux|Mux3~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~124_q ;
wire \cpu_inst|datapath|regfile_inst|data~92_q ;
wire \cpu_inst|datapath|regfile_inst|data~108_q ;
wire \cpu_inst|datapath|regfile_inst|data~28_q ;
wire \cpu_inst|datapath|regfile_inst|data~60_q ;
wire \cpu_inst|datapath|regfile_inst|data~44_q ;
wire \cpu_inst|datapath|regfile_inst|data~12_q ;
wire \cpu_inst|datapath|regfile_inst|data~368_combout ;
wire \cpu_inst|datapath|regfile_inst|data~76_q ;
wire \cpu_inst|datapath|regfile_inst|data~372_combout ;
wire \cpu_inst|datapath|regfile_inst|data~264_combout ;
wire \cpu_inst|datapath|regfile_inst|data~268_combout ;
wire \cpu_inst|datapath|alumux|Mux3~2_combout ;
wire \cpu_inst|datapath|regfile_inst|data~288_combout ;
wire \cpu_inst|datapath|regfile_inst|data~292_combout ;
wire \cpu_inst|datapath|alumux|Mux4~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~105feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~105_q ;
wire \cpu_inst|datapath|regfile_inst|data~57feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~57_q ;
wire \cpu_inst|datapath|regfile_inst|data~41feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~41_q ;
wire \cpu_inst|datapath|regfile_inst|data~25feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~25_q ;
wire \cpu_inst|datapath|regfile_inst|data~9_q ;
wire \cpu_inst|datapath|regfile_inst|data~216_combout ;
wire \cpu_inst|datapath|regfile_inst|data~89_q ;
wire \cpu_inst|datapath|regfile_inst|data~73_q ;
wire \cpu_inst|datapath|regfile_inst|data~220_combout ;
wire \cpu_inst|datapath|alumux|Mux6~0_combout ;
wire \cpu_inst|datapath|br_adder|Add0~26 ;
wire \cpu_inst|datapath|br_adder|Add0~29_sumout ;
wire \cpu_inst|datapath|regfilemux|Mux7~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~88feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~88_q ;
wire \cpu_inst|datapath|regfile_inst|data~120_q ;
wire \cpu_inst|datapath|regfile_inst|data~104_q ;
wire \cpu_inst|datapath|regfile_inst|data~56feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~56_q ;
wire \cpu_inst|datapath|regfile_inst|data~40_q ;
wire \cpu_inst|datapath|regfile_inst|data~24_q ;
wire \cpu_inst|datapath|regfile_inst|data~8_q ;
wire \cpu_inst|datapath|regfile_inst|data~256_combout ;
wire \cpu_inst|datapath|regfile_inst|data~72feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~72_q ;
wire \cpu_inst|datapath|regfile_inst|data~260_combout ;
wire \cpu_inst|datapath|alumux|Mux7~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~312_combout ;
wire \cpu_inst|datapath|regfile_inst|data~316_combout ;
wire \cpu_inst|datapath|regfile_inst|data~87feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~87_q ;
wire \cpu_inst|datapath|regfile_inst|data~103_q ;
wire \cpu_inst|datapath|regfile_inst|data~23_q ;
wire \cpu_inst|datapath|regfile_inst|data~55_q ;
wire \cpu_inst|datapath|regfile_inst|data~39_q ;
wire \cpu_inst|datapath|regfile_inst|data~7_q ;
wire \cpu_inst|datapath|regfile_inst|data~328_combout ;
wire \cpu_inst|datapath|regfile_inst|data~71_q ;
wire \cpu_inst|datapath|regfile_inst|data~332_combout ;
wire \cpu_inst|datapath|regfilemux|Mux9~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~86feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~86_q ;
wire \cpu_inst|datapath|regfile_inst|data~102_q ;
wire \cpu_inst|datapath|regfile_inst|data~54feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~54_q ;
wire \cpu_inst|datapath|regfile_inst|data~38_q ;
wire \cpu_inst|datapath|regfile_inst|data~22feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~22_q ;
wire \cpu_inst|datapath|regfile_inst|data~6_q ;
wire \cpu_inst|datapath|regfile_inst|data~280_combout ;
wire \cpu_inst|datapath|regfile_inst|data~118_q ;
wire \cpu_inst|datapath|regfile_inst|data~70_q ;
wire \cpu_inst|datapath|regfile_inst|data~284_combout ;
wire \cpu_inst|datapath|alumux|Mux9~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~344_combout ;
wire \cpu_inst|datapath|regfile_inst|data~348_combout ;
wire \cpu_inst|datapath|regfilemux|Mux10~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~117_q ;
wire \cpu_inst|datapath|regfile_inst|data~85feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~85_q ;
wire \cpu_inst|datapath|regfile_inst|data~101_q ;
wire \cpu_inst|datapath|regfile_inst|data~21_q ;
wire \cpu_inst|datapath|regfile_inst|data~37_q ;
wire \cpu_inst|datapath|regfile_inst|data~53feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~53_q ;
wire \cpu_inst|datapath|regfile_inst|data~5_q ;
wire \cpu_inst|datapath|regfile_inst|data~336_combout ;
wire \cpu_inst|datapath|regfile_inst|data~69_q ;
wire \cpu_inst|datapath|regfile_inst|data~340_combout ;
wire \cpu_inst|datapath|regfilemux|Mux11~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~116_q ;
wire \cpu_inst|datapath|regfile_inst|data~100_q ;
wire \cpu_inst|datapath|regfile_inst|data~84feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~84_q ;
wire \cpu_inst|datapath|regfile_inst|data~52feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~52_q ;
wire \cpu_inst|datapath|regfile_inst|data~36_q ;
wire \cpu_inst|datapath|regfile_inst|data~20feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~20_q ;
wire \cpu_inst|datapath|regfile_inst|data~4_q ;
wire \cpu_inst|datapath|regfile_inst|data~136_combout ;
wire \cpu_inst|datapath|regfile_inst|data~68_q ;
wire \cpu_inst|datapath|regfile_inst|data~140_combout ;
wire \cpu_inst|datapath|regfile_inst|data~128_combout ;
wire \cpu_inst|datapath|regfile_inst|data~132_combout ;
wire \cpu_inst|datapath|alumux|Mux11~0_combout ;
wire \cpu_inst|datapath|alumux|Mux12~0_combout ;
wire \cpu_inst|datapath|alumux|Mux13~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~160_combout ;
wire \cpu_inst|datapath|regfile_inst|data~164_combout ;
wire \cpu_inst|datapath|regfile_inst|data~113_q ;
wire \cpu_inst|datapath|regfile_inst|data~97_q ;
wire \cpu_inst|datapath|regfile_inst|data~49_q ;
wire \cpu_inst|datapath|regfile_inst|data~33_q ;
wire \cpu_inst|datapath|regfile_inst|data~17_q ;
wire \cpu_inst|datapath|regfile_inst|data~1_q ;
wire \cpu_inst|datapath|regfile_inst|data~184_combout ;
wire \cpu_inst|datapath|regfile_inst|data~65_q ;
wire \cpu_inst|datapath|regfile_inst|data~188_combout ;
wire \cpu_inst|datapath|regfile_inst|data~112_q ;
wire \cpu_inst|datapath|regfile_inst|data~96_q ;
wire \cpu_inst|datapath|regfile_inst|data~16feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~16_q ;
wire \cpu_inst|datapath|regfile_inst|data~32_q ;
wire \cpu_inst|datapath|regfile_inst|data~48feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~48_q ;
wire \cpu_inst|datapath|regfile_inst|data~0_q ;
wire \cpu_inst|datapath|regfile_inst|data~192_combout ;
wire \cpu_inst|datapath|regfile_inst|data~64_q ;
wire \cpu_inst|datapath|regfile_inst|data~196_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~2 ;
wire \cpu_inst|datapath|alu_inst|Add0~6 ;
wire \cpu_inst|datapath|alu_inst|Add0~10 ;
wire \cpu_inst|datapath|alu_inst|Add0~14 ;
wire \cpu_inst|datapath|alu_inst|Add0~18 ;
wire \cpu_inst|datapath|alu_inst|Add0~22 ;
wire \cpu_inst|datapath|alu_inst|Add0~26 ;
wire \cpu_inst|datapath|alu_inst|Add0~30 ;
wire \cpu_inst|datapath|alu_inst|Add0~34 ;
wire \cpu_inst|datapath|alu_inst|Add0~38 ;
wire \cpu_inst|datapath|alu_inst|Add0~42 ;
wire \cpu_inst|datapath|alu_inst|Add0~46 ;
wire \cpu_inst|datapath|alu_inst|Add0~50 ;
wire \cpu_inst|datapath|alu_inst|Add0~54 ;
wire \cpu_inst|datapath|alu_inst|Add0~57_sumout ;
wire \cpu_inst|datapath|regfilemux|Mux1~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~30_q ;
wire \cpu_inst|datapath|regfile_inst|data~352_combout ;
wire \cpu_inst|datapath|regfile_inst|data~356_combout ;
wire \cpu_inst|datapath|alu_inst|Selector1~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector1~0_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~18_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~36_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~16_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~19_combout ;
wire \cpu_inst|datapath|alu_inst|Selector1~2_combout ;
wire \cpu_inst|datapath|alu_inst|Selector1~7_combout ;
wire \cpu_inst|datapath|pcmux|Mux1~0_combout ;
wire \cpu_inst|datapath|marmux|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a26 ;
wire \cache_inst|datapath|wayselector_mux|f[26]~78_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[60]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a26 ;
wire \cache_inst|datapath|wayselector_mux|f[26]~79_combout ;
wire \cache_inst|datapath|wayselector_mux|f[26]~80_combout ;
wire \pmem_rdata[26]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a25 ;
wire \cache_inst|datapath|wayselector_mux|f[25]~75_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[58]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a25 ;
wire \cache_inst|datapath|wayselector_mux|f[25]~76_combout ;
wire \cache_inst|datapath|wayselector_mux|f[25]~77_combout ;
wire \pmem_rdata[25]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a24 ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[56]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[24]~72_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[56]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a24 ;
wire \cache_inst|datapath|wayselector_mux|f[24]~73_combout ;
wire \cache_inst|datapath|wayselector_mux|f[24]~74_combout ;
wire \pmem_rdata[24]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a23 ;
wire \cache_inst|datapath|wayselector_mux|f[23]~70_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[54]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a23 ;
wire \cache_inst|datapath|wayselector_mux|f[23]~69_combout ;
wire \cache_inst|datapath|wayselector_mux|f[23]~71_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a22 ;
wire \cache_inst|datapath|wayselector_mux|f[22]~66_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[52]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a22 ;
wire \cache_inst|datapath|wayselector_mux|f[22]~67_combout ;
wire \cache_inst|datapath|wayselector_mux|f[22]~68_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a21 ;
wire \cache_inst|datapath|wayselector_mux|f[21]~64_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[50]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a21 ;
wire \cache_inst|datapath|wayselector_mux|f[21]~63_combout ;
wire \cache_inst|datapath|wayselector_mux|f[21]~65_combout ;
wire \pmem_rdata[21]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux2~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a20 ;
wire \cache_inst|datapath|wayselector_mux|f[20]~61_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[48]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a20 ;
wire \cache_inst|datapath|wayselector_mux|f[20]~60_combout ;
wire \cache_inst|datapath|wayselector_mux|f[20]~62_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a19 ;
wire \cache_inst|datapath|wayselector_mux|f[19]~57_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[46]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a19 ;
wire \cache_inst|datapath|wayselector_mux|f[19]~58_combout ;
wire \cache_inst|datapath|wayselector_mux|f[19]~59_combout ;
wire \pmem_rdata[19]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a18 ;
wire \cache_inst|datapath|wayselector_mux|f[18]~54_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a18 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[44]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[18]~55_combout ;
wire \cache_inst|datapath|wayselector_mux|f[18]~56_combout ;
wire \pmem_rdata[18]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a17 ;
wire \cache_inst|datapath|wayselector_mux|f[17]~51_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[42]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a17 ;
wire \cache_inst|datapath|wayselector_mux|f[17]~52_combout ;
wire \cache_inst|datapath|wayselector_mux|f[17]~53_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a16 ;
wire \cache_inst|datapath|wayselector_mux|f[16]~48_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[40]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a16 ;
wire \cache_inst|datapath|wayselector_mux|f[16]~49_combout ;
wire \cache_inst|datapath|wayselector_mux|f[16]~50_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a15 ;
wire \cache_inst|datapath|wayselector_mux|f[15]~46_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[38]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a15 ;
wire \cache_inst|datapath|wayselector_mux|f[15]~45_combout ;
wire \cache_inst|datapath|wayselector_mux|f[15]~47_combout ;
wire \pmem_rdata[15]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a14 ;
wire \cache_inst|datapath|wayselector_mux|f[14]~42_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[36]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a14 ;
wire \cache_inst|datapath|wayselector_mux|f[14]~43_combout ;
wire \cache_inst|datapath|wayselector_mux|f[14]~44_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a12 ;
wire \cache_inst|datapath|wayselector_mux|f[12]~36_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[32]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a12 ;
wire \cache_inst|datapath|wayselector_mux|f[12]~37_combout ;
wire \cache_inst|datapath|wayselector_mux|f[12]~38_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a11 ;
wire \cache_inst|datapath|wayselector_mux|f[11]~34_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[30]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a11 ;
wire \cache_inst|datapath|wayselector_mux|f[11]~33_combout ;
wire \cache_inst|datapath|wayselector_mux|f[11]~35_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a10 ;
wire \cache_inst|datapath|wayselector_mux|f[10]~30_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[28]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a10 ;
wire \cache_inst|datapath|wayselector_mux|f[10]~31_combout ;
wire \cache_inst|datapath|wayselector_mux|f[10]~32_combout ;
wire \pmem_rdata[10]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a9 ;
wire \cache_inst|datapath|wayselector_mux|f[9]~27_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[26]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a9 ;
wire \cache_inst|datapath|wayselector_mux|f[9]~28_combout ;
wire \cache_inst|datapath|wayselector_mux|f[9]~29_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a8 ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[24]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[8]~24_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[24]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a8 ;
wire \cache_inst|datapath|wayselector_mux|f[8]~25_combout ;
wire \cache_inst|datapath|wayselector_mux|f[8]~26_combout ;
wire \pmem_rdata[8]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a13 ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[34]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[13]~39_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[34]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a13 ;
wire \cache_inst|datapath|wayselector_mux|f[13]~40_combout ;
wire \cache_inst|datapath|wayselector_mux|f[13]~41_combout ;
wire \cpu_inst|datapath|mdrmux|f[13]~27_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~8_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~31_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~17_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~23_combout ;
wire \cpu_inst|datapath|alu_inst|Selector2~2_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~53_sumout ;
wire \cpu_inst|datapath|alu_inst|Selector2~4_combout ;
wire \cpu_inst|datapath|alu_inst|Selector2~3_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight0~0_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight1~7_combout ;
wire \cpu_inst|datapath|alu_inst|Selector2~5_combout ;
wire \cpu_inst|datapath|alu_inst|Selector2~6_combout ;
wire \cpu_inst|datapath|mdrmux|f[13]~29_combout ;
wire \cpu_inst|control|mdrInModifier_sel[0]~1_combout ;
wire \cpu_inst|control|WideOr6~combout ;
wire \cpu_inst|datapath|pcPlus2|Add0~49_sumout ;
wire \cpu_inst|datapath|pcmux|Mux2~0_combout ;
wire \cpu_inst|datapath|br_adder|Add0~49_sumout ;
wire \cpu_inst|datapath|regfilemux|Mux2~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~93_q ;
wire \cpu_inst|datapath|regfile_inst|data~376_combout ;
wire \cpu_inst|datapath|regfile_inst|data~380_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight1~4_combout ;
wire \cpu_inst|datapath|alu_inst|Selector9~5_combout ;
wire \cpu_inst|datapath|alu_inst|Selector9~4_combout ;
wire \cpu_inst|datapath|alu_inst|Selector9~6_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~25_sumout ;
wire \cpu_inst|datapath|alu_inst|Selector9~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector9~2_combout ;
wire \cpu_inst|datapath|alu_inst|Selector8~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector10~3_combout ;
wire \cpu_inst|datapath|alu_inst|Selector10~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector9~3_combout ;
wire \cpu_inst|datapath|alu_inst|Selector9~7_combout ;
wire \cpu_inst|datapath|pcmux|Mux9~0_combout ;
wire \cpu_inst|datapath|br_adder|Add0~22 ;
wire \cpu_inst|datapath|br_adder|Add0~25_sumout ;
wire \cpu_inst|datapath|pcPlus2|Add0~22 ;
wire \cpu_inst|datapath|pcPlus2|Add0~25_sumout ;
wire \cpu_inst|datapath|pcmux|Mux8~0_combout ;
wire \cpu_inst|datapath|regfilemux|Mux8~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~119_q ;
wire \cpu_inst|datapath|regfile_inst|data~240_combout ;
wire \cpu_inst|datapath|regfile_inst|data~244_combout ;
wire \cpu_inst|datapath|alumux|Mux8~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector8~6_combout ;
wire \cpu_inst|datapath|alu_inst|Selector8~5_combout ;
wire \cpu_inst|datapath|alu_inst|Selector8~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector8~7_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight1~6_combout ;
wire \cpu_inst|datapath|alu_inst|Selector6~0_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight1~5_combout ;
wire \cpu_inst|datapath|alu_inst|Selector8~3_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~14_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~4_combout ;
wire \cpu_inst|datapath|alu_inst|Selector12~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector8~4_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~29_sumout ;
wire \cpu_inst|datapath|alu_inst|Selector8~8_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[22]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a7 ;
wire \cache_inst|datapath|wayselector_mux|f[7]~22_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[22]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a7 ;
wire \cache_inst|datapath|wayselector_mux|f[7]~21_combout ;
wire \cache_inst|datapath|wayselector_mux|f[7]~23_combout ;
wire \cpu_inst|datapath|mdrmux|f[7]~10_combout ;
wire \cpu_inst|datapath|mdrmux|f[7]~9_combout ;
wire \cpu_inst|datapath|mdrmux|f[7]~11_combout ;
wire \pmem_rdata[7]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a5 ;
wire \cache_inst|datapath|wayselector_mux|f[5]~15_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[18]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a5 ;
wire \cache_inst|datapath|wayselector_mux|f[5]~16_combout ;
wire \cache_inst|datapath|wayselector_mux|f[5]~17_combout ;
wire \pmem_rdata[5]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux2~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a4 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[16]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[4]~13_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[16]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a4 ;
wire \cache_inst|datapath|wayselector_mux|f[4]~12_combout ;
wire \cache_inst|datapath|wayselector_mux|f[4]~14_combout ;
wire \pmem_rdata[4]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux3~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a3 ;
wire \cache_inst|datapath|wayselector_mux|f[3]~9_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[14]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a3 ;
wire \cache_inst|datapath|wayselector_mux|f[3]~10_combout ;
wire \cache_inst|datapath|wayselector_mux|f[3]~11_combout ;
wire \pmem_rdata[3]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux4~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a2 ;
wire \cache_inst|datapath|wayselector_mux|f[2]~6_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[12]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a2 ;
wire \cache_inst|datapath|wayselector_mux|f[2]~7_combout ;
wire \cache_inst|datapath|wayselector_mux|f[2]~8_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a1 ;
wire \cache_inst|datapath|wayselector_mux|f[1]~3_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[10]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a1 ;
wire \cache_inst|datapath|wayselector_mux|f[1]~4_combout ;
wire \cache_inst|datapath|wayselector_mux|f[1]~5_combout ;
wire \pmem_rdata[1]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cache_inst|datapath|wayselector_mux|f[0]~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[8]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cache_inst|datapath|wayselector_mux|f[0]~1_combout ;
wire \cache_inst|datapath|wayselector_mux|f[0]~2_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a6 ;
wire \cache_inst|datapath|wayselector_mux|f[6]~18_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[20]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a6 ;
wire \cache_inst|datapath|wayselector_mux|f[6]~19_combout ;
wire \cache_inst|datapath|wayselector_mux|f[6]~20_combout ;
wire \cpu_inst|datapath|mdrmux|f[6]~7_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[148]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a70 ;
wire \cache_inst|datapath|wayselector_mux|f[70]~210_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[148]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a70 ;
wire \cache_inst|datapath|wayselector_mux|f[70]~211_combout ;
wire \cache_inst|datapath|wayselector_mux|f[70]~212_combout ;
wire \cpu_inst|datapath|mdrmux|f[6]~6_combout ;
wire \cpu_inst|datapath|mdrmux|f[6]~8_combout ;
wire \pmem_rdata[70]~input_o ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a69 ;
wire \cache_inst|datapath|wayselector_mux|f[69]~207_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[146]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a69 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[145]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[69]~208_combout ;
wire \cache_inst|datapath|wayselector_mux|f[69]~209_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux2~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a66 ;
wire \cache_inst|datapath|wayselector_mux|f[66]~198_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[140]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a66 ;
wire \cache_inst|datapath|wayselector_mux|f[66]~199_combout ;
wire \cache_inst|datapath|wayselector_mux|f[66]~200_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux5~0_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a65 ;
wire \cache_inst|datapath|wayselector_mux|f[65]~196_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[138]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a65 ;
wire \cache_inst|datapath|wayselector_mux|f[65]~195_combout ;
wire \cache_inst|datapath|wayselector_mux|f[65]~197_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux6~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a64 ;
wire \cache_inst|datapath|wayselector_mux|f[64]~192_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[136]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a64 ;
wire \cache_inst|datapath|wayselector_mux|f[64]~193_combout ;
wire \cache_inst|datapath|wayselector_mux|f[64]~194_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux7~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[134]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[63]~189_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[134]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \cache_inst|datapath|wayselector_mux|f[63]~190_combout ;
wire \cache_inst|datapath|wayselector_mux|f[63]~191_combout ;
wire \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a74 ;
wire \cache_inst|datapath|wayselector_mux|f[74]~222_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[156]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[155]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a74 ;
wire \cache_inst|datapath|wayselector_mux|f[74]~223_combout ;
wire \cache_inst|datapath|wayselector_mux|f[74]~224_combout ;
wire \cpu_inst|datapath|mdrmux|f[10]~19_combout ;
wire \cpu_inst|datapath|mdrmux|f[10]~18_combout ;
wire \cpu_inst|datapath|mdrmux|f[10]~20_combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux5~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~384_combout ;
wire \cpu_inst|datapath|regfile_inst|data~81_q ;
wire \cpu_inst|datapath|regfile_inst|data~176_combout ;
wire \cpu_inst|datapath|regfile_inst|data~180_combout ;
wire \cpu_inst|datapath|alumux|Mux14~0_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~5_sumout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~7_combout ;
wire \cpu_inst|datapath|alu_inst|Selector14~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector14~5_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~28_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~27_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~3_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout ;
wire \cpu_inst|datapath|alu_inst|Selector14~4_combout ;
wire \cpu_inst|datapath|alu_inst|Selector14~6_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight1~3_combout ;
wire \cpu_inst|datapath|alu_inst|Selector14~2_combout ;
wire \cpu_inst|datapath|alu_inst|Selector14~3_combout ;
wire \cpu_inst|datapath|alu_inst|Selector14~7_combout ;
wire \cpu_inst|datapath|mdrmux|f[9]~16_combout ;
wire \cpu_inst|datapath|mdrmux|f[9]~15_combout ;
wire \cpu_inst|datapath|mdrmux|f[9]~17_combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux6~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~391_combout ;
wire \cpu_inst|datapath|regfile_inst|data~111_q ;
wire \cpu_inst|datapath|regfile_inst|data~127_q ;
wire \cpu_inst|datapath|regfile_inst|data~47_q ;
wire \cpu_inst|datapath|regfile_inst|data~31_q ;
wire \cpu_inst|datapath|regfile_inst|data~63feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~63_q ;
wire \cpu_inst|datapath|regfile_inst|data~15_q ;
wire \cpu_inst|datapath|regfile_inst|data~360_combout ;
wire \cpu_inst|datapath|regfile_inst|data~79feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~79_q ;
wire \cpu_inst|datapath|regfile_inst|data~364_combout ;
wire \cpu_inst|datapath|alu_inst|Selector7~3_combout ;
wire \cpu_inst|datapath|alu_inst|Selector7~1_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~33_sumout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight1~0_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight1~2_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight0~2_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~5_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~30_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~15_combout ;
wire \cpu_inst|datapath|alu_inst|Selector7~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector7~2_combout ;
wire \cpu_inst|datapath|pcPlus2|Add0~26 ;
wire \cpu_inst|datapath|pcPlus2|Add0~29_sumout ;
wire \cpu_inst|datapath|pcmux|Mux7~0_combout ;
wire \cpu_inst|datapath|br_adder|Add0~30 ;
wire \cpu_inst|datapath|br_adder|Add0~33_sumout ;
wire \cpu_inst|datapath|regfilemux|Mux6~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~121_q ;
wire \cpu_inst|datapath|regfile_inst|data~320_combout ;
wire \cpu_inst|datapath|regfile_inst|data~324_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~20_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~21_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~45_sumout ;
wire \cpu_inst|datapath|alu_inst|Selector4~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector4~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector4~2_combout ;
wire \cpu_inst|datapath|alu_inst|Selector4~3_combout ;
wire \cpu_inst|datapath|alu_inst|Selector4~4_combout ;
wire \cpu_inst|datapath|alu_inst|Selector6~4_combout ;
wire \cpu_inst|datapath|alu_inst|Selector4~5_combout ;
wire \cpu_inst|datapath|pcPlus2|Add0~41_sumout ;
wire \cpu_inst|datapath|br_adder|Add0~41_sumout ;
wire \cpu_inst|datapath|pcmux|Mux4~0_combout ;
wire \cpu_inst|datapath|regfilemux|Mux4~0_combout ;
wire \cpu_inst|datapath|gencc_inst|WideOr0~1_combout ;
wire \cpu_inst|datapath|gencc_inst|WideOr0~0_combout ;
wire \cpu_inst|datapath|gencc_inst|out[0]~1_combout ;
wire \cpu_inst|datapath|gencc_inst|out[0]~0_combout ;
wire \cpu_inst|datapath|gencc_inst|WideOr0~combout ;
wire \cpu_inst|datapath|cccomp_inst|WideOr0~combout ;
wire \cpu_inst|control|Selector13~0_combout ;
wire \cpu_inst|control|state.br~q ;
wire \cpu_inst|control|Selector14~0_combout ;
wire \cpu_inst|control|state.br_taken~q ;
wire \cpu_inst|control|Selector1~0_combout ;
wire \cpu_inst|datapath|pc|data[0]~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector15~4_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~1_sumout ;
wire \cpu_inst|datapath|alu_inst|Selector15~3_combout ;
wire \cpu_inst|datapath|alu_inst|Selector15~2_combout ;
wire \cpu_inst|datapath|alu_inst|Selector15~5_combout ;
wire \cpu_inst|datapath|regfilemux|Mux15~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~80feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~80_q ;
wire \cpu_inst|datapath|regfile_inst|data~200_combout ;
wire \cpu_inst|datapath|regfile_inst|data~204_combout ;
wire \cpu_inst|datapath|alumux|Mux15~0_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~11_combout ;
wire \cpu_inst|datapath|alu_inst|Selector13~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector5~3_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~41_sumout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight0~4_combout ;
wire \cpu_inst|datapath|alu_inst|Selector5~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector5~2_combout ;
wire \cpu_inst|datapath|alu_inst|Selector5~1_combout ;
wire \cpu_inst|datapath|marmux|Mux5~0_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a3 ;
wire \cache_inst|datapath|way1|tag|data~4_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0_bypass[22]~feeder_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a7 ;
wire \cache_inst|datapath|way1|tag|data~8_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0_bypass[12]~feeder_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a2 ;
wire \cache_inst|datapath|way1|tag|data~3_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0_bypass[24]~feeder_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a8 ;
wire \cache_inst|datapath|way1|tag|data~9_combout ;
wire \cache_inst|datapath|hit1~2_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0_bypass[10]~feeder_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a1 ;
wire \cache_inst|datapath|way1|tag|data~2_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0_bypass[16]~feeder_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a4 ;
wire \cache_inst|datapath|way1|tag|data~5_combout ;
wire \cache_inst|datapath|hit1~3_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a0 ;
wire \cache_inst|datapath|way1|valid|data~17_combout ;
wire \cache_inst|datapath|way1|valid|data~7_q ;
wire \cache_inst|datapath|lru|data~30_combout ;
wire \cache_inst|datapath|way1|valid|data~23_combout ;
wire \cache_inst|datapath|way1|valid|data~6_q ;
wire \cache_inst|datapath|lru|data~22_combout ;
wire \cache_inst|datapath|way1|valid|data~19_combout ;
wire \cache_inst|datapath|way1|valid|data~1_q ;
wire \cache_inst|datapath|lru|data~28_combout ;
wire \cache_inst|datapath|way1|valid|data~22_combout ;
wire \cache_inst|datapath|way1|valid|data~2_q ;
wire \cache_inst|datapath|lru|data~24_combout ;
wire \cache_inst|datapath|way1|valid|data~20_combout ;
wire \cache_inst|datapath|way1|valid|data~3_q ;
wire \cache_inst|datapath|lru|data~26_combout ;
wire \cache_inst|datapath|way1|valid|data~21_combout ;
wire \cache_inst|datapath|way1|valid|data~0_q ;
wire \cache_inst|datapath|way1|valid|data~8_combout ;
wire \cache_inst|datapath|lru|data~16_combout ;
wire \cache_inst|datapath|way1|valid|data~16_combout ;
wire \cache_inst|datapath|way1|valid|data~5_q ;
wire \cache_inst|datapath|lru|data~20_combout ;
wire \cache_inst|datapath|way1|valid|data~18_combout ;
wire \cache_inst|datapath|way1|valid|data~4_q ;
wire \cache_inst|datapath|way1|valid|data~12_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0_bypass[8]~feeder_combout ;
wire \cache_inst|datapath|hit1~4_combout ;
wire \cache_inst|datapath|hit1~0_combout ;
wire \cache_inst|datapath|hit1~combout ;
wire \cache_inst|control|lru_set~0_combout ;
wire \cache_inst|datapath|lru|data~19_combout ;
wire \cache_inst|datapath|lru|data~7_q ;
wire \cache_inst|datapath|lru|data~31_combout ;
wire \cache_inst|datapath|lru|data~6_q ;
wire \cache_inst|datapath|lru|data~25_combout ;
wire \cache_inst|datapath|lru|data~3_q ;
wire \cache_inst|datapath|lru|data~29_combout ;
wire \cache_inst|datapath|lru|data~2_q ;
wire \cache_inst|datapath|lru|data~23_combout ;
wire \cache_inst|datapath|lru|data~1_q ;
wire \cache_inst|datapath|lru|data~27_combout ;
wire \cache_inst|datapath|lru|data~0_q ;
wire \cache_inst|datapath|lru|data~8_combout ;
wire \cache_inst|datapath|lru|data~17_combout ;
wire \cache_inst|datapath|lru|data~5_q ;
wire \cache_inst|datapath|lru|data~21_combout ;
wire \cache_inst|datapath|lru|data~4_q ;
wire \cache_inst|datapath|lru|data~12_combout ;
wire \cache_inst|control|load_TD1~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a97 ;
wire \cache_inst|datapath|wayselector_mux|f[97]~291_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[202]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[201]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a97 ;
wire \cache_inst|datapath|wayselector_mux|f[97]~292_combout ;
wire \cache_inst|datapath|wayselector_mux|f[97]~293_combout ;
wire \cpu_inst|datapath|mdrmux|f[1]~39_combout ;
wire \cpu_inst|datapath|mdrmux|f[1]~40_combout ;
wire \cpu_inst|datapath|mdrmux|f[1]~41_combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux14~0_combout ;
wire \cpu_inst|datapath|alumux|Mux14~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector2~0_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight0~3_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~37_sumout ;
wire \cpu_inst|datapath|alu_inst|Selector6~5_combout ;
wire \cpu_inst|datapath|alu_inst|Selector6~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector6~2_combout ;
wire \cpu_inst|datapath|alu_inst|Selector6~3_combout ;
wire \cpu_inst|datapath|pcPlus2|Add0~30 ;
wire \cpu_inst|datapath|pcPlus2|Add0~33_sumout ;
wire \cpu_inst|datapath|pcmux|Mux6~0_combout ;
wire \cpu_inst|datapath|pcPlus2|Add0~34 ;
wire \cpu_inst|datapath|pcPlus2|Add0~37_sumout ;
wire \cpu_inst|datapath|br_adder|Add0~37_sumout ;
wire \cpu_inst|datapath|pcmux|Mux5~0_combout ;
wire \cpu_inst|datapath|regfilemux|Mux5~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~90_q ;
wire \cpu_inst|datapath|regfile_inst|data~224_combout ;
wire \cpu_inst|datapath|regfile_inst|data~228_combout ;
wire \cpu_inst|datapath|alumux|Mux5~0_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~1_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~0_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ;
wire \cpu_inst|datapath|alu_inst|Selector14~1_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~9_sumout ;
wire \cpu_inst|datapath|alu_inst|Selector13~1_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~13_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~26_combout ;
wire \cpu_inst|datapath|alu_inst|Selector13~2_combout ;
wire \cpu_inst|datapath|alu_inst|Selector13~3_combout ;
wire \cpu_inst|datapath|alu_inst|Selector13~4_combout ;
wire \cpu_inst|datapath|alu_inst|Selector13~5_combout ;
wire \cpu_inst|datapath|mdrmux|f[2]~42_combout ;
wire \cpu_inst|datapath|mdrmux|f[2]~43_combout ;
wire \cpu_inst|datapath|mdrmux|f[2]~44_combout ;
wire \cpu_inst|datapath|pcPlus2|Add0~2 ;
wire \cpu_inst|datapath|pcPlus2|Add0~5_sumout ;
wire \cpu_inst|datapath|pcmux|Mux13~0_combout ;
wire \cpu_inst|datapath|pcPlus2|Add0~6 ;
wire \cpu_inst|datapath|pcPlus2|Add0~9_sumout ;
wire \cpu_inst|datapath|pcmux|Mux12~0_combout ;
wire \cpu_inst|datapath|br_adder|Add0~9_sumout ;
wire \cpu_inst|datapath|regfilemux|Mux12~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~115_q ;
wire \cpu_inst|datapath|regfile_inst|data~144_combout ;
wire \cpu_inst|datapath|regfile_inst|data~148_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~13_sumout ;
wire \cpu_inst|datapath|alu_inst|Selector12~2_combout ;
wire \cpu_inst|datapath|alu_inst|Selector12~3_combout ;
wire \cpu_inst|datapath|alu_inst|Selector12~4_combout ;
wire \cpu_inst|datapath|alu_inst|Selector15~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector12~5_combout ;
wire \cpu_inst|datapath|alu_inst|Selector0~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector12~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector12~6_combout ;
wire \cpu_inst|datapath|mdrmux|f[11]~21_combout ;
wire \cpu_inst|datapath|mdrmux|f[11]~22_combout ;
wire \cpu_inst|datapath|mdrmux|f[11]~23_combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux4~0_combout ;
wire \cpu_inst|control|Selector3~0_combout ;
wire \cpu_inst|control|Selector4~0_combout ;
wire \cpu_inst|datapath|alu_inst|Equal0~2_combout ;
wire \cpu_inst|datapath|alu_inst|Selector11~1_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight1~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector11~0_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~17_sumout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~6_combout ;
wire \cpu_inst|datapath|alu_inst|Selector11~3_combout ;
wire \cpu_inst|datapath|alu_inst|Selector11~4_combout ;
wire \cpu_inst|datapath|alu_inst|Selector11~2_combout ;
wire \cpu_inst|datapath|marmux|Mux11~0_combout ;
wire \cache_inst|datapath|way1|data|data~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[144]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a68 ;
wire \cache_inst|datapath|wayselector_mux|f[68]~204_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[144]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a68 ;
wire \cache_inst|datapath|wayselector_mux|f[68]~205_combout ;
wire \cache_inst|datapath|wayselector_mux|f[68]~206_combout ;
wire \cpu_inst|datapath|mdrmux|f[4]~0_combout ;
wire \cpu_inst|datapath|mdrmux|f[4]~1_combout ;
wire \cpu_inst|datapath|mdrmux|f[4]~2_combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux11~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~208_combout ;
wire \cpu_inst|datapath|regfile_inst|data~212_combout ;
wire \cpu_inst|datapath|alumux|Mux10~1_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~21_sumout ;
wire \cpu_inst|datapath|alu_inst|Selector10~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector10~4_combout ;
wire \cpu_inst|datapath|alu_inst|Selector10~5_combout ;
wire \cpu_inst|datapath|alu_inst|Selector10~7_combout ;
wire \cpu_inst|datapath|alu_inst|Selector10~8_combout ;
wire \cpu_inst|datapath|alu_inst|Selector10~2_combout ;
wire \cpu_inst|datapath|alu_inst|Selector10~9_combout ;
wire \cpu_inst|datapath|marmux|Mux10~0_combout ;
wire \cache_inst|datapath|lru|data~18_combout ;
wire \cache_inst|control|d_set1~1_combout ;
wire \cache_inst|datapath|way1|dirty|data~17_combout ;
wire \cache_inst|datapath|way1|dirty|data~7_q ;
wire \cache_inst|datapath|way1|dirty|data~23_combout ;
wire \cache_inst|datapath|way1|dirty|data~6_q ;
wire \cache_inst|datapath|way1|dirty|data~19_combout ;
wire \cache_inst|datapath|way1|dirty|data~1_q ;
wire \cache_inst|datapath|way1|dirty|data~22_combout ;
wire \cache_inst|datapath|way1|dirty|data~2_q ;
wire \cache_inst|datapath|way1|dirty|data~20_combout ;
wire \cache_inst|datapath|way1|dirty|data~3_q ;
wire \cache_inst|datapath|way1|dirty|data~21_combout ;
wire \cache_inst|datapath|way1|dirty|data~0_q ;
wire \cache_inst|datapath|way1|dirty|data~8_combout ;
wire \cache_inst|datapath|way1|dirty|data~16_combout ;
wire \cache_inst|datapath|way1|dirty|data~5_q ;
wire \cache_inst|datapath|way1|dirty|data~18_combout ;
wire \cache_inst|datapath|way1|dirty|data~4_q ;
wire \cache_inst|datapath|way1|dirty|data~12_combout ;
wire \cache_inst|control|d_set0~1_combout ;
wire \cache_inst|datapath|way0|dirty|data~17_combout ;
wire \cache_inst|datapath|way0|dirty|data~7_q ;
wire \cache_inst|datapath|way0|dirty|data~23_combout ;
wire \cache_inst|datapath|way0|dirty|data~6_q ;
wire \cache_inst|datapath|way0|dirty|data~16_combout ;
wire \cache_inst|datapath|way0|dirty|data~5_q ;
wire \cache_inst|datapath|way0|dirty|data~19_combout ;
wire \cache_inst|datapath|way0|dirty|data~1_q ;
wire \cache_inst|datapath|way0|dirty|data~22_combout ;
wire \cache_inst|datapath|way0|dirty|data~2_q ;
wire \cache_inst|datapath|way0|dirty|data~20_combout ;
wire \cache_inst|datapath|way0|dirty|data~3_q ;
wire \cache_inst|datapath|way0|dirty|data~21_combout ;
wire \cache_inst|datapath|way0|dirty|data~0_q ;
wire \cache_inst|datapath|way0|dirty|data~8_combout ;
wire \cache_inst|datapath|way0|dirty|data~18_combout ;
wire \cache_inst|datapath|way0|dirty|data~4_q ;
wire \cache_inst|datapath|way0|dirty|data~12_combout ;
wire \cache_inst|control|Selector4~0_combout ;
wire \cache_inst|control|Selector3~0_combout ;
wire \cache_inst|control|Selector4~1_combout ;
wire \cache_inst|control|state.write_back~q ;
wire \cache_inst|control|pmemaddr_sel[1]~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[198]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a95 ;
wire \cache_inst|datapath|wayselector_mux|f[95]~285_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[198]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a95 ;
wire \cache_inst|datapath|wayselector_mux|f[95]~286_combout ;
wire \cache_inst|datapath|wayselector_mux|f[95]~287_combout ;
wire \cpu_inst|datapath|mdrmux|f[15]~34_combout ;
wire \cpu_inst|datapath|mdrmux|f[15]~33_combout ;
wire \cpu_inst|datapath|mdrmux|f[15]~35_combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux0~0_combout ;
wire \cpu_inst|control|Selector5~1_combout ;
wire \cpu_inst|control|Selector5~0_combout ;
wire \cpu_inst|control|Selector5~2_combout ;
wire \cpu_inst|control|Selector5~3_combout ;
wire \cpu_inst|control|state.fetch1~q ;
wire \cpu_inst|datapath|marmux|Mux2~0_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0_bypass[0]~0_combout ;
wire \cache_inst|datapath|way0|tag|data~1_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0_bypass[20]~feeder_combout ;
wire \cache_inst|datapath|way0|tag|data~0_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a6 ;
wire \cache_inst|datapath|way0|tag|data~8_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0_bypass[22]~feeder_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a7 ;
wire \cache_inst|datapath|way0|tag|data~9_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0_bypass[18]~feeder_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a5 ;
wire \cache_inst|datapath|way0|tag|data~7_combout ;
wire \cache_inst|datapath|hit0~1_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[216]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a104 ;
wire \cache_inst|datapath|wayselector_mux|f[104]~312_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a104 ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[216]~feeder_combout ;
wire \cache_inst|datapath|wayselector_mux|f[104]~313_combout ;
wire \cache_inst|datapath|wayselector_mux|f[104]~314_combout ;
wire \cpu_inst|datapath|mdrmux|f[8]~13_combout ;
wire \cpu_inst|datapath|mdrmux|f[8]~12_combout ;
wire \cpu_inst|datapath|mdrmux|f[8]~14_combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux15~0_combout ;
wire \cpu_inst|datapath|marmux|Mux14~0_combout ;
wire \cpu_inst|datapath|mdrmux|f[12]~25_combout ;
wire \cpu_inst|datapath|mdrmux|f[12]~24_combout ;
wire \cpu_inst|datapath|mdrmux|f[12]~26_combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux3~0_combout ;
wire \cpu_inst|control|Selector27~0_combout ;
wire \cpu_inst|control|state.stb1~q ;
wire \cpu_inst|control|mdrInModifier_sel[1]~0_combout ;
wire \cpu_inst|datapath|MDR|data[10]~0_combout ;
wire \cpu_inst|datapath|mdrmux|f[14]~30_combout ;
wire \cpu_inst|datapath|mdrmux|f[14]~31_combout ;
wire \cpu_inst|datapath|mdrmux|f[14]~32_combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux1~0_combout ;
wire \cpu_inst|control|Selector15~0_combout ;
wire \cpu_inst|control|state.calc_addr~q ;
wire \cpu_inst|control|Selector29~0_combout ;
wire \cpu_inst|control|state.sti1~q ;
wire \cpu_inst|control|Selector30~0_combout ;
wire \cpu_inst|control|state.sti2~q ;
wire \cpu_inst|control|state.sti3~q ;
wire \cpu_inst|control|Selector32~0_combout ;
wire \cpu_inst|control|state.sti4~q ;
wire \cpu_inst|control|Selector26~0_combout ;
wire \cpu_inst|control|state.str2~q ;
wire \cpu_inst|control|WideOr25~2_combout ;
wire \cpu_inst|control|Selector12~0_combout ;
wire \cpu_inst|control|Selector17~2_combout ;
wire \cpu_inst|control|state.ldr1~q ;
wire \cpu_inst|control|Selector18~0_combout ;
wire \cpu_inst|control|state.ldr2~q ;
wire \cpu_inst|control|WideOr16~combout ;
wire \cpu_inst|datapath|br_adder|Add0~54 ;
wire \cpu_inst|datapath|br_adder|Add0~57_sumout ;
wire \cpu_inst|datapath|regfilemux|Mux0~0_combout ;
wire \cpu_inst|datapath|regfile_inst|data~95feeder_combout ;
wire \cpu_inst|datapath|regfile_inst|data~95_q ;
wire \cpu_inst|datapath|regfile_inst|data~248_combout ;
wire \cpu_inst|datapath|regfile_inst|data~252_combout ;
wire \cpu_inst|datapath|alumux|Mux0~0_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~58 ;
wire \cpu_inst|datapath|alu_inst|Add0~61_sumout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~24_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~25_combout ;
wire \cpu_inst|datapath|alu_inst|Selector0~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector0~2_combout ;
wire \cpu_inst|datapath|alu_inst|Selector0~3_combout ;
wire \cpu_inst|datapath|pcPlus2|Add0~54 ;
wire \cpu_inst|datapath|pcPlus2|Add0~57_sumout ;
wire \cpu_inst|datapath|pcmux|Mux0~0_combout ;
wire \cpu_inst|datapath|marmux|Mux0~0_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0_bypass[24]~feeder_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a8 ;
wire \cache_inst|datapath|Equal0~0_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0_bypass[142]~feeder_combout ;
wire \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a67 ;
wire \cache_inst|datapath|wayselector_mux|f[67]~201_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0_bypass[142]~feeder_combout ;
wire \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a67 ;
wire \cache_inst|datapath|wayselector_mux|f[67]~202_combout ;
wire \cache_inst|datapath|wayselector_mux|f[67]~203_combout ;
wire \cpu_inst|datapath|mdrmux|f[3]~45_combout ;
wire \cpu_inst|datapath|mdrmux|f[3]~46_combout ;
wire \cpu_inst|datapath|mdrmux|f[3]~47_combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux12~0_combout ;
wire \cpu_inst|datapath|alumux|Mux12~1_combout ;
wire \cpu_inst|datapath|alu_inst|ShiftRight1~8_combout ;
wire \cpu_inst|datapath|alu_inst|Selector15~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector15~6_combout ;
wire \cpu_inst|datapath|mdrmux|f[0]~36_combout ;
wire \cpu_inst|datapath|mdrmux|f[0]~37_combout ;
wire \cpu_inst|datapath|mdrmux|f[0]~38_combout ;
wire \cpu_inst|datapath|marmux|Mux15~0_combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux13~0_combout ;
wire \cpu_inst|datapath|marmux|Mux12~0_combout ;
wire \cpu_inst|datapath|mdrmux|f[5]~4_combout ;
wire \cpu_inst|datapath|mdrmux|f[5]~3_combout ;
wire \cpu_inst|datapath|mdrmux|f[5]~5_combout ;
wire \cpu_inst|datapath|mdrOutModifier|Mux10~0_combout ;
wire \cpu_inst|control|Selector3~1_combout ;
wire \cpu_inst|datapath|alu_inst|Equal0~0_combout ;
wire \cpu_inst|datapath|alu_inst|Selector3~1_combout ;
wire \cpu_inst|datapath|alu_inst|Selector3~2_combout ;
wire \cpu_inst|datapath|alu_inst|Add0~49_sumout ;
wire \cpu_inst|datapath|alu_inst|ShiftLeft0~32_combout ;
wire \cpu_inst|datapath|alu_inst|Selector3~3_combout ;
wire \cpu_inst|datapath|marmux|Mux3~0_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0_bypass[20]~feeder_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a6 ;
wire \cache_inst|datapath|way1|tag|data~7_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0_bypass[18]~feeder_combout ;
wire \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a5 ;
wire \cache_inst|datapath|way1|tag|data~6_combout ;
wire \cache_inst|datapath|hit1~1_combout ;
wire \cache_inst|control|d_set1~2_combout ;
wire \cache_inst|control|d_set1~0_combout ;
wire \cache_inst|control|mem_resp~0_combout ;
wire \cpu_inst|control|Selector6~0_combout ;
wire \cpu_inst|control|state.fetch2~q ;
wire \cpu_inst|control|Selector7~0_combout ;
wire \cpu_inst|control|state.fetch3~q ;
wire \cpu_inst|control|state.decode~q ;
wire \cpu_inst|control|Selector36~1_combout ;
wire \cpu_inst|control|state.trap1~q ;
wire \cpu_inst|control|WideOr0~0_combout ;
wire \cpu_inst|datapath|marmux|Mux9~0_combout ;
wire \cache_inst|datapath|way0|valid|data~17_combout ;
wire \cache_inst|datapath|way0|valid|data~7_q ;
wire \cache_inst|datapath|way0|valid|data~23_combout ;
wire \cache_inst|datapath|way0|valid|data~6_q ;
wire \cache_inst|datapath|way0|valid|data~22_combout ;
wire \cache_inst|datapath|way0|valid|data~2_q ;
wire \cache_inst|datapath|way0|valid|data~20_combout ;
wire \cache_inst|datapath|way0|valid|data~3_q ;
wire \cache_inst|datapath|way0|valid|data~19_combout ;
wire \cache_inst|datapath|way0|valid|data~1_q ;
wire \cache_inst|datapath|way0|valid|data~21_combout ;
wire \cache_inst|datapath|way0|valid|data~0_q ;
wire \cache_inst|datapath|way0|valid|data~8_combout ;
wire \cache_inst|datapath|way0|valid|data~16_combout ;
wire \cache_inst|datapath|way0|valid|data~5_q ;
wire \cache_inst|datapath|way0|valid|data~18_combout ;
wire \cache_inst|datapath|way0|valid|data~4_q ;
wire \cache_inst|datapath|way0|valid|data~12_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0_bypass[10]~feeder_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a1 ;
wire \cache_inst|datapath|Equal0~2_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a0 ;
wire \cache_inst|datapath|way0|tag|data_rtl_0_bypass[8]~feeder_combout ;
wire \cache_inst|datapath|Equal0~1_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0_bypass[12]~feeder_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a2 ;
wire \cache_inst|datapath|Equal0~3_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a3 ;
wire \cache_inst|datapath|way0|tag|data_rtl_0_bypass[14]~feeder_combout ;
wire \cache_inst|datapath|Equal0~4_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0_bypass[16]~feeder_combout ;
wire \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a4 ;
wire \cache_inst|datapath|Equal0~5_combout ;
wire \cache_inst|datapath|hit0~0_combout ;
wire \cache_inst|datapath|hit0~combout ;
wire \cache_inst|control|Selector2~0_combout ;
wire \cache_inst|control|state.process_request~q ;
wire \cache_inst|control|mem_resp~1_combout ;
wire \cpu_inst|control|Selector20~0_combout ;
wire \cpu_inst|control|state.ldb2~q ;
wire \cpu_inst|datapath|mdrOutModifier|Mux2~0_combout ;
wire \cpu_inst|control|Selector19~0_combout ;
wire \cpu_inst|control|Selector19~1_combout ;
wire \cpu_inst|control|state.ldb1~q ;
wire \cpu_inst|control|WideOr25~0_combout ;
wire \cpu_inst|control|WideOr25~1_combout ;
wire \cache_inst|control|always0~0_combout ;
wire \cache_inst|control|Selector3~1_combout ;
wire \cache_inst|control|state.fetch_cline~q ;
wire \cache_inst|datapath|way1|tag|data~1_combout ;
wire \cache_inst|datapath|way0|tag|data~2_combout ;
wire \cache_inst|datapath|pmemaddr_mux|Mux8~0_combout ;
wire \cache_inst|datapath|way0|tag|data~3_combout ;
wire \cache_inst|datapath|pmemaddr_mux|Mux7~0_combout ;
wire \cache_inst|datapath|way0|tag|data~4_combout ;
wire \cache_inst|datapath|pmemaddr_mux|Mux6~0_combout ;
wire \cache_inst|datapath|way0|tag|data~5_combout ;
wire \cache_inst|datapath|pmemaddr_mux|Mux5~0_combout ;
wire \cache_inst|datapath|way0|tag|data~6_combout ;
wire \cache_inst|datapath|pmemaddr_mux|Mux4~0_combout ;
wire \cache_inst|datapath|pmemaddr_mux|Mux3~0_combout ;
wire \cache_inst|datapath|pmemaddr_mux|Mux2~0_combout ;
wire \cache_inst|datapath|pmemaddr_mux|Mux1~0_combout ;
wire \cache_inst|datapath|way0|tag|data~10_combout ;
wire \cache_inst|datapath|pmemaddr_mux|Mux0~0_combout ;
wire [0:262] \cache_inst|datapath|way1|data|data_rtl_0_bypass ;
wire [1:0] \cpu_inst|control|marmux_sel ;
wire [15:0] \cpu_inst|datapath|pc|data ;
wire [15:0] \cpu_inst|datapath|IR|data ;
wire [2:0] \cpu_inst|datapath|cc|data ;
wire [0:262] \cache_inst|datapath|way0|data|data_rtl_0_bypass ;
wire [0:24] \cache_inst|datapath|way1|tag|data_rtl_0_bypass ;
wire [0:24] \cache_inst|datapath|way0|tag|data_rtl_0_bypass ;
wire [15:0] \cpu_inst|datapath|MAR|data ;
wire [15:0] \cpu_inst|datapath|MDR|data ;

wire [35:0] \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [35:0] \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [35:0] \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [35:0] \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [35:0] \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [35:0] \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;

assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a1  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a2  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a3  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a4  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a5  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a6  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a7  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a8  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a9  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a10  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a11  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a12  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a13  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a14  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a15  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a16  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a17  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a18  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a19  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a20  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a21  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a22  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a23  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a24  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a25  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a26  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a0  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a1  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a2  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a3  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a4  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a5  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a6  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a7  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a8  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a1  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a2  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a3  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a4  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a5  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a6  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a7  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a8  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a9  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a10  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a11  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a12  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a13  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a14  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a15  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a16  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a17  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a18  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a19  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a20  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a21  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a22  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a23  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a24  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a25  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a26  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a0  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a1  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a2  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a3  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a4  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a5  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a6  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a7  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a8  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a28  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a29  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a30  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a31  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [4];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a32  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [5];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a33  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [6];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a34  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [7];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a35  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [8];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a36  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [9];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a37  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [10];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a38  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [11];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a39  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [12];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a40  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [13];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a41  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [14];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a42  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [15];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a43  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [16];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a44  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [17];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a45  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [18];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a46  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [19];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a47  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [20];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a48  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [21];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a49  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [22];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a50  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [23];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a51  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [24];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a52  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [25];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a53  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [26];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a54  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [27];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a55  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [28];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a56  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [29];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a57  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [30];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a58  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [31];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a59  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [32];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a60  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [33];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a61  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [34];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a62  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [35];

assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a28  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a29  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a30  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a31  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [4];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a32  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [5];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a33  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [6];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a34  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [7];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a35  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [8];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a36  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [9];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a37  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [10];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a38  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [11];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a39  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [12];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a40  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [13];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a41  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [14];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a42  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [15];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a43  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [16];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a44  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [17];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a45  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [18];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a46  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [19];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a47  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [20];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a48  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [21];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a49  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [22];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a50  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [23];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a51  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [24];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a52  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [25];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a53  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [26];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a54  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [27];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a55  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [28];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a56  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [29];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a57  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [30];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a58  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [31];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a59  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [32];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a60  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [33];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a61  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [34];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a62  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [35];

assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63~portbdataout  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a64  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [1];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a65  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [2];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a66  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [3];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a67  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [4];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a68  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [5];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a69  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [6];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a70  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [7];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a71  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [8];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a72  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [9];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a73  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [10];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a74  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [11];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a75  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [12];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a76  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [13];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a77  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [14];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a78  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [15];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a79  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [16];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a80  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [17];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a81  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [18];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a82  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [19];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a83  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [20];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a84  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [21];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a85  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [22];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a86  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [23];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a87  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [24];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a88  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [25];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a89  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [26];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a90  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [27];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a91  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [28];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a92  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [29];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a93  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [30];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a94  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [31];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a95  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [32];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a96  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [33];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a97  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [34];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a98  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [35];

assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63~portbdataout  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a64  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [1];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a65  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [2];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a66  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [3];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a67  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [4];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a68  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [5];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a69  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [6];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a70  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [7];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a71  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [8];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a72  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [9];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a73  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [10];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a74  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [11];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a75  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [12];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a76  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [13];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a77  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [14];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a78  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [15];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a79  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [16];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a80  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [17];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a81  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [18];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a82  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [19];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a83  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [20];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a84  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [21];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a85  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [22];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a86  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [23];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a87  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [24];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a88  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [25];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a89  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [26];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a90  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [27];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a91  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [28];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a92  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [29];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a93  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [30];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a94  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [31];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a95  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [32];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a96  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [33];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a97  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [34];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a98  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [35];

assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a100  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [1];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a101  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [2];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a102  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [3];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a103  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [4];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a104  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [5];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a105  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [6];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a106  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [7];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a107  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [8];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a108  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [9];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a109  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [10];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a110  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [11];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a111  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [12];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a112  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [13];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a113  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [14];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a114  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [15];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a115  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [16];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a116  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [17];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a117  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [18];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a118  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [19];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a119  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [20];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a120  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [21];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a121  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [22];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a122  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [23];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a123  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [24];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a124  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [25];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a125  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [26];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a126  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [27];
assign \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a127  = \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [28];

assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a100  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [1];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a101  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [2];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a102  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [3];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a103  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [4];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a104  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [5];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a105  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [6];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a106  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [7];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a107  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [8];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a108  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [9];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a109  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [10];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a110  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [11];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a111  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [12];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a112  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [13];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a113  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [14];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a114  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [15];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a115  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [16];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a116  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [17];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a117  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [18];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a118  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [19];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a119  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [20];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a120  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [21];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a121  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [22];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a122  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [23];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a123  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [24];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a124  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [25];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a125  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [26];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a126  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [27];
assign \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a127  = \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [28];

// Location: IOOBUF_X2_Y0_N20
stratixiii_io_obuf \pmem_read~output (
	.i(\cache_inst|control|state.fetch_cline~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_read~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_read~output .bus_hold = "false";
defparam \pmem_read~output .open_drain_output = "false";
defparam \pmem_read~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N33
stratixiii_io_obuf \pmem_write~output (
	.i(\cache_inst|control|state.write_back~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_write~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_write~output .bus_hold = "false";
defparam \pmem_write~output .open_drain_output = "false";
defparam \pmem_write~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y34_N82
stratixiii_io_obuf \pmem_address[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[0]~output .bus_hold = "false";
defparam \pmem_address[0]~output .open_drain_output = "false";
defparam \pmem_address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y51_N113
stratixiii_io_obuf \pmem_address[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[1]~output .bus_hold = "false";
defparam \pmem_address[1]~output .open_drain_output = "false";
defparam \pmem_address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N51
stratixiii_io_obuf \pmem_address[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[2]~output .bus_hold = "false";
defparam \pmem_address[2]~output .open_drain_output = "false";
defparam \pmem_address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N82
stratixiii_io_obuf \pmem_address[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[3]~output .bus_hold = "false";
defparam \pmem_address[3]~output .open_drain_output = "false";
defparam \pmem_address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y51_N20
stratixiii_io_obuf \pmem_address[4]~output (
	.i(\cpu_inst|datapath|MAR|data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[4]~output .bus_hold = "false";
defparam \pmem_address[4]~output .open_drain_output = "false";
defparam \pmem_address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y51_N51
stratixiii_io_obuf \pmem_address[5]~output (
	.i(\cpu_inst|datapath|MAR|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[5]~output .bus_hold = "false";
defparam \pmem_address[5]~output .open_drain_output = "false";
defparam \pmem_address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N20
stratixiii_io_obuf \pmem_address[6]~output (
	.i(\cpu_inst|datapath|MAR|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[6]~output .bus_hold = "false";
defparam \pmem_address[6]~output .open_drain_output = "false";
defparam \pmem_address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N82
stratixiii_io_obuf \pmem_address[7]~output (
	.i(\cache_inst|datapath|pmemaddr_mux|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[7]~output .bus_hold = "false";
defparam \pmem_address[7]~output .open_drain_output = "false";
defparam \pmem_address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N20
stratixiii_io_obuf \pmem_address[8]~output (
	.i(\cache_inst|datapath|pmemaddr_mux|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[8]~output .bus_hold = "false";
defparam \pmem_address[8]~output .open_drain_output = "false";
defparam \pmem_address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N20
stratixiii_io_obuf \pmem_address[9]~output (
	.i(\cache_inst|datapath|pmemaddr_mux|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[9]~output .bus_hold = "false";
defparam \pmem_address[9]~output .open_drain_output = "false";
defparam \pmem_address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N51
stratixiii_io_obuf \pmem_address[10]~output (
	.i(\cache_inst|datapath|pmemaddr_mux|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[10]~output .bus_hold = "false";
defparam \pmem_address[10]~output .open_drain_output = "false";
defparam \pmem_address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N51
stratixiii_io_obuf \pmem_address[11]~output (
	.i(\cache_inst|datapath|pmemaddr_mux|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[11]~output .bus_hold = "false";
defparam \pmem_address[11]~output .open_drain_output = "false";
defparam \pmem_address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N33
stratixiii_io_obuf \pmem_address[12]~output (
	.i(\cache_inst|datapath|pmemaddr_mux|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[12]~output .bus_hold = "false";
defparam \pmem_address[12]~output .open_drain_output = "false";
defparam \pmem_address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y51_N20
stratixiii_io_obuf \pmem_address[13]~output (
	.i(\cache_inst|datapath|pmemaddr_mux|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[13]~output .bus_hold = "false";
defparam \pmem_address[13]~output .open_drain_output = "false";
defparam \pmem_address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N20
stratixiii_io_obuf \pmem_address[14]~output (
	.i(\cache_inst|datapath|pmemaddr_mux|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[14]~output .bus_hold = "false";
defparam \pmem_address[14]~output .open_drain_output = "false";
defparam \pmem_address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y17_N51
stratixiii_io_obuf \pmem_address[15]~output (
	.i(\cache_inst|datapath|pmemaddr_mux|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[15]~output .bus_hold = "false";
defparam \pmem_address[15]~output .open_drain_output = "false";
defparam \pmem_address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N113
stratixiii_io_obuf \pmem_wdata[0]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[0]~output .bus_hold = "false";
defparam \pmem_wdata[0]~output .open_drain_output = "false";
defparam \pmem_wdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N51
stratixiii_io_obuf \pmem_wdata[1]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[1]~output .bus_hold = "false";
defparam \pmem_wdata[1]~output .open_drain_output = "false";
defparam \pmem_wdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N113
stratixiii_io_obuf \pmem_wdata[2]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[2]~output .bus_hold = "false";
defparam \pmem_wdata[2]~output .open_drain_output = "false";
defparam \pmem_wdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N20
stratixiii_io_obuf \pmem_wdata[3]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[3]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[3]~output .bus_hold = "false";
defparam \pmem_wdata[3]~output .open_drain_output = "false";
defparam \pmem_wdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N113
stratixiii_io_obuf \pmem_wdata[4]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[4]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[4]~output .bus_hold = "false";
defparam \pmem_wdata[4]~output .open_drain_output = "false";
defparam \pmem_wdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N20
stratixiii_io_obuf \pmem_wdata[5]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[5]~output .bus_hold = "false";
defparam \pmem_wdata[5]~output .open_drain_output = "false";
defparam \pmem_wdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N33
stratixiii_io_obuf \pmem_wdata[6]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[6]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[6]~output .bus_hold = "false";
defparam \pmem_wdata[6]~output .open_drain_output = "false";
defparam \pmem_wdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N82
stratixiii_io_obuf \pmem_wdata[7]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[7]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[7]~output .bus_hold = "false";
defparam \pmem_wdata[7]~output .open_drain_output = "false";
defparam \pmem_wdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N51
stratixiii_io_obuf \pmem_wdata[8]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[8]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[8]~output .bus_hold = "false";
defparam \pmem_wdata[8]~output .open_drain_output = "false";
defparam \pmem_wdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N113
stratixiii_io_obuf \pmem_wdata[9]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[9]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[9]~output .bus_hold = "false";
defparam \pmem_wdata[9]~output .open_drain_output = "false";
defparam \pmem_wdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N51
stratixiii_io_obuf \pmem_wdata[10]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[10]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[10]~output .bus_hold = "false";
defparam \pmem_wdata[10]~output .open_drain_output = "false";
defparam \pmem_wdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N113
stratixiii_io_obuf \pmem_wdata[11]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[11]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[11]~output .bus_hold = "false";
defparam \pmem_wdata[11]~output .open_drain_output = "false";
defparam \pmem_wdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N51
stratixiii_io_obuf \pmem_wdata[12]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[12]~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[12]~output .bus_hold = "false";
defparam \pmem_wdata[12]~output .open_drain_output = "false";
defparam \pmem_wdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N113
stratixiii_io_obuf \pmem_wdata[13]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[13]~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[13]~output .bus_hold = "false";
defparam \pmem_wdata[13]~output .open_drain_output = "false";
defparam \pmem_wdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N82
stratixiii_io_obuf \pmem_wdata[14]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[14]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[14]~output .bus_hold = "false";
defparam \pmem_wdata[14]~output .open_drain_output = "false";
defparam \pmem_wdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N51
stratixiii_io_obuf \pmem_wdata[15]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[15]~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[15]~output .bus_hold = "false";
defparam \pmem_wdata[15]~output .open_drain_output = "false";
defparam \pmem_wdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N82
stratixiii_io_obuf \pmem_wdata[16]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[16]~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[16]~output .bus_hold = "false";
defparam \pmem_wdata[16]~output .open_drain_output = "false";
defparam \pmem_wdata[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N82
stratixiii_io_obuf \pmem_wdata[17]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[17]~53_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[17]~output .bus_hold = "false";
defparam \pmem_wdata[17]~output .open_drain_output = "false";
defparam \pmem_wdata[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N20
stratixiii_io_obuf \pmem_wdata[18]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[18]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[18]~output .bus_hold = "false";
defparam \pmem_wdata[18]~output .open_drain_output = "false";
defparam \pmem_wdata[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N113
stratixiii_io_obuf \pmem_wdata[19]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[19]~59_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[19]~output .bus_hold = "false";
defparam \pmem_wdata[19]~output .open_drain_output = "false";
defparam \pmem_wdata[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N113
stratixiii_io_obuf \pmem_wdata[20]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[20]~62_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[20]~output .bus_hold = "false";
defparam \pmem_wdata[20]~output .open_drain_output = "false";
defparam \pmem_wdata[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N20
stratixiii_io_obuf \pmem_wdata[21]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[21]~65_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[21]~output .bus_hold = "false";
defparam \pmem_wdata[21]~output .open_drain_output = "false";
defparam \pmem_wdata[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N51
stratixiii_io_obuf \pmem_wdata[22]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[22]~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[22]~output .bus_hold = "false";
defparam \pmem_wdata[22]~output .open_drain_output = "false";
defparam \pmem_wdata[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N95
stratixiii_io_obuf \pmem_wdata[23]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[23]~71_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[23]~output .bus_hold = "false";
defparam \pmem_wdata[23]~output .open_drain_output = "false";
defparam \pmem_wdata[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N20
stratixiii_io_obuf \pmem_wdata[24]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[24]~74_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[24]~output .bus_hold = "false";
defparam \pmem_wdata[24]~output .open_drain_output = "false";
defparam \pmem_wdata[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N20
stratixiii_io_obuf \pmem_wdata[25]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[25]~77_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[25]~output .bus_hold = "false";
defparam \pmem_wdata[25]~output .open_drain_output = "false";
defparam \pmem_wdata[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N51
stratixiii_io_obuf \pmem_wdata[26]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[26]~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[26]~output .bus_hold = "false";
defparam \pmem_wdata[26]~output .open_drain_output = "false";
defparam \pmem_wdata[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N82
stratixiii_io_obuf \pmem_wdata[27]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[27]~83_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[27]~output .bus_hold = "false";
defparam \pmem_wdata[27]~output .open_drain_output = "false";
defparam \pmem_wdata[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N82
stratixiii_io_obuf \pmem_wdata[28]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[28]~86_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[28]~output .bus_hold = "false";
defparam \pmem_wdata[28]~output .open_drain_output = "false";
defparam \pmem_wdata[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N20
stratixiii_io_obuf \pmem_wdata[29]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[29]~89_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[29]~output .bus_hold = "false";
defparam \pmem_wdata[29]~output .open_drain_output = "false";
defparam \pmem_wdata[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N20
stratixiii_io_obuf \pmem_wdata[30]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[30]~92_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[30]~output .bus_hold = "false";
defparam \pmem_wdata[30]~output .open_drain_output = "false";
defparam \pmem_wdata[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N33
stratixiii_io_obuf \pmem_wdata[31]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[31]~95_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[31]~output .bus_hold = "false";
defparam \pmem_wdata[31]~output .open_drain_output = "false";
defparam \pmem_wdata[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N20
stratixiii_io_obuf \pmem_wdata[32]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[32]~98_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[32]~output .bus_hold = "false";
defparam \pmem_wdata[32]~output .open_drain_output = "false";
defparam \pmem_wdata[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N113
stratixiii_io_obuf \pmem_wdata[33]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[33]~101_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[33]~output .bus_hold = "false";
defparam \pmem_wdata[33]~output .open_drain_output = "false";
defparam \pmem_wdata[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N82
stratixiii_io_obuf \pmem_wdata[34]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[34]~104_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[34]~output .bus_hold = "false";
defparam \pmem_wdata[34]~output .open_drain_output = "false";
defparam \pmem_wdata[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N82
stratixiii_io_obuf \pmem_wdata[35]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[35]~107_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[35]~output .bus_hold = "false";
defparam \pmem_wdata[35]~output .open_drain_output = "false";
defparam \pmem_wdata[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N51
stratixiii_io_obuf \pmem_wdata[36]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[36]~110_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[36]~output .bus_hold = "false";
defparam \pmem_wdata[36]~output .open_drain_output = "false";
defparam \pmem_wdata[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N95
stratixiii_io_obuf \pmem_wdata[37]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[37]~113_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[37]~output .bus_hold = "false";
defparam \pmem_wdata[37]~output .open_drain_output = "false";
defparam \pmem_wdata[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N82
stratixiii_io_obuf \pmem_wdata[38]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[38]~116_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[38]~output .bus_hold = "false";
defparam \pmem_wdata[38]~output .open_drain_output = "false";
defparam \pmem_wdata[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N33
stratixiii_io_obuf \pmem_wdata[39]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[39]~119_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[39]~output .bus_hold = "false";
defparam \pmem_wdata[39]~output .open_drain_output = "false";
defparam \pmem_wdata[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N51
stratixiii_io_obuf \pmem_wdata[40]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[40]~122_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[40]~output .bus_hold = "false";
defparam \pmem_wdata[40]~output .open_drain_output = "false";
defparam \pmem_wdata[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N82
stratixiii_io_obuf \pmem_wdata[41]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[41]~125_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[41]~output .bus_hold = "false";
defparam \pmem_wdata[41]~output .open_drain_output = "false";
defparam \pmem_wdata[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N113
stratixiii_io_obuf \pmem_wdata[42]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[42]~128_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[42]~output .bus_hold = "false";
defparam \pmem_wdata[42]~output .open_drain_output = "false";
defparam \pmem_wdata[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N95
stratixiii_io_obuf \pmem_wdata[43]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[43]~131_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[43]~output .bus_hold = "false";
defparam \pmem_wdata[43]~output .open_drain_output = "false";
defparam \pmem_wdata[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N82
stratixiii_io_obuf \pmem_wdata[44]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[44]~134_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[44]~output .bus_hold = "false";
defparam \pmem_wdata[44]~output .open_drain_output = "false";
defparam \pmem_wdata[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N82
stratixiii_io_obuf \pmem_wdata[45]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[45]~137_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[45]~output .bus_hold = "false";
defparam \pmem_wdata[45]~output .open_drain_output = "false";
defparam \pmem_wdata[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N51
stratixiii_io_obuf \pmem_wdata[46]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[46]~140_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[46]~output .bus_hold = "false";
defparam \pmem_wdata[46]~output .open_drain_output = "false";
defparam \pmem_wdata[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N51
stratixiii_io_obuf \pmem_wdata[47]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[47]~143_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[47]~output .bus_hold = "false";
defparam \pmem_wdata[47]~output .open_drain_output = "false";
defparam \pmem_wdata[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N20
stratixiii_io_obuf \pmem_wdata[48]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[48]~146_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[48]~output .bus_hold = "false";
defparam \pmem_wdata[48]~output .open_drain_output = "false";
defparam \pmem_wdata[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N113
stratixiii_io_obuf \pmem_wdata[49]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[49]~149_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[49]~output .bus_hold = "false";
defparam \pmem_wdata[49]~output .open_drain_output = "false";
defparam \pmem_wdata[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N51
stratixiii_io_obuf \pmem_wdata[50]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[50]~152_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[50]~output .bus_hold = "false";
defparam \pmem_wdata[50]~output .open_drain_output = "false";
defparam \pmem_wdata[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N82
stratixiii_io_obuf \pmem_wdata[51]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[51]~155_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[51]~output .bus_hold = "false";
defparam \pmem_wdata[51]~output .open_drain_output = "false";
defparam \pmem_wdata[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N64
stratixiii_io_obuf \pmem_wdata[52]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[52]~158_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[52]~output .bus_hold = "false";
defparam \pmem_wdata[52]~output .open_drain_output = "false";
defparam \pmem_wdata[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N113
stratixiii_io_obuf \pmem_wdata[53]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[53]~161_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[53]~output .bus_hold = "false";
defparam \pmem_wdata[53]~output .open_drain_output = "false";
defparam \pmem_wdata[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N51
stratixiii_io_obuf \pmem_wdata[54]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[54]~164_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[54]~output .bus_hold = "false";
defparam \pmem_wdata[54]~output .open_drain_output = "false";
defparam \pmem_wdata[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N113
stratixiii_io_obuf \pmem_wdata[55]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[55]~167_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[55]~output .bus_hold = "false";
defparam \pmem_wdata[55]~output .open_drain_output = "false";
defparam \pmem_wdata[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N64
stratixiii_io_obuf \pmem_wdata[56]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[56]~170_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[56]~output .bus_hold = "false";
defparam \pmem_wdata[56]~output .open_drain_output = "false";
defparam \pmem_wdata[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N82
stratixiii_io_obuf \pmem_wdata[57]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[57]~173_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[57]~output .bus_hold = "false";
defparam \pmem_wdata[57]~output .open_drain_output = "false";
defparam \pmem_wdata[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N2
stratixiii_io_obuf \pmem_wdata[58]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[58]~176_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[58]~output .bus_hold = "false";
defparam \pmem_wdata[58]~output .open_drain_output = "false";
defparam \pmem_wdata[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
stratixiii_io_obuf \pmem_wdata[59]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[59]~179_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[59]~output .bus_hold = "false";
defparam \pmem_wdata[59]~output .open_drain_output = "false";
defparam \pmem_wdata[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N64
stratixiii_io_obuf \pmem_wdata[60]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[60]~182_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[60]~output .bus_hold = "false";
defparam \pmem_wdata[60]~output .open_drain_output = "false";
defparam \pmem_wdata[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N64
stratixiii_io_obuf \pmem_wdata[61]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[61]~185_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[61]~output .bus_hold = "false";
defparam \pmem_wdata[61]~output .open_drain_output = "false";
defparam \pmem_wdata[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N82
stratixiii_io_obuf \pmem_wdata[62]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[62]~188_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[62]~output .bus_hold = "false";
defparam \pmem_wdata[62]~output .open_drain_output = "false";
defparam \pmem_wdata[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N113
stratixiii_io_obuf \pmem_wdata[63]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[63]~191_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[63]~output .bus_hold = "false";
defparam \pmem_wdata[63]~output .open_drain_output = "false";
defparam \pmem_wdata[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N51
stratixiii_io_obuf \pmem_wdata[64]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[64]~194_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[64]~output .bus_hold = "false";
defparam \pmem_wdata[64]~output .open_drain_output = "false";
defparam \pmem_wdata[64]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N20
stratixiii_io_obuf \pmem_wdata[65]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[65]~197_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[65]~output .bus_hold = "false";
defparam \pmem_wdata[65]~output .open_drain_output = "false";
defparam \pmem_wdata[65]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N64
stratixiii_io_obuf \pmem_wdata[66]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[66]~200_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[66]~output .bus_hold = "false";
defparam \pmem_wdata[66]~output .open_drain_output = "false";
defparam \pmem_wdata[66]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N20
stratixiii_io_obuf \pmem_wdata[67]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[67]~203_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[67]~output .bus_hold = "false";
defparam \pmem_wdata[67]~output .open_drain_output = "false";
defparam \pmem_wdata[67]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N113
stratixiii_io_obuf \pmem_wdata[68]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[68]~206_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[68]~output .bus_hold = "false";
defparam \pmem_wdata[68]~output .open_drain_output = "false";
defparam \pmem_wdata[68]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
stratixiii_io_obuf \pmem_wdata[69]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[69]~209_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[69]~output .bus_hold = "false";
defparam \pmem_wdata[69]~output .open_drain_output = "false";
defparam \pmem_wdata[69]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N20
stratixiii_io_obuf \pmem_wdata[70]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[70]~212_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[70]~output .bus_hold = "false";
defparam \pmem_wdata[70]~output .open_drain_output = "false";
defparam \pmem_wdata[70]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N113
stratixiii_io_obuf \pmem_wdata[71]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[71]~215_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[71]~output .bus_hold = "false";
defparam \pmem_wdata[71]~output .open_drain_output = "false";
defparam \pmem_wdata[71]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N20
stratixiii_io_obuf \pmem_wdata[72]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[72]~218_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[72]~output .bus_hold = "false";
defparam \pmem_wdata[72]~output .open_drain_output = "false";
defparam \pmem_wdata[72]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N82
stratixiii_io_obuf \pmem_wdata[73]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[73]~221_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[73]~output .bus_hold = "false";
defparam \pmem_wdata[73]~output .open_drain_output = "false";
defparam \pmem_wdata[73]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N113
stratixiii_io_obuf \pmem_wdata[74]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[74]~224_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[74]~output .bus_hold = "false";
defparam \pmem_wdata[74]~output .open_drain_output = "false";
defparam \pmem_wdata[74]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N51
stratixiii_io_obuf \pmem_wdata[75]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[75]~227_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[75]~output .bus_hold = "false";
defparam \pmem_wdata[75]~output .open_drain_output = "false";
defparam \pmem_wdata[75]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N20
stratixiii_io_obuf \pmem_wdata[76]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[76]~230_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[76]~output .bus_hold = "false";
defparam \pmem_wdata[76]~output .open_drain_output = "false";
defparam \pmem_wdata[76]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N51
stratixiii_io_obuf \pmem_wdata[77]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[77]~233_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[77]~output .bus_hold = "false";
defparam \pmem_wdata[77]~output .open_drain_output = "false";
defparam \pmem_wdata[77]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N95
stratixiii_io_obuf \pmem_wdata[78]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[78]~236_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[78]~output .bus_hold = "false";
defparam \pmem_wdata[78]~output .open_drain_output = "false";
defparam \pmem_wdata[78]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N113
stratixiii_io_obuf \pmem_wdata[79]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[79]~239_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[79]~output .bus_hold = "false";
defparam \pmem_wdata[79]~output .open_drain_output = "false";
defparam \pmem_wdata[79]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N51
stratixiii_io_obuf \pmem_wdata[80]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[80]~242_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[80]~output .bus_hold = "false";
defparam \pmem_wdata[80]~output .open_drain_output = "false";
defparam \pmem_wdata[80]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N20
stratixiii_io_obuf \pmem_wdata[81]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[81]~245_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[81]~output .bus_hold = "false";
defparam \pmem_wdata[81]~output .open_drain_output = "false";
defparam \pmem_wdata[81]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N113
stratixiii_io_obuf \pmem_wdata[82]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[82]~248_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[82]~output .bus_hold = "false";
defparam \pmem_wdata[82]~output .open_drain_output = "false";
defparam \pmem_wdata[82]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N33
stratixiii_io_obuf \pmem_wdata[83]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[83]~251_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[83]~output .bus_hold = "false";
defparam \pmem_wdata[83]~output .open_drain_output = "false";
defparam \pmem_wdata[83]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N82
stratixiii_io_obuf \pmem_wdata[84]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[84]~254_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[84]~output .bus_hold = "false";
defparam \pmem_wdata[84]~output .open_drain_output = "false";
defparam \pmem_wdata[84]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N113
stratixiii_io_obuf \pmem_wdata[85]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[85]~257_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[85]~output .bus_hold = "false";
defparam \pmem_wdata[85]~output .open_drain_output = "false";
defparam \pmem_wdata[85]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N113
stratixiii_io_obuf \pmem_wdata[86]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[86]~260_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[86]~output .bus_hold = "false";
defparam \pmem_wdata[86]~output .open_drain_output = "false";
defparam \pmem_wdata[86]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N20
stratixiii_io_obuf \pmem_wdata[87]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[87]~263_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[87]~output .bus_hold = "false";
defparam \pmem_wdata[87]~output .open_drain_output = "false";
defparam \pmem_wdata[87]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N33
stratixiii_io_obuf \pmem_wdata[88]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[88]~266_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[88]~output .bus_hold = "false";
defparam \pmem_wdata[88]~output .open_drain_output = "false";
defparam \pmem_wdata[88]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N113
stratixiii_io_obuf \pmem_wdata[89]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[89]~269_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[89]~output .bus_hold = "false";
defparam \pmem_wdata[89]~output .open_drain_output = "false";
defparam \pmem_wdata[89]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N20
stratixiii_io_obuf \pmem_wdata[90]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[90]~272_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[90]~output .bus_hold = "false";
defparam \pmem_wdata[90]~output .open_drain_output = "false";
defparam \pmem_wdata[90]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N64
stratixiii_io_obuf \pmem_wdata[91]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[91]~275_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[91]~output .bus_hold = "false";
defparam \pmem_wdata[91]~output .open_drain_output = "false";
defparam \pmem_wdata[91]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N82
stratixiii_io_obuf \pmem_wdata[92]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[92]~278_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[92]~output .bus_hold = "false";
defparam \pmem_wdata[92]~output .open_drain_output = "false";
defparam \pmem_wdata[92]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N51
stratixiii_io_obuf \pmem_wdata[93]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[93]~281_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[93]~output .bus_hold = "false";
defparam \pmem_wdata[93]~output .open_drain_output = "false";
defparam \pmem_wdata[93]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N64
stratixiii_io_obuf \pmem_wdata[94]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[94]~284_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[94]~output .bus_hold = "false";
defparam \pmem_wdata[94]~output .open_drain_output = "false";
defparam \pmem_wdata[94]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N82
stratixiii_io_obuf \pmem_wdata[95]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[95]~287_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[95]~output .bus_hold = "false";
defparam \pmem_wdata[95]~output .open_drain_output = "false";
defparam \pmem_wdata[95]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N95
stratixiii_io_obuf \pmem_wdata[96]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[96]~290_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[96]~output .bus_hold = "false";
defparam \pmem_wdata[96]~output .open_drain_output = "false";
defparam \pmem_wdata[96]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N51
stratixiii_io_obuf \pmem_wdata[97]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[97]~293_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[97]~output .bus_hold = "false";
defparam \pmem_wdata[97]~output .open_drain_output = "false";
defparam \pmem_wdata[97]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N51
stratixiii_io_obuf \pmem_wdata[98]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[98]~296_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[98]~output .bus_hold = "false";
defparam \pmem_wdata[98]~output .open_drain_output = "false";
defparam \pmem_wdata[98]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N95
stratixiii_io_obuf \pmem_wdata[99]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[99]~299_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[99]~output .bus_hold = "false";
defparam \pmem_wdata[99]~output .open_drain_output = "false";
defparam \pmem_wdata[99]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N82
stratixiii_io_obuf \pmem_wdata[100]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[100]~302_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[100]~output .bus_hold = "false";
defparam \pmem_wdata[100]~output .open_drain_output = "false";
defparam \pmem_wdata[100]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N51
stratixiii_io_obuf \pmem_wdata[101]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[101]~305_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[101]~output .bus_hold = "false";
defparam \pmem_wdata[101]~output .open_drain_output = "false";
defparam \pmem_wdata[101]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N64
stratixiii_io_obuf \pmem_wdata[102]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[102]~308_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[102]~output .bus_hold = "false";
defparam \pmem_wdata[102]~output .open_drain_output = "false";
defparam \pmem_wdata[102]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N51
stratixiii_io_obuf \pmem_wdata[103]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[103]~311_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[103]~output .bus_hold = "false";
defparam \pmem_wdata[103]~output .open_drain_output = "false";
defparam \pmem_wdata[103]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N51
stratixiii_io_obuf \pmem_wdata[104]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[104]~314_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[104]~output .bus_hold = "false";
defparam \pmem_wdata[104]~output .open_drain_output = "false";
defparam \pmem_wdata[104]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N113
stratixiii_io_obuf \pmem_wdata[105]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[105]~317_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[105]~output .bus_hold = "false";
defparam \pmem_wdata[105]~output .open_drain_output = "false";
defparam \pmem_wdata[105]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N113
stratixiii_io_obuf \pmem_wdata[106]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[106]~320_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[106]~output .bus_hold = "false";
defparam \pmem_wdata[106]~output .open_drain_output = "false";
defparam \pmem_wdata[106]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N51
stratixiii_io_obuf \pmem_wdata[107]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[107]~323_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[107]~output .bus_hold = "false";
defparam \pmem_wdata[107]~output .open_drain_output = "false";
defparam \pmem_wdata[107]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N51
stratixiii_io_obuf \pmem_wdata[108]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[108]~326_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[108]~output .bus_hold = "false";
defparam \pmem_wdata[108]~output .open_drain_output = "false";
defparam \pmem_wdata[108]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N20
stratixiii_io_obuf \pmem_wdata[109]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[109]~329_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[109]~output .bus_hold = "false";
defparam \pmem_wdata[109]~output .open_drain_output = "false";
defparam \pmem_wdata[109]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N20
stratixiii_io_obuf \pmem_wdata[110]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[110]~332_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[110]~output .bus_hold = "false";
defparam \pmem_wdata[110]~output .open_drain_output = "false";
defparam \pmem_wdata[110]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N82
stratixiii_io_obuf \pmem_wdata[111]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[111]~335_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[111]~output .bus_hold = "false";
defparam \pmem_wdata[111]~output .open_drain_output = "false";
defparam \pmem_wdata[111]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N20
stratixiii_io_obuf \pmem_wdata[112]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[112]~338_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[112]~output .bus_hold = "false";
defparam \pmem_wdata[112]~output .open_drain_output = "false";
defparam \pmem_wdata[112]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N64
stratixiii_io_obuf \pmem_wdata[113]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[113]~341_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[113]~output .bus_hold = "false";
defparam \pmem_wdata[113]~output .open_drain_output = "false";
defparam \pmem_wdata[113]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N20
stratixiii_io_obuf \pmem_wdata[114]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[114]~344_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[114]~output .bus_hold = "false";
defparam \pmem_wdata[114]~output .open_drain_output = "false";
defparam \pmem_wdata[114]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N82
stratixiii_io_obuf \pmem_wdata[115]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[115]~347_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[115]~output .bus_hold = "false";
defparam \pmem_wdata[115]~output .open_drain_output = "false";
defparam \pmem_wdata[115]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N113
stratixiii_io_obuf \pmem_wdata[116]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[116]~350_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[116]~output .bus_hold = "false";
defparam \pmem_wdata[116]~output .open_drain_output = "false";
defparam \pmem_wdata[116]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N113
stratixiii_io_obuf \pmem_wdata[117]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[117]~353_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[117]~output .bus_hold = "false";
defparam \pmem_wdata[117]~output .open_drain_output = "false";
defparam \pmem_wdata[117]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N33
stratixiii_io_obuf \pmem_wdata[118]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[118]~356_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[118]~output .bus_hold = "false";
defparam \pmem_wdata[118]~output .open_drain_output = "false";
defparam \pmem_wdata[118]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N113
stratixiii_io_obuf \pmem_wdata[119]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[119]~359_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[119]~output .bus_hold = "false";
defparam \pmem_wdata[119]~output .open_drain_output = "false";
defparam \pmem_wdata[119]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N82
stratixiii_io_obuf \pmem_wdata[120]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[120]~362_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[120]~output .bus_hold = "false";
defparam \pmem_wdata[120]~output .open_drain_output = "false";
defparam \pmem_wdata[120]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N113
stratixiii_io_obuf \pmem_wdata[121]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[121]~365_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[121]~output .bus_hold = "false";
defparam \pmem_wdata[121]~output .open_drain_output = "false";
defparam \pmem_wdata[121]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N20
stratixiii_io_obuf \pmem_wdata[122]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[122]~368_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[122]~output .bus_hold = "false";
defparam \pmem_wdata[122]~output .open_drain_output = "false";
defparam \pmem_wdata[122]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N20
stratixiii_io_obuf \pmem_wdata[123]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[123]~371_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[123]~output .bus_hold = "false";
defparam \pmem_wdata[123]~output .open_drain_output = "false";
defparam \pmem_wdata[123]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
stratixiii_io_obuf \pmem_wdata[124]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[124]~374_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[124]~output .bus_hold = "false";
defparam \pmem_wdata[124]~output .open_drain_output = "false";
defparam \pmem_wdata[124]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N51
stratixiii_io_obuf \pmem_wdata[125]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[125]~377_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[125]~output .bus_hold = "false";
defparam \pmem_wdata[125]~output .open_drain_output = "false";
defparam \pmem_wdata[125]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
stratixiii_io_obuf \pmem_wdata[126]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[126]~380_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[126]~output .bus_hold = "false";
defparam \pmem_wdata[126]~output .open_drain_output = "false";
defparam \pmem_wdata[126]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N33
stratixiii_io_obuf \pmem_wdata[127]~output (
	.i(\cache_inst|datapath|wayselector_mux|f[127]~383_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[127]~output .bus_hold = "false";
defparam \pmem_wdata[127]~output .open_drain_output = "false";
defparam \pmem_wdata[127]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N1
stratixiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
stratixiii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N1
stratixiii_io_ibuf \pmem_resp~input (
	.i(pmem_resp),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_resp~input_o ));
// synopsys translate_off
defparam \pmem_resp~input .bus_hold = "false";
defparam \pmem_resp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y21_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N36
stratixiii_lcell_comb \cpu_inst|control|Selector16~0 (
// Equation(s):
// \cpu_inst|control|Selector16~0_combout  = ( \cpu_inst|control|Selector19~0_combout  & ( ((!\cpu_inst|control|Selector12~0_combout  & \cpu_inst|control|state.calc_addr_b~q )) # (\cpu_inst|control|state.decode~q ) ) ) # ( 
// !\cpu_inst|control|Selector19~0_combout  & ( (!\cpu_inst|control|state.decode~q  & (!\cpu_inst|control|Selector12~0_combout  & \cpu_inst|control|state.calc_addr_b~q )) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.decode~q ),
	.datac(!\cpu_inst|control|Selector12~0_combout ),
	.datad(!\cpu_inst|control|state.calc_addr_b~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector16~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector16~0 .lut_mask = 64'h00C000C033F333F3;
defparam \cpu_inst|control|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N37
dffeas \cpu_inst|control|state.calc_addr_b (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.calc_addr_b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.calc_addr_b .is_wysiwyg = "true";
defparam \cpu_inst|control|state.calc_addr_b .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N0
stratixiii_lcell_comb \cpu_inst|control|WideOr1 (
// Equation(s):
// \cpu_inst|control|WideOr1~combout  = ( \cpu_inst|control|state.fetch1~q  & ( ((!\cpu_inst|control|WideOr0~0_combout ) # (\cpu_inst|control|state.calc_addr_b~q )) # (\cpu_inst|control|state.calc_addr~q ) ) ) # ( !\cpu_inst|control|state.fetch1~q  )

	.dataa(!\cpu_inst|control|state.calc_addr~q ),
	.datab(!\cpu_inst|control|WideOr0~0_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|control|state.calc_addr_b~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.fetch1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr1 .extended_lut = "off";
defparam \cpu_inst|control|WideOr1 .lut_mask = 64'hFFFFFFFFDDFFDDFF;
defparam \cpu_inst|control|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N35
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N36
stratixiii_lcell_comb \cpu_inst|control|Selector36~0 (
// Equation(s):
// \cpu_inst|control|Selector36~0_combout  = ( \cpu_inst|datapath|IR|data [14] & ( (\cpu_inst|datapath|IR|data [12] & \cpu_inst|datapath|IR|data [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|IR|data [12]),
	.datad(!\cpu_inst|datapath|IR|data [15]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector36~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector36~0 .lut_mask = 64'h00000000000F000F;
defparam \cpu_inst|control|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N0
stratixiii_lcell_comb \cpu_inst|control|Selector12~1 (
// Equation(s):
// \cpu_inst|control|Selector12~1_combout  = ( \cpu_inst|control|state.decode~q  & ( (!\cpu_inst|datapath|IR|data [13] & \cpu_inst|control|Selector36~0_combout ) ) ) # ( !\cpu_inst|control|state.decode~q  & ( (!\cpu_inst|control|Selector12~0_combout  & 
// \cpu_inst|control|state.s_shf~q ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [13]),
	.datab(!\cpu_inst|control|Selector12~0_combout ),
	.datac(!\cpu_inst|control|Selector36~0_combout ),
	.datad(!\cpu_inst|control|state.s_shf~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector12~1 .extended_lut = "off";
defparam \cpu_inst|control|Selector12~1 .lut_mask = 64'h00CC00CC0A0A0A0A;
defparam \cpu_inst|control|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N1
dffeas \cpu_inst|control|state.s_shf (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.s_shf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.s_shf .is_wysiwyg = "true";
defparam \cpu_inst|control|state.s_shf .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N12
stratixiii_lcell_comb \cpu_inst|control|Selector35~0 (
// Equation(s):
// \cpu_inst|control|Selector35~0_combout  = ( !\cpu_inst|datapath|IR|data [13] & ( (!\cpu_inst|datapath|IR|data [15] & \cpu_inst|control|state.decode~q ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|IR|data [15]),
	.datac(gnd),
	.datad(!\cpu_inst|control|state.decode~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector35~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector35~0 .lut_mask = 64'h00CC00CC00000000;
defparam \cpu_inst|control|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N6
stratixiii_lcell_comb \cpu_inst|control|Selector25~0 (
// Equation(s):
// \cpu_inst|control|Selector25~0_combout  = (\cpu_inst|datapath|IR|data [12] & \cpu_inst|datapath|IR|data [14])

	.dataa(!\cpu_inst|datapath|IR|data [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|IR|data [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector25~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector25~0 .lut_mask = 64'h0055005500550055;
defparam \cpu_inst|control|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N8
stratixiii_lcell_comb \cpu_inst|control|Selector10~0 (
// Equation(s):
// \cpu_inst|control|Selector10~0_combout  = ( \cpu_inst|control|Selector25~0_combout  & ( (!\cpu_inst|control|state.decode~q  & (!\cpu_inst|control|Selector12~0_combout  & ((\cpu_inst|control|state.s_and~q ) # (\cpu_inst|control|Selector35~0_combout )))) # 
// (\cpu_inst|control|state.decode~q  & (\cpu_inst|control|Selector35~0_combout )) ) ) # ( !\cpu_inst|control|Selector25~0_combout  & ( (!\cpu_inst|control|state.decode~q  & (!\cpu_inst|control|Selector12~0_combout  & \cpu_inst|control|state.s_and~q )) ) )

	.dataa(!\cpu_inst|control|Selector35~0_combout ),
	.datab(!\cpu_inst|control|state.decode~q ),
	.datac(!\cpu_inst|control|Selector12~0_combout ),
	.datad(!\cpu_inst|control|state.s_and~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector10~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector10~0 .lut_mask = 64'h00C000C051D151D1;
defparam \cpu_inst|control|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N9
dffeas \cpu_inst|control|state.s_and (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.s_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.s_and .is_wysiwyg = "true";
defparam \cpu_inst|control|state.s_and .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N12
stratixiii_lcell_comb \cpu_inst|control|Selector9~0 (
// Equation(s):
// \cpu_inst|control|Selector9~0_combout  = ( !\cpu_inst|control|state.decode~q  & ( (((!\cpu_inst|control|Selector12~0_combout  & (\cpu_inst|control|state.s_add~q )))) ) ) # ( \cpu_inst|control|state.decode~q  & ( (\cpu_inst|datapath|IR|data [12] & 
// (!\cpu_inst|datapath|IR|data [15] & (!\cpu_inst|datapath|IR|data [13] & ((!\cpu_inst|datapath|IR|data [14]))))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [12]),
	.datab(!\cpu_inst|datapath|IR|data [15]),
	.datac(!\cpu_inst|datapath|IR|data [13]),
	.datad(!\cpu_inst|control|state.s_add~q ),
	.datae(!\cpu_inst|control|state.decode~q ),
	.dataf(!\cpu_inst|datapath|IR|data [14]),
	.datag(!\cpu_inst|control|Selector12~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector9~0 .extended_lut = "on";
defparam \cpu_inst|control|Selector9~0 .lut_mask = 64'h00F0404000F00000;
defparam \cpu_inst|control|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N13
dffeas \cpu_inst|control|state.s_add (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.s_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.s_add .is_wysiwyg = "true";
defparam \cpu_inst|control|state.s_add .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N22
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux10~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux10~0_combout  = ( \cpu_inst|datapath|IR|data [5] & ( ((\cpu_inst|control|state.s_and~q ) # (\cpu_inst|control|state.s_add~q )) # (\cpu_inst|control|state.s_shf~q ) ) ) # ( !\cpu_inst|datapath|IR|data [5] & ( 
// \cpu_inst|control|state.s_shf~q  ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.s_shf~q ),
	.datac(!\cpu_inst|control|state.s_add~q ),
	.datad(!\cpu_inst|control|state.s_and~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux10~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux10~0 .lut_mask = 64'h333333333FFF3FFF;
defparam \cpu_inst|datapath|alumux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N14
stratixiii_lcell_comb \cpu_inst|control|Selector17~0 (
// Equation(s):
// \cpu_inst|control|Selector17~0_combout  = (\cpu_inst|datapath|IR|data [14] & !\cpu_inst|datapath|IR|data [12])

	.dataa(!\cpu_inst|datapath|IR|data [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|IR|data [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector17~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector17~0 .lut_mask = 64'h5500550055005500;
defparam \cpu_inst|control|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N10
stratixiii_lcell_comb \cpu_inst|control|Selector35~1 (
// Equation(s):
// \cpu_inst|control|Selector35~1_combout  = ( \cpu_inst|control|Selector12~0_combout  & ( (\cpu_inst|control|Selector35~0_combout  & (\cpu_inst|control|state.decode~q  & \cpu_inst|control|Selector17~0_combout )) ) ) # ( 
// !\cpu_inst|control|Selector12~0_combout  & ( (!\cpu_inst|control|Selector35~0_combout  & (!\cpu_inst|control|state.decode~q  & ((\cpu_inst|control|state.jsr~q )))) # (\cpu_inst|control|Selector35~0_combout  & (((!\cpu_inst|control|state.decode~q  & 
// \cpu_inst|control|state.jsr~q )) # (\cpu_inst|control|Selector17~0_combout ))) ) )

	.dataa(!\cpu_inst|control|Selector35~0_combout ),
	.datab(!\cpu_inst|control|state.decode~q ),
	.datac(!\cpu_inst|control|Selector17~0_combout ),
	.datad(!\cpu_inst|control|state.jsr~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector35~1 .extended_lut = "off";
defparam \cpu_inst|control|Selector35~1 .lut_mask = 64'h05CD05CD01010101;
defparam \cpu_inst|control|Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N11
dffeas \cpu_inst|control|state.jsr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.jsr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.jsr .is_wysiwyg = "true";
defparam \cpu_inst|control|state.jsr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N22
stratixiii_lcell_comb \cpu_inst|control|WideOr13~0 (
// Equation(s):
// \cpu_inst|control|WideOr13~0_combout  = ( !\cpu_inst|control|state.jsr~q  & ( !\cpu_inst|control|state.trap1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|control|state.trap1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.jsr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr13~0 .extended_lut = "off";
defparam \cpu_inst|control|WideOr13~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \cpu_inst|control|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N12
stratixiii_lcell_comb \cpu_inst|control|Selector34~0 (
// Equation(s):
// \cpu_inst|control|Selector34~0_combout  = ( \cpu_inst|control|Selector17~0_combout  & ( \cpu_inst|datapath|IR|data [15] ) )

	.dataa(!\cpu_inst|datapath|IR|data [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector34~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector34~0 .lut_mask = 64'h0000000055555555;
defparam \cpu_inst|control|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N34
stratixiii_lcell_comb \cpu_inst|control|Selector34~1 (
// Equation(s):
// \cpu_inst|control|Selector34~1_combout  = ( \cpu_inst|control|state.decode~q  & ( (\cpu_inst|datapath|IR|data [13] & \cpu_inst|control|Selector34~0_combout ) ) ) # ( !\cpu_inst|control|state.decode~q  & ( (!\cpu_inst|control|Selector12~0_combout  & 
// \cpu_inst|control|state.lea~q ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [13]),
	.datab(!\cpu_inst|control|Selector12~0_combout ),
	.datac(!\cpu_inst|control|Selector34~0_combout ),
	.datad(!\cpu_inst|control|state.lea~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector34~1 .extended_lut = "off";
defparam \cpu_inst|control|Selector34~1 .lut_mask = 64'h00CC00CC05050505;
defparam \cpu_inst|control|Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N35
dffeas \cpu_inst|control|state.lea (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.lea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.lea .is_wysiwyg = "true";
defparam \cpu_inst|control|state.lea .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N36
stratixiii_lcell_comb \cpu_inst|control|WideOr15 (
// Equation(s):
// \cpu_inst|control|WideOr15~combout  = ( \cpu_inst|control|WideOr13~0_combout  & ( !\cpu_inst|control|state.lea~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_inst|control|WideOr13~0_combout ),
	.dataf(!\cpu_inst|control|state.lea~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr15~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr15 .extended_lut = "off";
defparam \cpu_inst|control|WideOr15 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu_inst|control|WideOr15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N36
stratixiii_lcell_comb \cpu_inst|control|Selector37~0 (
// Equation(s):
// \cpu_inst|control|Selector37~0_combout  = ( \cpu_inst|control|state.trap1~q  ) # ( !\cpu_inst|control|state.trap1~q  & ( (\cache_inst|control|mem_resp~0_combout  & \cpu_inst|control|state.trap2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|control|mem_resp~0_combout ),
	.datad(!\cpu_inst|control|state.trap2~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.trap1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector37~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector37~0 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \cpu_inst|control|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N37
dffeas \cpu_inst|control|state.trap2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.trap2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.trap2 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.trap2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N26
stratixiii_lcell_comb \cpu_inst|control|Selector38~0 (
// Equation(s):
// \cpu_inst|control|Selector38~0_combout  = ( \cache_inst|control|mem_resp~1_combout  & ( \cpu_inst|control|state.trap2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|control|state.trap2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|control|mem_resp~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector38~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector38~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu_inst|control|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N27
dffeas \cpu_inst|control|state.trap3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.trap3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.trap3 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.trap3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N2
stratixiii_lcell_comb \cpu_inst|control|Selector33~0 (
// Equation(s):
// \cpu_inst|control|Selector33~0_combout  = ( \cpu_inst|control|Selector34~0_combout  & ( (!\cpu_inst|control|state.decode~q  & (((!\cpu_inst|control|Selector12~0_combout  & \cpu_inst|control|state.jmp~q )))) # (\cpu_inst|control|state.decode~q  & 
// (!\cpu_inst|datapath|IR|data [13])) ) ) # ( !\cpu_inst|control|Selector34~0_combout  & ( (!\cpu_inst|control|Selector12~0_combout  & (!\cpu_inst|control|state.decode~q  & \cpu_inst|control|state.jmp~q )) ) )

	.dataa(!\cpu_inst|datapath|IR|data [13]),
	.datab(!\cpu_inst|control|Selector12~0_combout ),
	.datac(!\cpu_inst|control|state.decode~q ),
	.datad(!\cpu_inst|control|state.jmp~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector33~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector33~0 .lut_mask = 64'h00C000C00ACA0ACA;
defparam \cpu_inst|control|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N3
dffeas \cpu_inst|control|state.jmp (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.jmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.jmp .is_wysiwyg = "true";
defparam \cpu_inst|control|state.jmp .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N38
stratixiii_lcell_comb \cpu_inst|control|Selector0~0 (
// Equation(s):
// \cpu_inst|control|Selector0~0_combout  = ( !\cpu_inst|control|state.jmp~q  & ( (!\cpu_inst|control|state.trap3~q  & ((!\cpu_inst|control|state.jsr~q ) # (\cpu_inst|datapath|IR|data [11]))) ) )

	.dataa(!\cpu_inst|control|state.jsr~q ),
	.datab(!\cpu_inst|datapath|IR|data [11]),
	.datac(!\cpu_inst|control|state.trap3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.jmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector0~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector0~0 .lut_mask = 64'hB0B0B0B000000000;
defparam \cpu_inst|control|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N22
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[202]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[202]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[202]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[202]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[202]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[202]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[202] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[202]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [202]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[202] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[202] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y21_N29
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N28
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y22_N29
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N17
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N25
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|control|load_TD1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N6
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data_rtl_0_bypass[4]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass[4]~feeder_combout  = ( \cpu_inst|datapath|marmux|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|marmux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[4]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N7
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data_rtl_0_bypass[2]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass[2]~feeder_combout  = ( \cpu_inst|datapath|marmux|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|marmux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[2]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N9
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N23
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N21
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N0
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data~0 (
// Equation(s):
// \cache_inst|datapath|way1|tag|data~0_combout  = ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [3] & ( (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [0] & (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [4] & 
// (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [2] $ (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [1])))) ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [3] & ( (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [0] & 
// (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [4] & (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [2] $ (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [1])))) ) )

	.dataa(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [0]),
	.datab(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [4]),
	.datac(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [2]),
	.datad(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [1]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data~0 .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data~0 .lut_mask = 64'h4004400410011001;
defparam \cache_inst|datapath|way1|tag|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N21
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N8
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Equal0~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Equal0~1_combout  = ( !\cpu_inst|control|Selector4~0_combout  & ( (\cpu_inst|control|state.s_shf~q  & \cpu_inst|control|Selector3~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|control|state.s_shf~q ),
	.datad(!\cpu_inst|control|Selector3~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Equal0~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Equal0~1 .lut_mask = 64'h000F000F00000000;
defparam \cpu_inst|datapath|alu_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N22
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector8~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector8~2_combout  = ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (\cpu_inst|datapath|alu_inst|Equal0~1_combout  & !\cpu_inst|datapath|alumux|Mux12~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alu_inst|Equal0~1_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector8~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector8~2 .lut_mask = 64'h0F000F0000000000;
defparam \cpu_inst|datapath|alu_inst|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N20
stratixiii_lcell_comb \cpu_inst|control|WideOr8 (
// Equation(s):
// \cpu_inst|control|WideOr8~combout  = ( \cpu_inst|control|state.calc_addr~q  ) # ( !\cpu_inst|control|state.calc_addr~q  & ( (\cpu_inst|control|state.calc_addr_b~q ) # (\cpu_inst|control|state.s_shf~q ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.s_shf~q ),
	.datac(gnd),
	.datad(!\cpu_inst|control|state.calc_addr_b~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr8 .extended_lut = "off";
defparam \cpu_inst|control|WideOr8 .lut_mask = 64'h33FF33FFFFFFFFFF;
defparam \cpu_inst|control|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N12
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux7~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux7~0_combout  = ( \cpu_inst|datapath|MDR|data [8] & ( !\cpu_inst|control|state.ldb2~q  ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.ldb2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MDR|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux7~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux7~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cpu_inst|datapath|mdrOutModifier|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N39
dffeas \cpu_inst|datapath|IR|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|mdrOutModifier|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[8] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N14
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector10~6 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector10~6_combout  = ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & ((\cpu_inst|datapath|alu_inst|Equal0~2_combout ) # (\cpu_inst|datapath|alu_inst|Equal0~1_combout 
// ))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector10~6 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector10~6 .lut_mask = 64'h50F050F000000000;
defparam \cpu_inst|datapath|alu_inst|Selector10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N24
stratixiii_lcell_comb \cpu_inst|control|Selector17~1 (
// Equation(s):
// \cpu_inst|control|Selector17~1_combout  = ( \cpu_inst|control|state.calc_addr~q  & ( (!\cpu_inst|datapath|IR|data [15] & \cpu_inst|datapath|IR|data [13]) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|IR|data [15]),
	.datac(!\cpu_inst|datapath|IR|data [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector17~1 .extended_lut = "off";
defparam \cpu_inst|control|Selector17~1 .lut_mask = 64'h000000000C0C0C0C;
defparam \cpu_inst|control|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N34
stratixiii_lcell_comb \cpu_inst|control|Selector25~1 (
// Equation(s):
// \cpu_inst|control|Selector25~1_combout  = ( \cpu_inst|control|state.calc_addr~q  & ( (\cpu_inst|control|Selector17~1_combout  & \cpu_inst|control|Selector25~0_combout ) ) ) # ( !\cpu_inst|control|state.calc_addr~q  & ( 
// (!\cpu_inst|control|Selector12~0_combout  & (((\cpu_inst|control|Selector17~1_combout  & \cpu_inst|control|Selector25~0_combout )) # (\cpu_inst|control|state.str1~q ))) ) )

	.dataa(!\cpu_inst|control|Selector12~0_combout ),
	.datab(!\cpu_inst|control|Selector17~1_combout ),
	.datac(!\cpu_inst|control|Selector25~0_combout ),
	.datad(!\cpu_inst|control|state.str1~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector25~1 .extended_lut = "off";
defparam \cpu_inst|control|Selector25~1 .lut_mask = 64'h02AA02AA03030303;
defparam \cpu_inst|control|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y25_N19
dffeas \cpu_inst|control|state.str1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|control|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.str1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.str1 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.str1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N34
stratixiii_lcell_comb \cpu_inst|datapath|storemux|f[2]~0 (
// Equation(s):
// \cpu_inst|datapath|storemux|f[2]~0_combout  = ( \cpu_inst|datapath|IR|data [8] & ( \cpu_inst|datapath|IR|data [11] ) ) # ( !\cpu_inst|datapath|IR|data [8] & ( \cpu_inst|datapath|IR|data [11] & ( ((\cpu_inst|control|state.stb1~q ) # 
// (\cpu_inst|control|state.sti3~q )) # (\cpu_inst|control|state.str1~q ) ) ) ) # ( \cpu_inst|datapath|IR|data [8] & ( !\cpu_inst|datapath|IR|data [11] & ( (!\cpu_inst|control|state.str1~q  & (!\cpu_inst|control|state.sti3~q  & 
// !\cpu_inst|control|state.stb1~q )) ) ) )

	.dataa(!\cpu_inst|control|state.str1~q ),
	.datab(!\cpu_inst|control|state.sti3~q ),
	.datac(gnd),
	.datad(!\cpu_inst|control|state.stb1~q ),
	.datae(!\cpu_inst|datapath|IR|data [8]),
	.dataf(!\cpu_inst|datapath|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|storemux|f[2]~0 .extended_lut = "off";
defparam \cpu_inst|datapath|storemux|f[2]~0 .lut_mask = 64'h0000880077FFFFFF;
defparam \cpu_inst|datapath|storemux|f[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N30
stratixiii_lcell_comb \cpu_inst|control|Selector11~0 (
// Equation(s):
// \cpu_inst|control|Selector11~0_combout  = ( !\cpu_inst|datapath|IR|data [14] & ( (\cpu_inst|datapath|IR|data [15] & \cpu_inst|datapath|IR|data [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|IR|data [15]),
	.datad(!\cpu_inst|datapath|IR|data [12]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector11~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector11~0 .lut_mask = 64'h000F000F00000000;
defparam \cpu_inst|control|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N38
stratixiii_lcell_comb \cpu_inst|control|Selector11~1 (
// Equation(s):
// \cpu_inst|control|Selector11~1_combout  = ( \cpu_inst|datapath|IR|data [13] & ( (!\cpu_inst|control|Selector12~0_combout  & (!\cpu_inst|control|state.decode~q  & \cpu_inst|control|state.s_not~q )) ) ) # ( !\cpu_inst|datapath|IR|data [13] & ( 
// (!\cpu_inst|control|state.decode~q  & (!\cpu_inst|control|Selector12~0_combout  & ((\cpu_inst|control|state.s_not~q )))) # (\cpu_inst|control|state.decode~q  & (((\cpu_inst|control|Selector11~0_combout )))) ) )

	.dataa(!\cpu_inst|control|Selector12~0_combout ),
	.datab(!\cpu_inst|control|state.decode~q ),
	.datac(!\cpu_inst|control|Selector11~0_combout ),
	.datad(!\cpu_inst|control|state.s_not~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector11~1 .extended_lut = "off";
defparam \cpu_inst|control|Selector11~1 .lut_mask = 64'h038B038B00880088;
defparam \cpu_inst|control|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N39
dffeas \cpu_inst|control|state.s_not (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.s_not~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.s_not .is_wysiwyg = "true";
defparam \cpu_inst|control|state.s_not .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N0
stratixiii_lcell_comb \cpu_inst|control|WideOr13~1 (
// Equation(s):
// \cpu_inst|control|WideOr13~1_combout  = ( !\cpu_inst|control|state.s_add~q  & ( (!\cpu_inst|control|state.s_and~q  & (!\cpu_inst|control|state.s_shf~q  & (!\cpu_inst|control|state.s_not~q  & !\cpu_inst|control|state.lea~q ))) ) )

	.dataa(!\cpu_inst|control|state.s_and~q ),
	.datab(!\cpu_inst|control|state.s_shf~q ),
	.datac(!\cpu_inst|control|state.s_not~q ),
	.datad(!\cpu_inst|control|state.lea~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.s_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr13~1 .extended_lut = "off";
defparam \cpu_inst|control|WideOr13~1 .lut_mask = 64'h8000800000000000;
defparam \cpu_inst|control|WideOr13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N24
stratixiii_lcell_comb \cpu_inst|control|Selector21~0 (
// Equation(s):
// \cpu_inst|control|Selector21~0_combout  = ( !\cpu_inst|control|state.calc_addr~q  & ( ((!\cpu_inst|control|Selector12~0_combout  & (\cpu_inst|control|state.ldi1~q ))) ) ) # ( \cpu_inst|control|state.calc_addr~q  & ( (!\cpu_inst|datapath|IR|data [12] & 
// (((\cpu_inst|datapath|IR|data [13] & (\cpu_inst|datapath|IR|data [15] & !\cpu_inst|datapath|IR|data [14]))))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [12]),
	.datab(!\cpu_inst|control|Selector12~0_combout ),
	.datac(!\cpu_inst|datapath|IR|data [13]),
	.datad(!\cpu_inst|datapath|IR|data [15]),
	.datae(!\cpu_inst|control|state.calc_addr~q ),
	.dataf(!\cpu_inst|datapath|IR|data [14]),
	.datag(!\cpu_inst|control|state.ldi1~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector21~0 .extended_lut = "on";
defparam \cpu_inst|control|Selector21~0 .lut_mask = 64'h0C0C000A0C0C0000;
defparam \cpu_inst|control|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N25
dffeas \cpu_inst|control|state.ldi1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.ldi1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.ldi1 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.ldi1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N30
stratixiii_lcell_comb \cpu_inst|control|Selector22~0 (
// Equation(s):
// \cpu_inst|control|Selector22~0_combout  = (\cache_inst|control|mem_resp~1_combout  & \cpu_inst|control|state.ldi1~q )

	.dataa(!\cache_inst|control|mem_resp~1_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|control|state.ldi1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector22~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector22~0 .lut_mask = 64'h0505050505050505;
defparam \cpu_inst|control|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N31
dffeas \cpu_inst|control|state.ldi2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.ldi2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.ldi2 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.ldi2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N2
stratixiii_lcell_comb \cpu_inst|control|Selector23~0 (
// Equation(s):
// \cpu_inst|control|Selector23~0_combout  = ( \cache_inst|control|mem_resp~0_combout  & ( (\cpu_inst|control|state.ldi3~q ) # (\cpu_inst|control|state.ldi2~q ) ) ) # ( !\cache_inst|control|mem_resp~0_combout  & ( \cpu_inst|control|state.ldi2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|control|state.ldi2~q ),
	.datad(!\cpu_inst|control|state.ldi3~q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|mem_resp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector23~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector23~0 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \cpu_inst|control|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N3
dffeas \cpu_inst|control|state.ldi3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.ldi3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.ldi3 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.ldi3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N4
stratixiii_lcell_comb \cpu_inst|control|Selector24~0 (
// Equation(s):
// \cpu_inst|control|Selector24~0_combout  = ( \cache_inst|control|mem_resp~1_combout  & ( \cpu_inst|control|state.ldi3~q  ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.ldi3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|control|mem_resp~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector24~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector24~0 .lut_mask = 64'h0000000033333333;
defparam \cpu_inst|control|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \cpu_inst|control|state.ldi4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.ldi4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.ldi4 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.ldi4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N38
stratixiii_lcell_comb \cpu_inst|control|WideOr13~2 (
// Equation(s):
// \cpu_inst|control|WideOr13~2_combout  = ( !\cpu_inst|control|state.ldr2~q  & ( (\cpu_inst|control|WideOr13~1_combout  & (!\cpu_inst|control|state.ldb2~q  & !\cpu_inst|control|state.ldi4~q )) ) )

	.dataa(!\cpu_inst|control|WideOr13~1_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|control|state.ldb2~q ),
	.datad(!\cpu_inst|control|state.ldi4~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.ldr2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr13~2 .extended_lut = "off";
defparam \cpu_inst|control|WideOr13~2 .lut_mask = 64'h5000500000000000;
defparam \cpu_inst|control|WideOr13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N0
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~1 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~1_sumout  = SUM(( \cpu_inst|datapath|IR|data [0] ) + ( \cpu_inst|datapath|pc|data [1] ) + ( !VCC ))
// \cpu_inst|datapath|br_adder|Add0~2  = CARRY(( \cpu_inst|datapath|IR|data [0] ) + ( \cpu_inst|datapath|pc|data [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|IR|data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~1_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~1 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \cpu_inst|datapath|br_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N0
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~1 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~1_sumout  = SUM(( VCC ) + ( \cpu_inst|datapath|pc|data [1] ) + ( !VCC ))
// \cpu_inst|datapath|pcPlus2|Add0~2  = CARRY(( VCC ) + ( \cpu_inst|datapath|pc|data [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~1_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~1 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \cpu_inst|datapath|pcPlus2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N20
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux14~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux14~0_combout  = ( \cpu_inst|datapath|alu_inst|Selector14~7_combout  & ( \cpu_inst|datapath|MDR|data [1] & ( (!\cpu_inst|control|Selector0~0_combout  & (((!\cpu_inst|control|Selector1~0_combout )))) # 
// (\cpu_inst|control|Selector0~0_combout  & ((!\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|br_adder|Add0~1_sumout )) # (\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|pcPlus2|Add0~1_sumout ))))) ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|Selector14~7_combout  & ( \cpu_inst|datapath|MDR|data [1] & ( (!\cpu_inst|control|Selector0~0_combout ) # ((!\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|br_adder|Add0~1_sumout )) # 
// (\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|pcPlus2|Add0~1_sumout )))) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector14~7_combout  & ( !\cpu_inst|datapath|MDR|data [1] & ( (\cpu_inst|control|Selector0~0_combout  & 
// ((!\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|br_adder|Add0~1_sumout )) # (\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|pcPlus2|Add0~1_sumout ))))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector14~7_combout  & ( 
// !\cpu_inst|datapath|MDR|data [1] & ( (!\cpu_inst|control|Selector0~0_combout  & (((\cpu_inst|control|Selector1~0_combout )))) # (\cpu_inst|control|Selector0~0_combout  & ((!\cpu_inst|control|Selector1~0_combout  & 
// (\cpu_inst|datapath|br_adder|Add0~1_sumout )) # (\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|pcPlus2|Add0~1_sumout ))))) ) ) )

	.dataa(!\cpu_inst|datapath|br_adder|Add0~1_sumout ),
	.datab(!\cpu_inst|datapath|pcPlus2|Add0~1_sumout ),
	.datac(!\cpu_inst|control|Selector0~0_combout ),
	.datad(!\cpu_inst|control|Selector1~0_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector14~7_combout ),
	.dataf(!\cpu_inst|datapath|MDR|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux14~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux14~0 .lut_mask = 64'h05F30503F5F3F503;
defparam \cpu_inst|datapath|pcmux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N34
stratixiii_lcell_comb \cpu_inst|control|WideOr4~0 (
// Equation(s):
// \cpu_inst|control|WideOr4~0_combout  = ( !\cpu_inst|control|state.jsr~q  & ( (!\cpu_inst|control|state.br_taken~q  & (!\cpu_inst|control|state.jmp~q  & !\cpu_inst|control|state.trap3~q )) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.br_taken~q ),
	.datac(!\cpu_inst|control|state.jmp~q ),
	.datad(!\cpu_inst|control|state.trap3~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.jsr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr4~0 .extended_lut = "off";
defparam \cpu_inst|control|WideOr4~0 .lut_mask = 64'hC000C00000000000;
defparam \cpu_inst|control|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N38
stratixiii_lcell_comb \cpu_inst|control|WideOr4 (
// Equation(s):
// \cpu_inst|control|WideOr4~combout  = ( !\cpu_inst|control|WideOr4~0_combout  & ( \cpu_inst|control|state.fetch1~q  ) ) # ( \cpu_inst|control|WideOr4~0_combout  & ( !\cpu_inst|control|state.fetch1~q  ) ) # ( !\cpu_inst|control|WideOr4~0_combout  & ( 
// !\cpu_inst|control|state.fetch1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_inst|control|WideOr4~0_combout ),
	.dataf(!\cpu_inst|control|state.fetch1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr4 .extended_lut = "off";
defparam \cpu_inst|control|WideOr4 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \cpu_inst|control|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \cpu_inst|datapath|pc|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[1] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N20
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux14~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux14~0_combout  = ( \cpu_inst|datapath|mdrOutModifier|Mux14~0_combout  & ( \cpu_inst|datapath|alu_inst|Selector14~7_combout  & ( (!\cpu_inst|control|WideOr15~combout  & ((!\cpu_inst|control|WideOr16~combout  & 
// (\cpu_inst|datapath|pc|data [1])) # (\cpu_inst|control|WideOr16~combout  & ((\cpu_inst|datapath|br_adder|Add0~1_sumout ))))) # (\cpu_inst|control|WideOr15~combout  & (!\cpu_inst|control|WideOr16~combout )) ) ) ) # ( 
// !\cpu_inst|datapath|mdrOutModifier|Mux14~0_combout  & ( \cpu_inst|datapath|alu_inst|Selector14~7_combout  & ( (!\cpu_inst|control|WideOr15~combout  & ((!\cpu_inst|control|WideOr16~combout  & (\cpu_inst|datapath|pc|data [1])) # 
// (\cpu_inst|control|WideOr16~combout  & ((\cpu_inst|datapath|br_adder|Add0~1_sumout ))))) ) ) ) # ( \cpu_inst|datapath|mdrOutModifier|Mux14~0_combout  & ( !\cpu_inst|datapath|alu_inst|Selector14~7_combout  & ( ((!\cpu_inst|control|WideOr16~combout  & 
// (\cpu_inst|datapath|pc|data [1])) # (\cpu_inst|control|WideOr16~combout  & ((\cpu_inst|datapath|br_adder|Add0~1_sumout )))) # (\cpu_inst|control|WideOr15~combout ) ) ) ) # ( !\cpu_inst|datapath|mdrOutModifier|Mux14~0_combout  & ( 
// !\cpu_inst|datapath|alu_inst|Selector14~7_combout  & ( (!\cpu_inst|control|WideOr15~combout  & ((!\cpu_inst|control|WideOr16~combout  & (\cpu_inst|datapath|pc|data [1])) # (\cpu_inst|control|WideOr16~combout  & ((\cpu_inst|datapath|br_adder|Add0~1_sumout 
// ))))) # (\cpu_inst|control|WideOr15~combout  & (\cpu_inst|control|WideOr16~combout )) ) ) )

	.dataa(!\cpu_inst|control|WideOr15~combout ),
	.datab(!\cpu_inst|control|WideOr16~combout ),
	.datac(!\cpu_inst|datapath|pc|data [1]),
	.datad(!\cpu_inst|datapath|br_adder|Add0~1_sumout ),
	.datae(!\cpu_inst|datapath|mdrOutModifier|Mux14~0_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector14~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux14~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux14~0 .lut_mask = 64'h193B5D7F082A4C6E;
defparam \cpu_inst|datapath|regfilemux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N20
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[156]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[156]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[156]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[156]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[156]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[156]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y19_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[156] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[156]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [156]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[156] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[156] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N4
stratixiii_lcell_comb \cpu_inst|control|Selector28~0 (
// Equation(s):
// \cpu_inst|control|Selector28~0_combout  = ( \cpu_inst|control|state.stb1~q  ) # ( !\cpu_inst|control|state.stb1~q  & ( (\cache_inst|control|mem_resp~0_combout  & \cpu_inst|control|state.stb2~q ) ) )

	.dataa(gnd),
	.datab(!\cache_inst|control|mem_resp~0_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|control|state.stb2~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.stb1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector28~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector28~0 .lut_mask = 64'h00330033FFFFFFFF;
defparam \cpu_inst|control|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N5
dffeas \cpu_inst|control|state.stb2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.stb2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.stb2 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.stb2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~13 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~13_combout  = ( \cpu_inst|datapath|MAR|data [3] & ( (!\cache_inst|control|state.fetch_cline~q  & ((!\cpu_inst|control|state.stb2~q ) # (\cpu_inst|datapath|MAR|data [0]))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [0]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cpu_inst|control|state.stb2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~13 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~13 .lut_mask = 64'h00000000C4C4C4C4;
defparam \cache_inst|datapath|writelogic|comb~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N16
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux13~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux13~0_combout  = ( \cpu_inst|datapath|alu_inst|Selector13~5_combout  & ( \cpu_inst|control|WideOr0~0_combout  & ( (!\cpu_inst|control|marmux_sel [0] & \cpu_inst|datapath|pc|data [2]) ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|Selector13~5_combout  & ( \cpu_inst|control|WideOr0~0_combout  & ( (\cpu_inst|datapath|pc|data [2]) # (\cpu_inst|control|marmux_sel [0]) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector13~5_combout  & ( 
// !\cpu_inst|control|WideOr0~0_combout  & ( (!\cpu_inst|control|marmux_sel [0] & ((\cpu_inst|datapath|IR|data [1]))) # (\cpu_inst|control|marmux_sel [0] & (\cpu_inst|datapath|MDR|data [2])) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector13~5_combout  & ( 
// !\cpu_inst|control|WideOr0~0_combout  & ( (!\cpu_inst|control|marmux_sel [0] & ((\cpu_inst|datapath|IR|data [1]))) # (\cpu_inst|control|marmux_sel [0] & (\cpu_inst|datapath|MDR|data [2])) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [2]),
	.datab(!\cpu_inst|control|marmux_sel [0]),
	.datac(!\cpu_inst|datapath|pc|data [2]),
	.datad(!\cpu_inst|datapath|IR|data [1]),
	.datae(!\cpu_inst|datapath|alu_inst|Selector13~5_combout ),
	.dataf(!\cpu_inst|control|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux13~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux13~0 .lut_mask = 64'h11DD11DD3F3F0C0C;
defparam \cpu_inst|datapath|marmux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N17
dffeas \cpu_inst|datapath|MAR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|marmux|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[2] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N16
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~14 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~14_combout  = ( !\cpu_inst|datapath|MAR|data [2] & ( (!\cpu_inst|datapath|MAR|data [1] & \cache_inst|datapath|writelogic|comb~13_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|MAR|data [1]),
	.datac(!\cache_inst|datapath|writelogic|comb~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~14 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~14 .lut_mask = 64'h0C0C0C0C00000000;
defparam \cache_inst|datapath|writelogic|comb~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N94
stratixiii_io_ibuf \pmem_rdata[74]~input (
	.i(pmem_rdata[74]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[74]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[74]~input .bus_hold = "false";
defparam \pmem_rdata[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N28
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux5~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~14_combout  & ((\pmem_rdata[74]~input_o ))) # 
// (\cache_inst|datapath|writelogic|comb~14_combout  & (\cpu_inst|datapath|MDR|data [10])) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~14_combout  & (\cache_inst|datapath|wayselector_mux|f[74]~224_combout )) # 
// (\cache_inst|datapath|writelogic|comb~14_combout  & ((\cpu_inst|datapath|MDR|data [10]))) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[74]~224_combout ),
	.datab(!\cache_inst|datapath|writelogic|comb~14_combout ),
	.datac(!\cpu_inst|datapath|MDR|data [10]),
	.datad(!\pmem_rdata[74]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|control|state.fetch_cline~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux5~0 .lut_mask = 64'h4747474703CF03CF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y19_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[155] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [155]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[155] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[155] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N6
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~2 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~2_combout  = ( !\cpu_inst|datapath|MAR|data [3] & ( (!\cache_inst|control|state.fetch_cline~q  & ((!\cpu_inst|control|state.stb2~q ) # (\cpu_inst|datapath|MAR|data [0]))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [0]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(gnd),
	.datad(!\cpu_inst|control|state.stb2~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~2 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~2 .lut_mask = 64'hCC44CC4400000000;
defparam \cache_inst|datapath|writelogic|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N32
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~10 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~10_combout  = ( \cpu_inst|datapath|MAR|data [2] & ( (\cache_inst|datapath|writelogic|comb~2_combout  & \cpu_inst|datapath|MAR|data [1]) ) )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|writelogic|comb~2_combout ),
	.datac(!\cpu_inst|datapath|MAR|data [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~10 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~10 .lut_mask = 64'h0000000003030303;
defparam \cache_inst|datapath|writelogic|comb~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X5_Y51_N63
stratixiii_io_ibuf \pmem_rdata[63]~input (
	.i(pmem_rdata[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[63]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[63]~input .bus_hold = "false";
defparam \pmem_rdata[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N24
stratixiii_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N63
stratixiii_io_ibuf \pmem_rdata[64]~input (
	.i(pmem_rdata[64]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[64]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[64]~input .bus_hold = "false";
defparam \pmem_rdata[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y18_N16
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[136]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[136]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[136]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[136]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[136]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[136]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y18_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[136] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[136]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [136]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[136] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[136] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N27
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[135] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [135]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[135] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[135] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N94
stratixiii_io_ibuf \pmem_rdata[65]~input (
	.i(pmem_rdata[65]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[65]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[65]~input .bus_hold = "false";
defparam \pmem_rdata[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N36
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~11 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~11_combout  = ( \cpu_inst|datapath|MAR|data [3] & ( (!\cache_inst|control|state.fetch_cline~q  & ((!\cpu_inst|datapath|MAR|data [0]) # (!\cpu_inst|control|state.stb2~q ))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [0]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cpu_inst|control|state.stb2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~11 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~11 .lut_mask = 64'h00000000C8C8C8C8;
defparam \cache_inst|datapath|writelogic|comb~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N16
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~12 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~12_combout  = ( \cache_inst|datapath|writelogic|comb~11_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & !\cpu_inst|datapath|MAR|data [2]) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cpu_inst|datapath|MAR|data [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~12 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~12 .lut_mask = 64'h0000000088888888;
defparam \cache_inst|datapath|writelogic|comb~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y20_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[137] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [137]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[137] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[137] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y17_N27
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N18
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[138]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[138]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[138]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[138]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[138]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[138]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[138] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[138]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [138]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[138] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[138] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N5
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N2
stratixiii_lcell_comb \cache_inst|control|load_TD0~0 (
// Equation(s):
// \cache_inst|control|load_TD0~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( \cache_inst|datapath|lru|data~12_combout  ) ) # ( !\cache_inst|control|state.fetch_cline~q  )

	.dataa(!\cache_inst|datapath|lru|data~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|control|state.fetch_cline~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|load_TD0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|load_TD0~0 .extended_lut = "off";
defparam \cache_inst|control|load_TD0~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \cache_inst|control|load_TD0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y20_N24
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[0]~0 (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[0]~0_combout  = !\cache_inst|control|load_TD0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|control|load_TD0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[0]~0 .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y20_N26
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data~0 (
// Equation(s):
// \cache_inst|datapath|way0|data|data~0_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [0] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [2] & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [1] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [4] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [3])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [2] & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [1] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [4] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [3])))) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [2]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [4]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [1]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [3]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data~0 .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data~0 .lut_mask = 64'h0000000084218421;
defparam \cache_inst|datapath|way0|data|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N63
stratixiii_io_ibuf \pmem_rdata[66]~input (
	.i(pmem_rdata[66]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[66]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[66]~input .bus_hold = "false";
defparam \pmem_rdata[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y18_N20
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[140]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[140]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[140]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[140]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[140]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[140]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y18_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[140] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[140]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [140]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[140] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[140] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[139] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [139]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[139] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[139] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
stratixiii_io_ibuf \pmem_rdata[67]~input (
	.i(pmem_rdata[67]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[67]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[67]~input .bus_hold = "false";
defparam \pmem_rdata[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N18
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux4~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[67]~203_combout  & ( (!\cache_inst|datapath|writelogic|comb~12_combout  & (((!\cache_inst|control|state.fetch_cline~q )) # 
// (\pmem_rdata[67]~input_o ))) # (\cache_inst|datapath|writelogic|comb~12_combout  & (((\cpu_inst|datapath|MDR|data [3])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[67]~203_combout  & ( (!\cache_inst|datapath|writelogic|comb~12_combout  & 
// (\pmem_rdata[67]~input_o  & (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~12_combout  & (((\cpu_inst|datapath|MDR|data [3])))) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~12_combout ),
	.datab(!\pmem_rdata[67]~input_o ),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\cpu_inst|datapath|MDR|data [3]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[67]~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux4~0 .lut_mask = 64'h02570257A2F7A2F7;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
stratixiii_io_ibuf \pmem_rdata[68]~input (
	.i(pmem_rdata[68]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[68]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[68]~input .bus_hold = "false";
defparam \pmem_rdata[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N18
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux3~0_combout  = ( \cache_inst|datapath|writelogic|comb~12_combout  & ( \cpu_inst|datapath|MDR|data [4] ) ) # ( !\cache_inst|datapath|writelogic|comb~12_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[68]~206_combout ))) # (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[68]~input_o )) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [4]),
	.datac(!\pmem_rdata[68]~input_o ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[68]~206_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux3~0 .lut_mask = 64'h05AF05AF33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N94
stratixiii_io_ibuf \pmem_rdata[69]~input (
	.i(pmem_rdata[69]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[69]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[69]~input .bus_hold = "false";
defparam \pmem_rdata[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N12
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[146]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[146]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[146]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[146]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[146]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[146]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y22_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[146] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[146]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [146]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[146] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[146] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y22_N35
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[145] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [145]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[145] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[145] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[20]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y24_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N38
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~0_combout  = ( !\cpu_inst|datapath|MAR|data [3] & ( (!\cache_inst|control|state.fetch_cline~q  & ((!\cpu_inst|datapath|MAR|data [0]) # (!\cpu_inst|control|state.stb2~q ))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [0]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(gnd),
	.datad(!\cpu_inst|control|state.stb2~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~0 .lut_mask = 64'hCC88CC8800000000;
defparam \cache_inst|datapath|writelogic|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N10
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~1 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~1_combout  = ( \cache_inst|datapath|writelogic|comb~0_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & !\cpu_inst|datapath|MAR|data [2]) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|MAR|data [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~1 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \cache_inst|datapath|writelogic|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y51_N1
stratixiii_io_ibuf \pmem_rdata[6]~input (
	.i(pmem_rdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[6]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[6]~input .bus_hold = "false";
defparam \pmem_rdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N32
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux1~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[6]~20_combout  & ( \pmem_rdata[6]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~1_combout ) # 
// (\cpu_inst|datapath|MDR|data [6]) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[6]~20_combout  & ( \pmem_rdata[6]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & (\cache_inst|control|state.fetch_cline~q )) # 
// (\cache_inst|datapath|writelogic|comb~1_combout  & ((\cpu_inst|datapath|MDR|data [6]))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[6]~20_combout  & ( !\pmem_rdata[6]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & 
// (!\cache_inst|control|state.fetch_cline~q )) # (\cache_inst|datapath|writelogic|comb~1_combout  & ((\cpu_inst|datapath|MDR|data [6]))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[6]~20_combout  & ( !\pmem_rdata[6]~input_o  & ( 
// (\cpu_inst|datapath|MDR|data [6] & \cache_inst|datapath|writelogic|comb~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cpu_inst|datapath|MDR|data [6]),
	.datad(!\cache_inst|datapath|writelogic|comb~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[6]~20_combout ),
	.dataf(!\pmem_rdata[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux1~0 .lut_mask = 64'h000FCC0F330FFF0F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y24_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N32
stratixiii_io_ibuf \pmem_rdata[0]~input (
	.i(pmem_rdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[0]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[0]~input .bus_hold = "false";
defparam \pmem_rdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X10_Y24_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[8]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y24_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y21_N31
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[10]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N63
stratixiii_io_ibuf \pmem_rdata[2]~input (
	.i(pmem_rdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[2]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[2]~input .bus_hold = "false";
defparam \pmem_rdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N32
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N33
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N31
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N26
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y13_N27
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y20_N33
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y22_N0
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y22_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N34
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux3~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux3~0_combout  = ( !\cpu_inst|datapath|alumux|Mux10~0_combout  & ( !\cpu_inst|control|WideOr8~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|control|WideOr8~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux3~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux3~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \cpu_inst|datapath|alumux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N34
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux9~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux9~0_combout  = ( \cpu_inst|control|state.ldb2~q  & ( (!\cpu_inst|datapath|MAR|data [0] & (\cpu_inst|datapath|MDR|data [6])) # (\cpu_inst|datapath|MAR|data [0] & ((\cpu_inst|datapath|MDR|data [14]))) ) ) # ( 
// !\cpu_inst|control|state.ldb2~q  & ( \cpu_inst|datapath|MDR|data [6] ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|MDR|data [6]),
	.datac(!\cpu_inst|datapath|MDR|data [14]),
	.datad(!\cpu_inst|datapath|MAR|data [0]),
	.datae(!\cpu_inst|control|state.ldb2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux9~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux9~0 .lut_mask = 64'h3333330F3333330F;
defparam \cpu_inst|datapath|mdrOutModifier|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y25_N13
dffeas \cpu_inst|datapath|IR|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|mdrOutModifier|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[6] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N4
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~9 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~9_sumout  = SUM(( GND ) + ( \cpu_inst|datapath|pc|data [3] ) + ( \cpu_inst|datapath|pcPlus2|Add0~6  ))
// \cpu_inst|datapath|pcPlus2|Add0~10  = CARRY(( GND ) + ( \cpu_inst|datapath|pc|data [3] ) + ( \cpu_inst|datapath|pcPlus2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [3]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~9_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~9 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~9 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_inst|datapath|pcPlus2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N6
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~13 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~13_sumout  = SUM(( GND ) + ( \cpu_inst|datapath|pc|data [4] ) + ( \cpu_inst|datapath|pcPlus2|Add0~10  ))
// \cpu_inst|datapath|pcPlus2|Add0~14  = CARRY(( GND ) + ( \cpu_inst|datapath|pc|data [4] ) + ( \cpu_inst|datapath|pcPlus2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [4]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~13_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~13 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_inst|datapath|pcPlus2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N2
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~5 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~5_sumout  = SUM(( \cpu_inst|datapath|IR|data [1] ) + ( \cpu_inst|datapath|pc|data [2] ) + ( \cpu_inst|datapath|br_adder|Add0~2  ))
// \cpu_inst|datapath|br_adder|Add0~6  = CARRY(( \cpu_inst|datapath|IR|data [1] ) + ( \cpu_inst|datapath|pc|data [2] ) + ( \cpu_inst|datapath|br_adder|Add0~2  ))

	.dataa(!\cpu_inst|datapath|IR|data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [2]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~5_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~5 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~5 .lut_mask = 64'h0000FF0000005555;
defparam \cpu_inst|datapath|br_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N4
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~9 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~9_sumout  = SUM(( \cpu_inst|datapath|IR|data [2] ) + ( \cpu_inst|datapath|pc|data [3] ) + ( \cpu_inst|datapath|br_adder|Add0~6  ))
// \cpu_inst|datapath|br_adder|Add0~10  = CARRY(( \cpu_inst|datapath|IR|data [2] ) + ( \cpu_inst|datapath|pc|data [3] ) + ( \cpu_inst|datapath|br_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|IR|data [2]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [3]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~9_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~9 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~9 .lut_mask = 64'h0000FF00000000FF;
defparam \cpu_inst|datapath|br_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N6
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~13 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~13_sumout  = SUM(( \cpu_inst|datapath|pc|data [4] ) + ( \cpu_inst|datapath|IR|data [3] ) + ( \cpu_inst|datapath|br_adder|Add0~10  ))
// \cpu_inst|datapath|br_adder|Add0~14  = CARRY(( \cpu_inst|datapath|pc|data [4] ) + ( \cpu_inst|datapath|IR|data [3] ) + ( \cpu_inst|datapath|br_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|pc|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [3]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~13_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~13 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \cpu_inst|datapath|br_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y25_N6
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux11~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux11~0_combout  = ( \cpu_inst|control|Selector1~0_combout  & ( \cpu_inst|datapath|br_adder|Add0~13_sumout  & ( (!\cpu_inst|control|Selector0~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector11~2_combout )) # 
// (\cpu_inst|control|Selector0~0_combout  & ((\cpu_inst|datapath|pcPlus2|Add0~13_sumout ))) ) ) ) # ( !\cpu_inst|control|Selector1~0_combout  & ( \cpu_inst|datapath|br_adder|Add0~13_sumout  & ( (\cpu_inst|control|Selector0~0_combout ) # 
// (\cpu_inst|datapath|MDR|data [4]) ) ) ) # ( \cpu_inst|control|Selector1~0_combout  & ( !\cpu_inst|datapath|br_adder|Add0~13_sumout  & ( (!\cpu_inst|control|Selector0~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector11~2_combout )) # 
// (\cpu_inst|control|Selector0~0_combout  & ((\cpu_inst|datapath|pcPlus2|Add0~13_sumout ))) ) ) ) # ( !\cpu_inst|control|Selector1~0_combout  & ( !\cpu_inst|datapath|br_adder|Add0~13_sumout  & ( (\cpu_inst|datapath|MDR|data [4] & 
// !\cpu_inst|control|Selector0~0_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [4]),
	.datab(!\cpu_inst|datapath|alu_inst|Selector11~2_combout ),
	.datac(!\cpu_inst|control|Selector0~0_combout ),
	.datad(!\cpu_inst|datapath|pcPlus2|Add0~13_sumout ),
	.datae(!\cpu_inst|control|Selector1~0_combout ),
	.dataf(!\cpu_inst|datapath|br_adder|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux11~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux11~0 .lut_mask = 64'h5050C0CF5F5FC0CF;
defparam \cpu_inst|datapath|pcmux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y25_N7
dffeas \cpu_inst|datapath|pc|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[4] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N8
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~17 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~17_sumout  = SUM(( \cpu_inst|datapath|pc|data [5] ) + ( \cpu_inst|datapath|IR|data [4] ) + ( \cpu_inst|datapath|br_adder|Add0~14  ))
// \cpu_inst|datapath|br_adder|Add0~18  = CARRY(( \cpu_inst|datapath|pc|data [5] ) + ( \cpu_inst|datapath|IR|data [4] ) + ( \cpu_inst|datapath|br_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|pc|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [4]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~17_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~17 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \cpu_inst|datapath|br_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N8
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~17 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~17_sumout  = SUM(( GND ) + ( \cpu_inst|datapath|pc|data [5] ) + ( \cpu_inst|datapath|pcPlus2|Add0~14  ))
// \cpu_inst|datapath|pcPlus2|Add0~18  = CARRY(( GND ) + ( \cpu_inst|datapath|pc|data [5] ) + ( \cpu_inst|datapath|pcPlus2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [5]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~17_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~17 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_inst|datapath|pcPlus2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N12
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux10~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux10~0_combout  = ( \cpu_inst|datapath|MDR|data [5] & ( \cpu_inst|datapath|pcPlus2|Add0~17_sumout  & ( (!\cpu_inst|control|Selector0~0_combout  & (((!\cpu_inst|datapath|alu_inst|Selector10~9_combout ) # 
// (!\cpu_inst|control|Selector1~0_combout )))) # (\cpu_inst|control|Selector0~0_combout  & (((\cpu_inst|control|Selector1~0_combout )) # (\cpu_inst|datapath|br_adder|Add0~17_sumout ))) ) ) ) # ( !\cpu_inst|datapath|MDR|data [5] & ( 
// \cpu_inst|datapath|pcPlus2|Add0~17_sumout  & ( (!\cpu_inst|control|Selector0~0_combout  & (((!\cpu_inst|datapath|alu_inst|Selector10~9_combout  & \cpu_inst|control|Selector1~0_combout )))) # (\cpu_inst|control|Selector0~0_combout  & 
// (((\cpu_inst|control|Selector1~0_combout )) # (\cpu_inst|datapath|br_adder|Add0~17_sumout ))) ) ) ) # ( \cpu_inst|datapath|MDR|data [5] & ( !\cpu_inst|datapath|pcPlus2|Add0~17_sumout  & ( (!\cpu_inst|control|Selector0~0_combout  & 
// (((!\cpu_inst|datapath|alu_inst|Selector10~9_combout ) # (!\cpu_inst|control|Selector1~0_combout )))) # (\cpu_inst|control|Selector0~0_combout  & (\cpu_inst|datapath|br_adder|Add0~17_sumout  & ((!\cpu_inst|control|Selector1~0_combout )))) ) ) ) # ( 
// !\cpu_inst|datapath|MDR|data [5] & ( !\cpu_inst|datapath|pcPlus2|Add0~17_sumout  & ( (!\cpu_inst|control|Selector0~0_combout  & (((!\cpu_inst|datapath|alu_inst|Selector10~9_combout  & \cpu_inst|control|Selector1~0_combout )))) # 
// (\cpu_inst|control|Selector0~0_combout  & (\cpu_inst|datapath|br_adder|Add0~17_sumout  & ((!\cpu_inst|control|Selector1~0_combout )))) ) ) )

	.dataa(!\cpu_inst|control|Selector0~0_combout ),
	.datab(!\cpu_inst|datapath|br_adder|Add0~17_sumout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector10~9_combout ),
	.datad(!\cpu_inst|control|Selector1~0_combout ),
	.datae(!\cpu_inst|datapath|MDR|data [5]),
	.dataf(!\cpu_inst|datapath|pcPlus2|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux10~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux10~0 .lut_mask = 64'h11A0BBA011F5BBF5;
defparam \cpu_inst|datapath|pcmux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \cpu_inst|datapath|pc|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[5] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N10
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~21 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~21_sumout  = SUM(( \cpu_inst|datapath|IR|data [5] ) + ( \cpu_inst|datapath|pc|data [6] ) + ( \cpu_inst|datapath|br_adder|Add0~18  ))
// \cpu_inst|datapath|br_adder|Add0~22  = CARRY(( \cpu_inst|datapath|IR|data [5] ) + ( \cpu_inst|datapath|pc|data [6] ) + ( \cpu_inst|datapath|br_adder|Add0~18  ))

	.dataa(!\cpu_inst|datapath|IR|data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [6]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~21_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~21 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~21 .lut_mask = 64'h0000FF0000005555;
defparam \cpu_inst|datapath|br_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N10
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~21 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~21_sumout  = SUM(( GND ) + ( \cpu_inst|datapath|pc|data [6] ) + ( \cpu_inst|datapath|pcPlus2|Add0~18  ))
// \cpu_inst|datapath|pcPlus2|Add0~22  = CARRY(( GND ) + ( \cpu_inst|datapath|pc|data [6] ) + ( \cpu_inst|datapath|pcPlus2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [6]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~21_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~21 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~21 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_inst|datapath|pcPlus2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N28
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux13~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux13~0_combout  = ( \cpu_inst|datapath|br_adder|Add0~5_sumout  & ( \cpu_inst|datapath|alu_inst|Selector13~5_combout  & ( (!\cpu_inst|control|WideOr15~combout  & (((\cpu_inst|control|WideOr16~combout ) # 
// (\cpu_inst|datapath|pc|data [2])))) # (\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|mdrOutModifier|Mux13~0_combout  & ((!\cpu_inst|control|WideOr16~combout )))) ) ) ) # ( !\cpu_inst|datapath|br_adder|Add0~5_sumout  & ( 
// \cpu_inst|datapath|alu_inst|Selector13~5_combout  & ( (!\cpu_inst|control|WideOr16~combout  & ((!\cpu_inst|control|WideOr15~combout  & ((\cpu_inst|datapath|pc|data [2]))) # (\cpu_inst|control|WideOr15~combout  & 
// (\cpu_inst|datapath|mdrOutModifier|Mux13~0_combout )))) ) ) ) # ( \cpu_inst|datapath|br_adder|Add0~5_sumout  & ( !\cpu_inst|datapath|alu_inst|Selector13~5_combout  & ( ((!\cpu_inst|control|WideOr15~combout  & ((\cpu_inst|datapath|pc|data [2]))) # 
// (\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|mdrOutModifier|Mux13~0_combout ))) # (\cpu_inst|control|WideOr16~combout ) ) ) ) # ( !\cpu_inst|datapath|br_adder|Add0~5_sumout  & ( !\cpu_inst|datapath|alu_inst|Selector13~5_combout  & ( 
// (!\cpu_inst|control|WideOr15~combout  & (((\cpu_inst|datapath|pc|data [2] & !\cpu_inst|control|WideOr16~combout )))) # (\cpu_inst|control|WideOr15~combout  & (((\cpu_inst|control|WideOr16~combout )) # (\cpu_inst|datapath|mdrOutModifier|Mux13~0_combout ))) 
// ) ) )

	.dataa(!\cpu_inst|datapath|mdrOutModifier|Mux13~0_combout ),
	.datab(!\cpu_inst|datapath|pc|data [2]),
	.datac(!\cpu_inst|control|WideOr15~combout ),
	.datad(!\cpu_inst|control|WideOr16~combout ),
	.datae(!\cpu_inst|datapath|br_adder|Add0~5_sumout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux13~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux13~0 .lut_mask = 64'h350F35FF350035F0;
defparam \cpu_inst|datapath|regfilemux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N15
dffeas \cpu_inst|datapath|regfile_inst|data~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~82 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N29
dffeas \cpu_inst|datapath|regfile_inst|data~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfilemux|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~98 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N38
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~385 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~385_combout  = ( \cpu_inst|datapath|IR|data [11] & ( (!\cpu_inst|control|WideOr13~0_combout ) # ((!\cpu_inst|control|WideOr13~2_combout  & (\cpu_inst|datapath|IR|data [9] & \cpu_inst|datapath|IR|data [10]))) ) ) # ( 
// !\cpu_inst|datapath|IR|data [11] & ( !\cpu_inst|control|WideOr13~0_combout  ) )

	.dataa(!\cpu_inst|control|WideOr13~2_combout ),
	.datab(!\cpu_inst|datapath|IR|data [9]),
	.datac(!\cpu_inst|control|WideOr13~0_combout ),
	.datad(!\cpu_inst|datapath|IR|data [10]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~385 .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~385 .lut_mask = 64'hF0F0F0F0F0F2F0F2;
defparam \cpu_inst|datapath|regfile_inst|data~385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N31
dffeas \cpu_inst|datapath|regfile_inst|data~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~114 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~114 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N0
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~388 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~388_combout  = ( !\cpu_inst|control|WideOr13~2_combout  & ( (\cpu_inst|datapath|IR|data [10] & (\cpu_inst|control|WideOr13~0_combout  & (\cpu_inst|datapath|IR|data [9] & !\cpu_inst|datapath|IR|data [11]))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [10]),
	.datab(!\cpu_inst|control|WideOr13~0_combout ),
	.datac(!\cpu_inst|datapath|IR|data [9]),
	.datad(!\cpu_inst|datapath|IR|data [11]),
	.datae(gnd),
	.dataf(!\cpu_inst|control|WideOr13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~388 .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~388 .lut_mask = 64'h0100010000000000;
defparam \cpu_inst|datapath|regfile_inst|data~388 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y21_N33
dffeas \cpu_inst|datapath|regfile_inst|data~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~50 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N16
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~390 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~390_combout  = ( \cpu_inst|control|WideOr13~0_combout  & ( !\cpu_inst|control|WideOr13~2_combout  & ( (!\cpu_inst|datapath|IR|data [9] & (!\cpu_inst|datapath|IR|data [11] & \cpu_inst|datapath|IR|data [10])) ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [9]),
	.datab(!\cpu_inst|datapath|IR|data [11]),
	.datac(!\cpu_inst|datapath|IR|data [10]),
	.datad(gnd),
	.datae(!\cpu_inst|control|WideOr13~0_combout ),
	.dataf(!\cpu_inst|control|WideOr13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~390 .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~390 .lut_mask = 64'h0000080800000000;
defparam \cpu_inst|datapath|regfile_inst|data~390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N21
dffeas \cpu_inst|datapath|regfile_inst|data~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~34 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~34 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N2
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~387 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~387_combout  = ( !\cpu_inst|control|WideOr13~2_combout  & ( (!\cpu_inst|datapath|IR|data [10] & (\cpu_inst|control|WideOr13~0_combout  & (!\cpu_inst|datapath|IR|data [11] & \cpu_inst|datapath|IR|data [9]))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [10]),
	.datab(!\cpu_inst|control|WideOr13~0_combout ),
	.datac(!\cpu_inst|datapath|IR|data [11]),
	.datad(!\cpu_inst|datapath|IR|data [9]),
	.datae(gnd),
	.dataf(!\cpu_inst|control|WideOr13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~387 .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~387 .lut_mask = 64'h0020002000000000;
defparam \cpu_inst|datapath|regfile_inst|data~387 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N17
dffeas \cpu_inst|datapath|regfile_inst|data~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~18 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N14
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~389 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~389_combout  = ( !\cpu_inst|datapath|IR|data [9] & ( !\cpu_inst|control|WideOr13~2_combout  & ( (!\cpu_inst|datapath|IR|data [10] & (\cpu_inst|control|WideOr13~0_combout  & !\cpu_inst|datapath|IR|data [11])) ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [10]),
	.datab(!\cpu_inst|control|WideOr13~0_combout ),
	.datac(!\cpu_inst|datapath|IR|data [11]),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|IR|data [9]),
	.dataf(!\cpu_inst|control|WideOr13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~389 .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~389 .lut_mask = 64'h2020000000000000;
defparam \cpu_inst|datapath|regfile_inst|data~389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N27
dffeas \cpu_inst|datapath|regfile_inst|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~2 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N24
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~168 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~168_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~2_q )) # (\cpu_inst|datapath|IR|data [0] & 
// ((\cpu_inst|datapath|regfile_inst|data~18_q ))))) # (\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|IR|data [0]))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & 
// (((\cpu_inst|datapath|regfile_inst|data~34_q )))) # (\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~50_q )))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~50_q ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~34_q ),
	.datad(!\cpu_inst|datapath|IR|data [0]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~18_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~168 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~168 .lut_mask = 64'h0C330C770CFF0C77;
defparam \cpu_inst|datapath|regfile_inst|data~168 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N6
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~386 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~386_combout  = ( !\cpu_inst|datapath|IR|data [9] & ( !\cpu_inst|control|WideOr13~2_combout  & ( (!\cpu_inst|datapath|IR|data [10] & (\cpu_inst|control|WideOr13~0_combout  & \cpu_inst|datapath|IR|data [11])) ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [10]),
	.datab(!\cpu_inst|control|WideOr13~0_combout ),
	.datac(!\cpu_inst|datapath|IR|data [11]),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|IR|data [9]),
	.dataf(!\cpu_inst|control|WideOr13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~386 .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~386 .lut_mask = 64'h0202000000000000;
defparam \cpu_inst|datapath|regfile_inst|data~386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N27
dffeas \cpu_inst|datapath|regfile_inst|data~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~66 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~66 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N12
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~172 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~172_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|regfile_inst|data~168_combout ))))) # (\cpu_inst|datapath|IR|data [2] & 
// (((!\cpu_inst|datapath|regfile_inst|data~168_combout  & ((\cpu_inst|datapath|regfile_inst|data~66_q ))) # (\cpu_inst|datapath|regfile_inst|data~168_combout  & (\cpu_inst|datapath|regfile_inst|data~82_q ))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( 
// ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~168_combout )))) # (\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|regfile_inst|data~168_combout  & (\cpu_inst|datapath|regfile_inst|data~98_q )) # 
// (\cpu_inst|datapath|regfile_inst|data~168_combout  & ((\cpu_inst|datapath|regfile_inst|data~114_q )))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~82_q ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~98_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~114_q ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~168_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~172 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~172 .lut_mask = 64'h03030303DDDDCCFF;
defparam \cpu_inst|datapath|regfile_inst|data~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N30
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux13~1 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux13~1_combout  = ( \cpu_inst|control|state.calc_addr_b~q  & ( \cpu_inst|datapath|alumux|Mux10~0_combout  & ( \cpu_inst|datapath|IR|data [2] ) ) ) # ( !\cpu_inst|control|state.calc_addr_b~q  & ( 
// \cpu_inst|datapath|alumux|Mux10~0_combout  & ( \cpu_inst|datapath|IR|data [2] ) ) ) # ( \cpu_inst|control|state.calc_addr_b~q  & ( !\cpu_inst|datapath|alumux|Mux10~0_combout  & ( \cpu_inst|datapath|IR|data [2] ) ) ) # ( 
// !\cpu_inst|control|state.calc_addr_b~q  & ( !\cpu_inst|datapath|alumux|Mux10~0_combout  & ( (!\cpu_inst|control|WideOr8~combout  & ((\cpu_inst|datapath|regfile_inst|data~172_combout ))) # (\cpu_inst|control|WideOr8~combout  & (\cpu_inst|datapath|IR|data 
// [1])) ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [1]),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~172_combout ),
	.datad(!\cpu_inst|control|WideOr8~combout ),
	.datae(!\cpu_inst|control|state.calc_addr_b~q ),
	.dataf(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux13~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux13~1 .lut_mask = 64'h0F55333333333333;
defparam \cpu_inst|datapath|alumux|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N0
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~10 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout  = ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( !\cpu_inst|datapath|alumux|Mux14~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~10 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~10 .lut_mask = 64'hF0F0F0F000000000;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N38
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector9~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector9~0_combout  = ( \cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( \cpu_inst|datapath|regfile_inst|data~364_combout  ) ) ) # ( 
// \cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (\cpu_inst|datapath|regfile_inst|data~364_combout  & (\cpu_inst|datapath|alumux|Mux12~1_combout  & 
// ((!\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ) # (\cpu_inst|datapath|alumux|Mux13~1_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector9~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector9~0 .lut_mask = 64'h0000110100005555;
defparam \cpu_inst|datapath|alu_inst|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y24_N11
dffeas \cpu_inst|datapath|regfile_inst|data~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~123 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y23_N17
dffeas \cpu_inst|datapath|regfile_inst|data~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~91 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y23_N13
dffeas \cpu_inst|datapath|regfile_inst|data~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfilemux|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~107 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N14
stratixiii_lcell_comb \cpu_inst|datapath|storemux|f[0]~2 (
// Equation(s):
// \cpu_inst|datapath|storemux|f[0]~2_combout  = ( \cpu_inst|datapath|IR|data [9] & ( (((\cpu_inst|control|state.stb1~q ) # (\cpu_inst|datapath|IR|data [6])) # (\cpu_inst|control|state.sti3~q )) # (\cpu_inst|control|state.str1~q ) ) ) # ( 
// !\cpu_inst|datapath|IR|data [9] & ( (!\cpu_inst|control|state.str1~q  & (!\cpu_inst|control|state.sti3~q  & (\cpu_inst|datapath|IR|data [6] & !\cpu_inst|control|state.stb1~q ))) ) )

	.dataa(!\cpu_inst|control|state.str1~q ),
	.datab(!\cpu_inst|control|state.sti3~q ),
	.datac(!\cpu_inst|datapath|IR|data [6]),
	.datad(!\cpu_inst|control|state.stb1~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|storemux|f[0]~2 .extended_lut = "off";
defparam \cpu_inst|datapath|storemux|f[0]~2 .lut_mask = 64'h080008007FFF7FFF;
defparam \cpu_inst|datapath|storemux|f[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N19
dffeas \cpu_inst|datapath|regfile_inst|data~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~27 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N39
dffeas \cpu_inst|datapath|regfile_inst|data~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~43 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N1
dffeas \cpu_inst|datapath|regfile_inst|data~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~59 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~59 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N26
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux8~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux8~0_combout  = ( \cpu_inst|datapath|MDR|data [15] & ( ((\cpu_inst|control|state.ldb2~q  & \cpu_inst|datapath|MAR|data [0])) # (\cpu_inst|datapath|MDR|data [7]) ) ) # ( !\cpu_inst|datapath|MDR|data [15] & ( 
// (\cpu_inst|datapath|MDR|data [7] & ((!\cpu_inst|control|state.ldb2~q ) # (!\cpu_inst|datapath|MAR|data [0]))) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [7]),
	.datab(gnd),
	.datac(!\cpu_inst|control|state.ldb2~q ),
	.datad(!\cpu_inst|datapath|MAR|data [0]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MDR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux8~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux8~0 .lut_mask = 64'h55505550555F555F;
defparam \cpu_inst|datapath|mdrOutModifier|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N27
dffeas \cpu_inst|datapath|IR|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrOutModifier|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[7] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N12
stratixiii_lcell_comb \cpu_inst|datapath|storemux|f[1]~1 (
// Equation(s):
// \cpu_inst|datapath|storemux|f[1]~1_combout  = ( \cpu_inst|datapath|IR|data [7] & ( ((!\cpu_inst|control|state.str1~q  & (!\cpu_inst|control|state.sti3~q  & !\cpu_inst|control|state.stb1~q ))) # (\cpu_inst|datapath|IR|data [10]) ) ) # ( 
// !\cpu_inst|datapath|IR|data [7] & ( (\cpu_inst|datapath|IR|data [10] & (((\cpu_inst|control|state.stb1~q ) # (\cpu_inst|control|state.sti3~q )) # (\cpu_inst|control|state.str1~q ))) ) )

	.dataa(!\cpu_inst|control|state.str1~q ),
	.datab(!\cpu_inst|control|state.sti3~q ),
	.datac(!\cpu_inst|control|state.stb1~q ),
	.datad(!\cpu_inst|datapath|IR|data [10]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|storemux|f[1]~1 .extended_lut = "off";
defparam \cpu_inst|datapath|storemux|f[1]~1 .lut_mask = 64'h007F007F80FF80FF;
defparam \cpu_inst|datapath|storemux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N15
dffeas \cpu_inst|datapath|regfile_inst|data~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~11 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N32
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~304 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~304_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|regfile_inst|data~11_q  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout )))))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|storemux|f[2]~0_combout ))) # (\cpu_inst|datapath|regfile_inst|data~27_q ))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & 
// (((\cpu_inst|datapath|regfile_inst|data~43_q  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout )))))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|storemux|f[2]~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~59_q ))))) ) )

	.dataa(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~27_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~43_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~59_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~304 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~304 .lut_mask = 64'h1B1B0A5F55555555;
defparam \cpu_inst|datapath|regfile_inst|data~304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y23_N19
dffeas \cpu_inst|datapath|regfile_inst|data~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~75 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~75 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y23_N8
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~308 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~308_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|regfile_inst|data~304_combout  & (((\cpu_inst|datapath|regfile_inst|data~75_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|regfile_inst|data~304_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~91_q )))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( 
// ((!\cpu_inst|datapath|regfile_inst|data~304_combout  & (((\cpu_inst|datapath|regfile_inst|data~107_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # (\cpu_inst|datapath|regfile_inst|data~304_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout 
// )) # (\cpu_inst|datapath|regfile_inst|data~123_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~123_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~91_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~107_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~304_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~308 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~308 .lut_mask = 64'h00FF00FF0F330F55;
defparam \cpu_inst|datapath|regfile_inst|data~308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N25
dffeas \cpu_inst|datapath|regfile_inst|data~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~122 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N11
dffeas \cpu_inst|datapath|regfile_inst|data~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~106 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N25
dffeas \cpu_inst|datapath|regfile_inst|data~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~26 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N29
dffeas \cpu_inst|datapath|regfile_inst|data~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~42 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N35
dffeas \cpu_inst|datapath|regfile_inst|data~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~58 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N31
dffeas \cpu_inst|datapath|regfile_inst|data~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~10 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N16
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~296 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~296_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|regfile_inst|data~10_q  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout )))))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|storemux|f[2]~0_combout ))) # (\cpu_inst|datapath|regfile_inst|data~26_q ))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[0]~2_combout  & 
// (\cpu_inst|datapath|regfile_inst|data~42_q  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout )))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|storemux|f[2]~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~58_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~26_q ),
	.datab(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~42_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~58_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~296 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~296 .lut_mask = 64'h1D1D0C3F33333333;
defparam \cpu_inst|datapath|regfile_inst|data~296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y23_N7
dffeas \cpu_inst|datapath|regfile_inst|data~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~74 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y23_N4
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~300 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~300_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|regfile_inst|data~296_combout  & (((\cpu_inst|datapath|regfile_inst|data~74_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|regfile_inst|data~296_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~90_q )))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( 
// ((!\cpu_inst|datapath|regfile_inst|data~296_combout  & (((\cpu_inst|datapath|regfile_inst|data~106_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # (\cpu_inst|datapath|regfile_inst|data~296_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout 
// )) # (\cpu_inst|datapath|regfile_inst|data~122_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~122_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~90_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~106_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~296_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~300 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~300 .lut_mask = 64'h00FF00FF0F330F55;
defparam \cpu_inst|datapath|regfile_inst|data~300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N20
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[226]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[226]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[226]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[226]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[226]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[226]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y12_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[226] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[226]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [226]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[226] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[226] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N63
stratixiii_io_ibuf \pmem_rdata[109]~input (
	.i(pmem_rdata[109]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[109]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[109]~input .bus_hold = "false";
defparam \pmem_rdata[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N28
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~18 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~18_combout  = ( \cpu_inst|datapath|MAR|data [2] & ( (\cache_inst|datapath|writelogic|comb~13_combout  & !\cpu_inst|datapath|MAR|data [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|datapath|writelogic|comb~13_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [1]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~18 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~18 .lut_mask = 64'h000000000F000F00;
defparam \cache_inst|datapath|writelogic|comb~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N16
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux2~0_combout  = ( \cache_inst|datapath|writelogic|comb~18_combout  & ( \cpu_inst|datapath|MDR|data [13] ) ) # ( !\cache_inst|datapath|writelogic|comb~18_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[109]~329_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[109]~input_o ))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [13]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[109]~329_combout ),
	.datad(!\pmem_rdata[109]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux2~0 .lut_mask = 64'h0A5F0A5F33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y12_N27
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[225] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [225]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[225] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[225] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N32
stratixiii_io_ibuf \pmem_rdata[99]~input (
	.i(pmem_rdata[99]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[99]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[99]~input .bus_hold = "false";
defparam \pmem_rdata[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N20
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[206]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[206]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[206]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[206]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[206]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[206]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y17_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[206] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[206]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [206]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[206] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[206] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N22
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~17 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~17_combout  = ( \cache_inst|datapath|writelogic|comb~11_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & \cpu_inst|datapath|MAR|data [2]) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cpu_inst|datapath|MAR|data [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~17 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~17 .lut_mask = 64'h0000000022222222;
defparam \cache_inst|datapath|writelogic|comb~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N94
stratixiii_io_ibuf \pmem_rdata[100]~input (
	.i(pmem_rdata[100]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[100]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[100]~input .bus_hold = "false";
defparam \pmem_rdata[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N4
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[208]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[208]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[208]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[208]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[208]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[208]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N5
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[208] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[208]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [208]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[208] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[208] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N1
stratixiii_io_ibuf \pmem_rdata[101]~input (
	.i(pmem_rdata[101]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[101]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[101]~input .bus_hold = "false";
defparam \pmem_rdata[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N14
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[210]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[210]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[210]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[210]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[210]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[210]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N15
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[210] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[210]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [210]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[210] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[210] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y18_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[209] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [209]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[209] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[209] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N6
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[212]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[212]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[212]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[212]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[212]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[212]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[212] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[212]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [212]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[212] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[212] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y20_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[211] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [211]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[211] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[211] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N22
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[214]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[214]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[214]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[214]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[214]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[214]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[214] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[214]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [214]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[214] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[214] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y20_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[213] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [213]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[213] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[213] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N94
stratixiii_io_ibuf \pmem_rdata[104]~input (
	.i(pmem_rdata[104]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[104]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[104]~input .bus_hold = "false";
defparam \pmem_rdata[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y28_N34
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux7~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[104]~314_combout  & ( (!\cache_inst|datapath|writelogic|comb~18_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[104]~input_o )))) # (\cache_inst|datapath|writelogic|comb~18_combout  & (((\cpu_inst|datapath|MDR|data [8])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[104]~314_combout  & ( (!\cache_inst|datapath|writelogic|comb~18_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[104]~input_o )))) # (\cache_inst|datapath|writelogic|comb~18_combout  & (((\cpu_inst|datapath|MDR|data [8])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [8]),
	.datac(!\cache_inst|datapath|writelogic|comb~18_combout ),
	.datad(!\pmem_rdata[104]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[104]~314_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux7~0 .lut_mask = 64'h03530353A3F3A3F3;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X3_Y51_N94
stratixiii_io_ibuf \pmem_rdata[105]~input (
	.i(pmem_rdata[105]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[105]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[105]~input .bus_hold = "false";
defparam \pmem_rdata[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X1_Y16_N8
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[218]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[218]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[218]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[218]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[218]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[218]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y16_N9
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[218] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[218]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [218]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[218] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[218] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y16_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[217] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [217]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[217] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[217] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N63
stratixiii_io_ibuf \pmem_rdata[106]~input (
	.i(pmem_rdata[106]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[106]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[106]~input .bus_hold = "false";
defparam \pmem_rdata[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N36
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[220]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[220]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[220]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[220]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[220]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[220]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y19_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[220] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[220]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [220]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[220] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[220] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y19_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[219] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [219]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[219] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[219] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N63
stratixiii_io_ibuf \pmem_rdata[107]~input (
	.i(pmem_rdata[107]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[107]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[107]~input .bus_hold = "false";
defparam \pmem_rdata[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y17_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[222]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[222]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[222]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[222]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[222]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[222]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[222] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[222]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [222]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[222] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[222] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y17_N33
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[221] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [221]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[221] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[221] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N32
stratixiii_io_ibuf \pmem_rdata[108]~input (
	.i(pmem_rdata[108]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[108]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[108]~input .bus_hold = "false";
defparam \pmem_rdata[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N6
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[224]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[224]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[224]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[224]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[224]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[224]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y17_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[224] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[224]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [224]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[224] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[224] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N63
stratixiii_io_ibuf \pmem_rdata[110]~input (
	.i(pmem_rdata[110]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[110]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[110]~input .bus_hold = "false";
defparam \pmem_rdata[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[228]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[228]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[228]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[228]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[228]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[228]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y15_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[228] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[228]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [228]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[228] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[228] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y15_N15
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[227] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [227]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[227] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[227] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N4
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[230]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[230]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[230]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[230]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[230]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[230]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y17_N5
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[230] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[230]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [230]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[230] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[230] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y20_N19
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[229] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [229]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[229] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[229] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N12
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[232]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[232]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[232]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[232]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[232]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[232]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[232] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[232]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [232]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[232] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[232] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N31
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[231] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [231]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[231] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[231] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y22_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~19 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~19_combout  = ( \cpu_inst|datapath|MAR|data [2] & ( \cpu_inst|datapath|MAR|data [1] & ( \cache_inst|datapath|writelogic|comb~11_combout  ) ) )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|writelogic|comb~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|MAR|data [2]),
	.dataf(!\cpu_inst|datapath|MAR|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~19 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~19 .lut_mask = 64'h0000000000003333;
defparam \cache_inst|datapath|writelogic|comb~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N63
stratixiii_io_ibuf \pmem_rdata[113]~input (
	.i(pmem_rdata[113]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[113]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[113]~input .bus_hold = "false";
defparam \pmem_rdata[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N0
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[234]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[234]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[234]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[234]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[234]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[234]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N1
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[234] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[234]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [234]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[234] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[234] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y21_N16
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[236]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[236]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[236]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[236]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[236]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[236]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y21_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[236] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[236]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [236]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[236] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[236] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y51_N1
stratixiii_io_ibuf \pmem_rdata[115]~input (
	.i(pmem_rdata[115]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[115]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[115]~input .bus_hold = "false";
defparam \pmem_rdata[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N0
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[238]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[238]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[238]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[238]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[238]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[238]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y17_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[238] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[238]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [238]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[238] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[238] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N32
stratixiii_io_ibuf \pmem_rdata[116]~input (
	.i(pmem_rdata[116]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[116]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[116]~input .bus_hold = "false";
defparam \pmem_rdata[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[240]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[240]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[240]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[240]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[240]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[240]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y20_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[240] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[240]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [240]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[240] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[240] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y20_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[239] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [239]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[239] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[239] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N1
stratixiii_io_ibuf \pmem_rdata[118]~input (
	.i(pmem_rdata[118]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[118]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[118]~input .bus_hold = "false";
defparam \pmem_rdata[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N26
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[244]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[244]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[244]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[244]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[244]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[244]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y16_N27
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[244] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[244]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [244]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[244] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[244] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N18
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[246]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[246]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[246]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[246]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[246]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[246]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N19
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[246] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[246]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [246]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[246] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[246] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y20_N15
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[245] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [245]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[245] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[245] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N20
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~20 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~20_combout  = ( \cpu_inst|datapath|MAR|data [2] & ( (\cache_inst|datapath|writelogic|comb~13_combout  & \cpu_inst|datapath|MAR|data [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|datapath|writelogic|comb~13_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [1]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~20 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~20 .lut_mask = 64'h00000000000F000F;
defparam \cache_inst|datapath|writelogic|comb~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N26
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[248]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[248]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[248]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[248]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[248]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[248]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N27
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[248] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[248]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [248]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[248] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[248] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[247] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [247]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[247] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[247] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N1
stratixiii_io_ibuf \pmem_rdata[121]~input (
	.i(pmem_rdata[121]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[121]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[121]~input .bus_hold = "false";
defparam \pmem_rdata[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X5_Y20_N5
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[249] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [249]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[249] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[249] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N32
stratixiii_io_ibuf \pmem_rdata[122]~input (
	.i(pmem_rdata[122]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[122]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[122]~input .bus_hold = "false";
defparam \pmem_rdata[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X5_Y20_N9
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[251] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [251]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[251] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[251] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N34
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[254]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[254]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[254]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[254]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[254]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[254]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y16_N35
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[254] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[254]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [254]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[254] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[254] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y17_N11
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[253] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [253]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[253] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[253] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y51_N32
stratixiii_io_ibuf \pmem_rdata[124]~input (
	.i(pmem_rdata[124]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[124]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[124]~input .bus_hold = "false";
defparam \pmem_rdata[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y18_N6
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[256]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[256]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[256]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[256]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[256]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[256]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y18_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[256] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[256]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [256]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[256] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[256] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y17_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[255] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [255]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[255] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[255] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y15_N31
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[257] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [257]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[257] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[257] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N94
stratixiii_io_ibuf \pmem_rdata[126]~input (
	.i(pmem_rdata[126]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[126]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[126]~input .bus_hold = "false";
defparam \pmem_rdata[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N20
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[260]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[260]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[260]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[260]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[260]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[260]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y14_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[260] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[260]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [260]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[260] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[260] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[259] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [259]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[259] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[259] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N32
stratixiii_io_ibuf \pmem_rdata[127]~input (
	.i(pmem_rdata[127]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[127]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[127]~input .bus_hold = "false";
defparam \pmem_rdata[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y18_N4
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[262]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[262]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[262]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[262]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[262]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[262]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y18_N5
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[262] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[262]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [262]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[262] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[262] .power_up = "low";
// synopsys translate_on

// Location: M9K_X3_Y17_N0
stratixiii_ram_block \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\cache_inst|control|load_TD1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\cpu_inst|control|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux0~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux1~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux2~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux3~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux4~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux5~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux6~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux7~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux0~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux1~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux2~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux3~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux4~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux5~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux6~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux7~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux0~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux1~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux2~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux3~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux4~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux5~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux6~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux7~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux0~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux1~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux2~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux3~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux4~0_combout }),
	.portaaddr({\cpu_inst|datapath|MAR|data [6],\cpu_inst|datapath|MAR|data [5],\cpu_inst|datapath|MAR|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu_inst|datapath|marmux|Mux9~0_combout ,\cpu_inst|datapath|marmux|Mux10~0_combout ,\cpu_inst|datapath|marmux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena2";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .clk0_input_clock_enable = "ena2";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .clock_duty_cycle_dependence = "on";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .init_file = "db/mp2.ram0_array_533d4e44.hdl.mif";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0|altsyncram_57o1:auto_generated|ALTSYNCRAM";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 3;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 36;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 99;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 7;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 8;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 128;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 3;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 36;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 99;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 7;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 8;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 128;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X4_Y20_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[261] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [261]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[261] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[261] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y20_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[127]~381 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[127]~381_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [261] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [262]) # 
// (((\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a127 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [261] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [262] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a127  & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]) # 
// (!\cache_inst|datapath|way1|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [261] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [262]) # 
// (((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a127 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [261] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [262] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a127  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [262]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a127 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [261]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[127]~381_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[127]~381 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[127]~381 .lut_mask = 64'h000DF2FF000EF1FF;
defparam \cache_inst|datapath|wayselector_mux|f[127]~381 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y21_N24
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[262]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[262]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[262]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[262]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[262]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[262]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y21_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[262] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[262]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [262]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[262] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[262] .power_up = "low";
// synopsys translate_on

// Location: M9K_X3_Y16_N0
stratixiii_ram_block \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 (
	.portawe(!\cache_inst|control|load_TD0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\cpu_inst|control|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux0~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux1~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux2~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux3~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux4~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux5~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux6~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux7~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux0~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux1~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux2~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux3~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux4~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux5~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux6~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux7~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux0~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux1~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux2~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux3~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux4~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux5~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux6~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux7~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux0~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux1~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux2~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux3~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux4~0_combout }),
	.portaaddr({\cpu_inst|datapath|MAR|data [6],\cpu_inst|datapath|MAR|data [5],\cpu_inst|datapath|MAR|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu_inst|datapath|marmux|Mux9~0_combout ,\cpu_inst|datapath|marmux|Mux10~0_combout ,\cpu_inst|datapath|marmux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena2";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .clk0_input_clock_enable = "ena2";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .clock_duty_cycle_dependence = "on";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .init_file = "db/mp2.ram0_array_533d4e44.hdl.mif";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "cache:cache_inst|cache_datapath:datapath|way:way0|array:data|altsyncram:data_rtl_0|altsyncram_57o1:auto_generated|ALTSYNCRAM";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 3;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 36;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 99;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 7;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 8;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 128;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 3;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 36;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 99;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 7;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 8;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 128;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X5_Y14_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[261] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [261]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[261] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[261] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y20_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[127]~382 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[127]~382_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a127  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [261] ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a127  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [261] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [262]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a127  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [261] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [262] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [262]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a127 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [261]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[127]~382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[127]~382 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[127]~382 .lut_mask = 64'h000000F6FF09FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[127]~382 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y20_N4
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[127]~383 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[127]~383_combout  = ( \cache_inst|datapath|wayselector_mux|f[127]~381_combout  & ( \cache_inst|datapath|wayselector_mux|f[127]~382_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[127]~381_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[127]~382_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[127]~381_combout  & ( !\cache_inst|datapath|wayselector_mux|f[127]~382_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout 
// ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[127]~381_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[127]~382_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[127]~383_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[127]~383 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[127]~383 .lut_mask = 64'h0000F0B00F4FFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[127]~383 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N22
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux0~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[127]~383_combout  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[127]~input_o )))) # (\cache_inst|datapath|writelogic|comb~20_combout  & (((\cpu_inst|datapath|MDR|data [15])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[127]~383_combout  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[127]~input_o )))) # (\cache_inst|datapath|writelogic|comb~20_combout  & (((\cpu_inst|datapath|MDR|data [15])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [15]),
	.datac(!\pmem_rdata[127]~input_o ),
	.datad(!\cache_inst|datapath|writelogic|comb~20_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[127]~383_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux0~0 .lut_mask = 64'h05330533AF33AF33;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[126]~378 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[126]~378_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [259] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a126  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [259] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a126  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [260] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [259] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a126  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [260]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [260]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [259]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a126 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[126]~378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[126]~378 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[126]~378 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[126]~378 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N22
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[260]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[260]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[260]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[260]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[260]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[260]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y14_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[260] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[260]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [260]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[260] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[260] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[259] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [259]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[259] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[259] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[126]~379 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[126]~379_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [259] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a126  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [259] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a126  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [260] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [259] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a126  & ( 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [260]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [260]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [259]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a126 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[126]~379_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[126]~379 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[126]~379 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[126]~379 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[126]~380 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[126]~380_combout  = ( \cache_inst|datapath|wayselector_mux|f[126]~378_combout  & ( \cache_inst|datapath|wayselector_mux|f[126]~379_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[126]~378_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[126]~379_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[126]~378_combout  & ( !\cache_inst|datapath|wayselector_mux|f[126]~379_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[126]~378_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[126]~379_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[126]~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[126]~380 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[126]~380 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[126]~380 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N36
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux1~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[126]~380_combout  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & (((!\cache_inst|control|state.fetch_cline~q ) 
// # (\pmem_rdata[126]~input_o )))) # (\cache_inst|datapath|writelogic|comb~20_combout  & (\cpu_inst|datapath|MDR|data [14])) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[126]~380_combout  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & 
// (((\cache_inst|control|state.fetch_cline~q  & \pmem_rdata[126]~input_o )))) # (\cache_inst|datapath|writelogic|comb~20_combout  & (\cpu_inst|datapath|MDR|data [14])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [14]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\pmem_rdata[126]~input_o ),
	.datad(!\cache_inst|datapath|writelogic|comb~20_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[126]~380_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux1~0 .lut_mask = 64'h03550355CF55CF55;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N10
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[258]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[258]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[258]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[258]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[258]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[258]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y15_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[258] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[258]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [258]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[258] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[258] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[125]~376 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[125]~376_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a125  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [258] & ( (!\cache_inst|datapath|way0|data|data~0_combout ) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [257])) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a125  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [258] & ( (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [257] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a125  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [258] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [257] ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a125  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [258] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [257] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [257]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a125 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [258]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[125]~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[125]~376 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[125]~376 .lut_mask = 64'h00FF00FF0021DEFF;
defparam \cache_inst|datapath|wayselector_mux|f[125]~376 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[258]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[258]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[258]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[258]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[258]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[258]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y15_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[258] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[258]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [258]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[258] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[258] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y15_N29
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[257] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [257]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[257] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[257] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[125]~375 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[125]~375_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [257] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a125  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [257] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a125  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [258] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [257] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a125  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [258]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [258]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [257]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a125 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[125]~375_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[125]~375 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[125]~375 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[125]~375 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[125]~377 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[125]~377_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[125]~375_combout 
// ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[125]~376_combout )) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout  & ((\cache_inst|datapath|wayselector_mux|f[125]~375_combout ))) # (\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|wayselector_mux|f[125]~376_combout 
// )))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[125]~376_combout )) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[125]~375_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[125]~376_combout )) ) ) ) # ( 
// !\cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[125]~375_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[125]~376_combout )) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[125]~376_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[125]~375_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[125]~377_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[125]~377 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[125]~377 .lut_mask = 64'h1D1D1D1D1D551D1D;
defparam \cache_inst|datapath|wayselector_mux|f[125]~377 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X3_Y51_N32
stratixiii_io_ibuf \pmem_rdata[125]~input (
	.i(pmem_rdata[125]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[125]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[125]~input .bus_hold = "false";
defparam \pmem_rdata[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N12
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux2~0_combout  = ( \pmem_rdata[125]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & (((\cache_inst|datapath|wayselector_mux|f[125]~377_combout ) # 
// (\cache_inst|control|state.fetch_cline~q )))) # (\cache_inst|datapath|writelogic|comb~20_combout  & (\cpu_inst|datapath|MDR|data [13])) ) ) # ( !\pmem_rdata[125]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & 
// (((!\cache_inst|control|state.fetch_cline~q  & \cache_inst|datapath|wayselector_mux|f[125]~377_combout )))) # (\cache_inst|datapath|writelogic|comb~20_combout  & (\cpu_inst|datapath|MDR|data [13])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [13]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~20_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[125]~377_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[125]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux2~0 .lut_mask = 64'h05C505C535F535F5;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[124]~372 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[124]~372_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [255] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a124  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [255] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a124  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [256] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [255] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a124  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [256]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [256]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [255]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a124 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[124]~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[124]~372 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[124]~372 .lut_mask = 64'h0000FF2100DEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[124]~372 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N34
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[256]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[256]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[256]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[256]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[256]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[256]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N35
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[256] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[256]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [256]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[256] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[256] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X1_Y22_N2
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[255]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[255]~feeder_combout  = ( \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[255]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[255]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[255]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[255]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y22_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[255] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[255]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [255]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[255] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[255] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y17_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[124]~373 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[124]~373_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a124  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [256] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [255]) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a124  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [255] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [256]) # 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a124  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [255]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [256]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a124  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [256] & \cache_inst|datapath|way0|data|data_rtl_0_bypass [255]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [256]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [255]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a124 ),
	.dataf(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[124]~373_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[124]~373 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[124]~373 .lut_mask = 64'h00F00FFF00F906FF;
defparam \cache_inst|datapath|wayselector_mux|f[124]~373 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y17_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[124]~374 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[124]~374_combout  = ( \cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|datapath|Equal0~0_combout  & (((\cache_inst|datapath|wayselector_mux|f[124]~373_combout )))) # 
// (\cache_inst|datapath|Equal0~0_combout  & ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[124]~372_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[124]~373_combout ))))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[124]~372_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[124]~373_combout ))) ) ) ) # ( \cache_inst|datapath|hit0~0_combout  & ( 
// !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[124]~372_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[124]~373_combout ))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[124]~372_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[124]~373_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[124]~372_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[124]~373_combout ),
	.datae(!\cache_inst|datapath|hit0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[124]~374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[124]~374 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[124]~374 .lut_mask = 64'h0C3F0C3F0C3F04BF;
defparam \cache_inst|datapath|wayselector_mux|f[124]~374 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y22_N34
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux3~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[124]~374_combout  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[124]~input_o )))) # (\cache_inst|datapath|writelogic|comb~20_combout  & (((\cpu_inst|datapath|MDR|data [12])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[124]~374_combout  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[124]~input_o )))) # (\cache_inst|datapath|writelogic|comb~20_combout  & (((\cpu_inst|datapath|MDR|data [12])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [12]),
	.datac(!\cache_inst|datapath|writelogic|comb~20_combout ),
	.datad(!\pmem_rdata[124]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[124]~374_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux3~0 .lut_mask = 64'h03530353A3F3A3F3;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y17_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[123]~369 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[123]~369_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [253] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a123  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [253] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a123  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [254] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [253] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a123  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [254]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [254]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [253]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a123 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[123]~369_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[123]~369 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[123]~369 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[123]~369 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N38
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[254]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[254]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[254]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[254]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[254]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[254]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[254] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[254]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [254]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[254] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[254] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y14_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[253] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [253]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[253] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[253] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y17_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[123]~370 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[123]~370_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [253] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a123  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [253] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a123  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [254] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [253] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a123  & ( 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [254]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [254]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [253]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a123 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[123]~370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[123]~370 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[123]~370 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[123]~370 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y17_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[123]~371 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[123]~371_combout  = ( \cache_inst|datapath|wayselector_mux|f[123]~370_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (((\cache_inst|datapath|hit0~1_combout  & !\cache_inst|datapath|Equal0~0_combout )) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout )) # (\cache_inst|datapath|wayselector_mux|f[123]~369_combout ) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[123]~370_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[123]~369_combout  & (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[123]~370_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[123]~369_combout ) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[123]~370_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (\cache_inst|datapath|wayselector_mux|f[123]~369_combout  & !\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[123]~369_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[123]~370_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[123]~371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[123]~371 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[123]~371 .lut_mask = 64'h330033FF230073FF;
defparam \cache_inst|datapath|wayselector_mux|f[123]~371 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
stratixiii_io_ibuf \pmem_rdata[123]~input (
	.i(pmem_rdata[123]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[123]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[123]~input .bus_hold = "false";
defparam \pmem_rdata[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N12
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux4~0_combout  = ( \cache_inst|datapath|writelogic|comb~20_combout  & ( \cpu_inst|datapath|MDR|data [11] ) ) # ( !\cache_inst|datapath|writelogic|comb~20_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[123]~371_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[123]~input_o ))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [11]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[123]~371_combout ),
	.datad(!\pmem_rdata[123]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux4~0 .lut_mask = 64'h0A5F0A5F33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y20_N28
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[252]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[252]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[252]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[252]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[252]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[252]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y20_N29
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[252] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[252]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [252]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[252] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[252] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y20_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[122]~367 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[122]~367_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [252] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [251])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a122 ))))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a122 ))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [251])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [252] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a122  ) 
// ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [252] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [251] ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [252] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [251] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [251]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a122 ),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [252]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[122]~367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[122]~367 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[122]~367 .lut_mask = 64'h0F0F0F0F00FF096F;
defparam \cache_inst|datapath|wayselector_mux|f[122]~367 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y18_N32
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[252]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[252]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[252]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[252]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[252]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[252]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y18_N33
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[252] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[252]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [252]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[252] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[252] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y20_N11
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[251] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [251]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[251] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[251] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y20_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[122]~366 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[122]~366_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [251] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [252]) # 
// (((\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a122 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [251] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [252] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a122  & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]) # 
// (!\cache_inst|datapath|way1|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [251] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [252]) # 
// (((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a122 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [251] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [252] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a122  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [252]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a122 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [251]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[122]~366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[122]~366 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[122]~366 .lut_mask = 64'h0031CEFF0032CDFF;
defparam \cache_inst|datapath|wayselector_mux|f[122]~366 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y20_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[122]~368 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[122]~368_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[122]~366_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # 
// (\cache_inst|datapath|wayselector_mux|f[122]~367_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[122]~366_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout )))) # (\cache_inst|datapath|wayselector_mux|f[122]~367_combout ) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[122]~366_combout  & ( (\cache_inst|datapath|wayselector_mux|f[122]~367_combout  & \cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[122]~366_combout  & ( (\cache_inst|datapath|wayselector_mux|f[122]~367_combout  & (((\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) 
// ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[122]~367_combout ),
	.datad(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[122]~366_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[122]~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[122]~368 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[122]~368 .lut_mask = 64'h010F000FEF0FFF0F;
defparam \cache_inst|datapath|wayselector_mux|f[122]~368 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N22
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux5~0_combout  = ( \pmem_rdata[122]~input_o  & ( \cache_inst|datapath|wayselector_mux|f[122]~368_combout  & ( (!\cache_inst|datapath|writelogic|comb~20_combout ) # 
// (\cpu_inst|datapath|MDR|data [10]) ) ) ) # ( !\pmem_rdata[122]~input_o  & ( \cache_inst|datapath|wayselector_mux|f[122]~368_combout  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & (!\cache_inst|control|state.fetch_cline~q )) # 
// (\cache_inst|datapath|writelogic|comb~20_combout  & ((\cpu_inst|datapath|MDR|data [10]))) ) ) ) # ( \pmem_rdata[122]~input_o  & ( !\cache_inst|datapath|wayselector_mux|f[122]~368_combout  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & 
// (\cache_inst|control|state.fetch_cline~q )) # (\cache_inst|datapath|writelogic|comb~20_combout  & ((\cpu_inst|datapath|MDR|data [10]))) ) ) ) # ( !\pmem_rdata[122]~input_o  & ( !\cache_inst|datapath|wayselector_mux|f[122]~368_combout  & ( 
// (\cpu_inst|datapath|MDR|data [10] & \cache_inst|datapath|writelogic|comb~20_combout ) ) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [10]),
	.datac(gnd),
	.datad(!\cache_inst|datapath|writelogic|comb~20_combout ),
	.datae(!\pmem_rdata[122]~input_o ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[122]~368_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux5~0 .lut_mask = 64'h00335533AA33FF33;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N22
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[250]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[250]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[250]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[250]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[250]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[250]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y19_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[250] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[250]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [250]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[250] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[250] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y20_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[121]~364 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[121]~364_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a121  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [250] & ( (!\cache_inst|datapath|way0|data|data~0_combout ) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [249])) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a121  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [250] & ( (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [249] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a121  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [250] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [249] ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a121  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [250] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [249] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [249]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a121 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [250]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[121]~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[121]~364 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[121]~364 .lut_mask = 64'h0F0F0F0F0201DFEF;
defparam \cache_inst|datapath|wayselector_mux|f[121]~364 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N30
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[250]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[250]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[250]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[250]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[250]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[250]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y22_N31
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[250] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[250]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [250]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[250] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[250] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y20_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[249] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [249]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[249] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[249] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y20_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[121]~363 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[121]~363_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [249] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a121  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [249] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a121  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [250] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [249] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a121  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [250]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [250]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [249]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a121 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[121]~363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[121]~363 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[121]~363 .lut_mask = 64'h0000AEAB5154FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[121]~363 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y20_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[121]~365 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[121]~365_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[121]~363_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # 
// (\cache_inst|datapath|wayselector_mux|f[121]~364_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[121]~363_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout )))) # (\cache_inst|datapath|wayselector_mux|f[121]~364_combout ) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[121]~363_combout  & ( (\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[121]~364_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[121]~363_combout  & ( (\cache_inst|datapath|wayselector_mux|f[121]~364_combout  & (((\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) 
// ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[121]~364_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[121]~363_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[121]~365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[121]~365 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[121]~365 .lut_mask = 64'h00370033C8FFCCFF;
defparam \cache_inst|datapath|wayselector_mux|f[121]~365 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y20_N30
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux6~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[121]~365_combout  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & (((!\cache_inst|control|state.fetch_cline~q ) 
// # (\pmem_rdata[121]~input_o )))) # (\cache_inst|datapath|writelogic|comb~20_combout  & (\cpu_inst|datapath|MDR|data [9])) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[121]~365_combout  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & 
// (((\cache_inst|control|state.fetch_cline~q  & \pmem_rdata[121]~input_o )))) # (\cache_inst|datapath|writelogic|comb~20_combout  & (\cpu_inst|datapath|MDR|data [9])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [9]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~20_combout ),
	.datad(!\pmem_rdata[121]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[121]~365_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux6~0 .lut_mask = 64'h05350535C5F5C5F5;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[120]~360 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[120]~360_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [247] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a120  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [247] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a120  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [248] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [247] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a120  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [248]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [248]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [247]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a120 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[120]~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[120]~360 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[120]~360 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[120]~360 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N24
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[248]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[248]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[248]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[248]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[248]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[248]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[248] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[248]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [248]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[248] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[248] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[247] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [247]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[247] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[247] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[120]~361 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[120]~361_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a120  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [247] ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a120  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [247] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [248]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a120  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [247] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [248] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [248]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a120 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [247]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[120]~361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[120]~361 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[120]~361 .lut_mask = 64'h00005514AAEBFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[120]~361 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[120]~362 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[120]~362_combout  = ( \cache_inst|datapath|wayselector_mux|f[120]~360_combout  & ( \cache_inst|datapath|wayselector_mux|f[120]~361_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[120]~360_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[120]~361_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[120]~360_combout  & ( !\cache_inst|datapath|wayselector_mux|f[120]~361_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[120]~360_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[120]~361_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[120]~362_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[120]~362 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[120]~362 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[120]~362 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N94
stratixiii_io_ibuf \pmem_rdata[120]~input (
	.i(pmem_rdata[120]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[120]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[120]~input .bus_hold = "false";
defparam \pmem_rdata[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N28
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux7~0_combout  = ( \pmem_rdata[120]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & (((\cache_inst|datapath|wayselector_mux|f[120]~362_combout ) # 
// (\cache_inst|control|state.fetch_cline~q )))) # (\cache_inst|datapath|writelogic|comb~20_combout  & (\cpu_inst|datapath|MDR|data [8])) ) ) # ( !\pmem_rdata[120]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~20_combout  & 
// (((!\cache_inst|control|state.fetch_cline~q  & \cache_inst|datapath|wayselector_mux|f[120]~362_combout )))) # (\cache_inst|datapath|writelogic|comb~20_combout  & (\cpu_inst|datapath|MDR|data [8])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [8]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~20_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[120]~362_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[120]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux7~0 .lut_mask = 64'h05C505C535F535F5;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_highbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[119]~357 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[119]~357_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [245] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a119  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [245] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a119  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [246] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [245] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a119  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [246]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [246]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [245]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a119 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[119]~357_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[119]~357 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[119]~357 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[119]~357 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N13
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[245] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [245]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[245] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[245] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N16
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[246]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[246]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[246]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[246]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[246]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[246]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[246] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[246]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [246]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[246] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[246] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N2
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[119]~358 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[119]~358_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a119  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [246] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]) # (!\cache_inst|datapath|way0|data|data~0_combout )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [245]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a119  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [246] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [245]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a119  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [245] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [246]) # ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & \cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a119  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [245] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [246]) # ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [245]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [246]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a119 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[119]~358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[119]~358 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[119]~358 .lut_mask = 64'h505450515F575F5D;
defparam \cache_inst|datapath|wayselector_mux|f[119]~358 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[119]~359 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[119]~359_combout  = ( \cache_inst|datapath|wayselector_mux|f[119]~357_combout  & ( \cache_inst|datapath|wayselector_mux|f[119]~358_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[119]~357_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[119]~358_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[119]~357_combout  & ( !\cache_inst|datapath|wayselector_mux|f[119]~358_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout 
// ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[119]~357_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[119]~358_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[119]~359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[119]~359 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[119]~359 .lut_mask = 64'h0000CC8C3373FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[119]~359 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N1
stratixiii_io_ibuf \pmem_rdata[119]~input (
	.i(pmem_rdata[119]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[119]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[119]~input .bus_hold = "false";
defparam \pmem_rdata[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux0~0_combout  = ( \cache_inst|datapath|writelogic|comb~19_combout  & ( \cpu_inst|datapath|MDR|data [7] ) ) # ( !\cache_inst|datapath|writelogic|comb~19_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[119]~359_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[119]~input_o ))) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [7]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[119]~359_combout ),
	.datad(!\pmem_rdata[119]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux0~0 .lut_mask = 64'h0C3F0C3F55555555;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y19_N34
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[243]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[243]~feeder_combout  = ( \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[243]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[243]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[243]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[243]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y19_N35
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[243] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[243]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [243]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[243] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[243] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[118]~355 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[118]~355_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a118  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [243] ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a118  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [243] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [244]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a118  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [243] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [244] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [244]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a118 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [243]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[118]~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[118]~355 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[118]~355 .lut_mask = 64'h00003312CCEDFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[118]~355 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N10
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[244]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[244]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[244]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[244]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[244]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[244]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y16_N11
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[244] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[244]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [244]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[244] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[244] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y16_N31
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[243] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [243]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[243] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[243] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[118]~354 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[118]~354_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [243] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a118  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [243] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a118  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [244] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [243] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a118  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [244]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [244]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [243]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a118 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[118]~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[118]~354 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[118]~354 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[118]~354 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y19_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[118]~356 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[118]~356_combout  = ( \cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[118]~354_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) # (\cache_inst|datapath|wayselector_mux|f[118]~355_combout ) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[118]~354_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[118]~355_combout ) ) ) ) # ( \cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|datapath|wayselector_mux|f[118]~354_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[118]~355_combout  & (((!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[118]~354_combout  & ( (\cache_inst|datapath|wayselector_mux|f[118]~355_combout  & \cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[118]~355_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|hit0~1_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[118]~354_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[118]~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[118]~356 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[118]~356 .lut_mask = 64'h11111151DDDDDD5D;
defparam \cache_inst|datapath|wayselector_mux|f[118]~356 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y19_N2
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux1~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( \cache_inst|datapath|wayselector_mux|f[118]~356_combout  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  & 
// ((\pmem_rdata[118]~input_o ))) # (\cache_inst|datapath|writelogic|comb~19_combout  & (\cpu_inst|datapath|MDR|data [6])) ) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( \cache_inst|datapath|wayselector_mux|f[118]~356_combout  & ( 
// (!\cache_inst|datapath|writelogic|comb~19_combout ) # (\cpu_inst|datapath|MDR|data [6]) ) ) ) # ( \cache_inst|control|state.fetch_cline~q  & ( !\cache_inst|datapath|wayselector_mux|f[118]~356_combout  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  
// & ((\pmem_rdata[118]~input_o ))) # (\cache_inst|datapath|writelogic|comb~19_combout  & (\cpu_inst|datapath|MDR|data [6])) ) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( !\cache_inst|datapath|wayselector_mux|f[118]~356_combout  & ( 
// (\cpu_inst|datapath|MDR|data [6] & \cache_inst|datapath|writelogic|comb~19_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [6]),
	.datab(!\cache_inst|datapath|writelogic|comb~19_combout ),
	.datac(gnd),
	.datad(!\pmem_rdata[118]~input_o ),
	.datae(!\cache_inst|control|state.fetch_cline~q ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[118]~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux1~0 .lut_mask = 64'h111111DDDDDD11DD;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N16
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[242]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[242]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[242]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[242]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[242]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[242]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y17_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[242] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[242]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [242]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[242] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[242] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[241] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [241]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[241] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[241] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[117]~351 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[117]~351_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [241] & ( \cache_inst|datapath|way1|data|data~0_combout  & ( ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [242]) # 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]))) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a117 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [241] & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a117  & (\cache_inst|datapath|way1|data|data_rtl_0_bypass [242] & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [241] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [242]) # 
// (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a117 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [241] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( 
// (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a117  & \cache_inst|datapath|way1|data|data_rtl_0_bypass [242]) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a117 ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [242]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [241]),
	.dataf(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[117]~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[117]~351 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[117]~351 .lut_mask = 64'h000FFF0F0006FF9F;
defparam \cache_inst|datapath|wayselector_mux|f[117]~351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N18
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[242]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[242]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[242]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[242]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[242]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[242]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y17_N19
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[242] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[242]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [242]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[242] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[242] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[241] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [241]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[241] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[241] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[117]~352 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[117]~352_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a117  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [242] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [241]) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a117  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [241] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [242]) # 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a117  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [241]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [242]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a117  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [242] & \cache_inst|datapath|way0|data|data_rtl_0_bypass [241]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [242]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [241]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a117 ),
	.dataf(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[117]~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[117]~352 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[117]~352 .lut_mask = 64'h00F00FFF00F906FF;
defparam \cache_inst|datapath|wayselector_mux|f[117]~352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[117]~353 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[117]~353_combout  = ( \cache_inst|datapath|wayselector_mux|f[117]~351_combout  & ( \cache_inst|datapath|wayselector_mux|f[117]~352_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[117]~351_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[117]~352_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|hit0~0_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[117]~351_combout  & ( !\cache_inst|datapath|wayselector_mux|f[117]~352_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout 
// ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|hit0~1_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[117]~351_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[117]~352_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[117]~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[117]~353 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[117]~353 .lut_mask = 64'h0000A8AA5755FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[117]~353 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N1
stratixiii_io_ibuf \pmem_rdata[117]~input (
	.i(pmem_rdata[117]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[117]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[117]~input .bus_hold = "false";
defparam \pmem_rdata[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N34
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux2~0_combout  = ( \pmem_rdata[117]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  & (((\cache_inst|control|state.fetch_cline~q )) # 
// (\cache_inst|datapath|wayselector_mux|f[117]~353_combout ))) # (\cache_inst|datapath|writelogic|comb~19_combout  & (((\cpu_inst|datapath|MDR|data [5])))) ) ) # ( !\pmem_rdata[117]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[117]~353_combout  & (!\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~19_combout  & (((\cpu_inst|datapath|MDR|data [5])))) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[117]~353_combout ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~19_combout ),
	.datad(!\cpu_inst|datapath|MDR|data [5]),
	.datae(gnd),
	.dataf(!\pmem_rdata[117]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux2~0 .lut_mask = 64'h404F404F707F707F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[116]~348 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[116]~348_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [239] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a116  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [239] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a116  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [240] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [239] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a116  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [240]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [240]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [239]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a116 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[116]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[116]~348 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[116]~348 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[116]~348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y20_N21
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[239] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [239]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[239] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[239] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N16
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[240]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[240]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[240]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[240]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[240]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[240]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y20_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[240] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[240]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [240]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[240] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[240] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[116]~349 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[116]~349_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a116  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [240] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [239]) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a116  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [240]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [239]) ) ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a116  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [239] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [240]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a116  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [239] & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [240]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [239]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [240]),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a116 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[116]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[116]~349 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[116]~349 .lut_mask = 64'h5500554155FF557D;
defparam \cache_inst|datapath|wayselector_mux|f[116]~349 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N2
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[116]~350 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[116]~350_combout  = ( \cache_inst|datapath|wayselector_mux|f[116]~348_combout  & ( \cache_inst|datapath|wayselector_mux|f[116]~349_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[116]~348_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[116]~349_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[116]~348_combout  & ( !\cache_inst|datapath|wayselector_mux|f[116]~349_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[116]~348_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[116]~349_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[116]~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[116]~350 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[116]~350 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[116]~350 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N34
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux3~0_combout  = ( \pmem_rdata[116]~input_o  & ( \cache_inst|datapath|wayselector_mux|f[116]~350_combout  & ( (!\cache_inst|datapath|writelogic|comb~19_combout ) # 
// (\cpu_inst|datapath|MDR|data [4]) ) ) ) # ( !\pmem_rdata[116]~input_o  & ( \cache_inst|datapath|wayselector_mux|f[116]~350_combout  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  & ((!\cache_inst|control|state.fetch_cline~q ))) # 
// (\cache_inst|datapath|writelogic|comb~19_combout  & (\cpu_inst|datapath|MDR|data [4])) ) ) ) # ( \pmem_rdata[116]~input_o  & ( !\cache_inst|datapath|wayselector_mux|f[116]~350_combout  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  & 
// ((\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~19_combout  & (\cpu_inst|datapath|MDR|data [4])) ) ) ) # ( !\pmem_rdata[116]~input_o  & ( !\cache_inst|datapath|wayselector_mux|f[116]~350_combout  & ( 
// (\cache_inst|datapath|writelogic|comb~19_combout  & \cpu_inst|datapath|MDR|data [4]) ) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~19_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|MDR|data [4]),
	.datad(!\cache_inst|control|state.fetch_cline~q ),
	.datae(!\pmem_rdata[116]~input_o ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[116]~350_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux3~0 .lut_mask = 64'h050505AFAF05AFAF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y17_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[237] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [237]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[237] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[237] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[115]~345 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[115]~345_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [237] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [238]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & \cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a115 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [237] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [238] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a115  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [237] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [238]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a115 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [237] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [238] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a115  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [238]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a115 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [237]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[115]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[115]~345 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[115]~345 .lut_mask = 64'h0045BAFF0054ABFF;
defparam \cache_inst|datapath|wayselector_mux|f[115]~345 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N16
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[238]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[238]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[238]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[238]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[238]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[238]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y17_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[238] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[238]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [238]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[238] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[238] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y17_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[237] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [237]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[237] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[237] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[115]~346 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[115]~346_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a115  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [238] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [237]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a115  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [238] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [237]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a115  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [237] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [238]) # ((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a115  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [237] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [238]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [238]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [237]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a115 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[115]~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[115]~346 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[115]~346 .lut_mask = 64'h00DC00CD23FF32FF;
defparam \cache_inst|datapath|wayselector_mux|f[115]~346 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[115]~347 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[115]~347_combout  = ( \cache_inst|datapath|hit0~1_combout  & ( \cache_inst|control|pmemaddr_sel[1]~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[115]~346_combout  ) ) ) # ( 
// !\cache_inst|datapath|hit0~1_combout  & ( \cache_inst|control|pmemaddr_sel[1]~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[115]~346_combout  ) ) ) # ( \cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|control|pmemaddr_sel[1]~0_combout  & ( 
// (!\cache_inst|datapath|hit0~0_combout  & (\cache_inst|datapath|wayselector_mux|f[115]~345_combout )) # (\cache_inst|datapath|hit0~0_combout  & ((!\cache_inst|datapath|Equal0~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[115]~346_combout ))) # 
// (\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|wayselector_mux|f[115]~345_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|control|pmemaddr_sel[1]~0_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[115]~345_combout  ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[115]~345_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[115]~346_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|hit0~1_combout ),
	.dataf(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[115]~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[115]~347 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[115]~347 .lut_mask = 64'h333327330F0F0F0F;
defparam \cache_inst|datapath|wayselector_mux|f[115]~347 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N2
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux4~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[115]~347_combout  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  & (((!\cache_inst|control|state.fetch_cline~q ) # 
// (\pmem_rdata[115]~input_o )))) # (\cache_inst|datapath|writelogic|comb~19_combout  & (\cpu_inst|datapath|MDR|data [3])) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[115]~347_combout  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  & 
// (((\cache_inst|control|state.fetch_cline~q  & \pmem_rdata[115]~input_o )))) # (\cache_inst|datapath|writelogic|comb~19_combout  & (\cpu_inst|datapath|MDR|data [3])) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~19_combout ),
	.datab(!\cpu_inst|datapath|MDR|data [3]),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\pmem_rdata[115]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[115]~347_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux4~0 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y21_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[235] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [235]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[235] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[235] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y21_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[114]~342 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[114]~342_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [235] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [236]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & \cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a114 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [235] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [236] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a114  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [235] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [236]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a114 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [235] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [236] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a114  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [236]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a114 ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [235]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[114]~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[114]~342 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[114]~342 .lut_mask = 64'h0203DFCF0302CFDF;
defparam \cache_inst|datapath|wayselector_mux|f[114]~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y21_N34
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[236]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[236]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[236]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[236]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[236]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[236]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y21_N35
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[236] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[236]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [236]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[236] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[236] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y21_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[235] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [235]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[235] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[235] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y21_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[114]~343 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[114]~343_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [235] & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [236]) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a114 )) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [235] & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [236] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a114  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [235] & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [236]) # 
// (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a114 ) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [235] & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [236] & 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a114 ) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [236]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a114 ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [235]),
	.dataf(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[114]~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[114]~343 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[114]~343 .lut_mask = 64'h0033CCFF0012EDFF;
defparam \cache_inst|datapath|wayselector_mux|f[114]~343 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y21_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[114]~344 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[114]~344_combout  = ( \cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|Equal0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[114]~342_combout )) 
// # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[114]~343_combout ))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|Equal0~0_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[114]~342_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[114]~343_combout ))) ) ) ) # ( 
// \cache_inst|datapath|hit0~0_combout  & ( !\cache_inst|datapath|Equal0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|wayselector_mux|f[114]~342_combout )) # 
// (\cache_inst|datapath|hit0~1_combout  & ((\cache_inst|datapath|wayselector_mux|f[114]~343_combout ))))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((\cache_inst|datapath|wayselector_mux|f[114]~343_combout )))) ) ) ) # ( 
// !\cache_inst|datapath|hit0~0_combout  & ( !\cache_inst|datapath|Equal0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[114]~342_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[114]~343_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[114]~342_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[114]~343_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|hit0~0_combout ),
	.dataf(!\cache_inst|datapath|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[114]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[114]~344 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[114]~344 .lut_mask = 64'h4747470F47474747;
defparam \cache_inst|datapath|wayselector_mux|f[114]~344 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y51_N94
stratixiii_io_ibuf \pmem_rdata[114]~input (
	.i(pmem_rdata[114]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[114]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[114]~input .bus_hold = "false";
defparam \pmem_rdata[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N38
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux5~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[114]~344_combout  & ( \pmem_rdata[114]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~19_combout ) # 
// (\cpu_inst|datapath|MDR|data [2]) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[114]~344_combout  & ( \pmem_rdata[114]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  & ((\cache_inst|control|state.fetch_cline~q ))) # 
// (\cache_inst|datapath|writelogic|comb~19_combout  & (\cpu_inst|datapath|MDR|data [2])) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[114]~344_combout  & ( !\pmem_rdata[114]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  & 
// ((!\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~19_combout  & (\cpu_inst|datapath|MDR|data [2])) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[114]~344_combout  & ( !\pmem_rdata[114]~input_o  & ( 
// (\cpu_inst|datapath|MDR|data [2] & \cache_inst|datapath|writelogic|comb~19_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [2]),
	.datab(gnd),
	.datac(!\cache_inst|datapath|writelogic|comb~19_combout ),
	.datad(!\cache_inst|control|state.fetch_cline~q ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[114]~344_combout ),
	.dataf(!\pmem_rdata[114]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux5~0 .lut_mask = 64'h0505F50505F5F5F5;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y16_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[233] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [233]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[233] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[233] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[113]~340 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[113]~340_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [233] & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [234]) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a113 )) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [233] & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [234] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a113  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [233] & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [234]) # 
// (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a113 ) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [233] & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [234] & 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a113 ) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [234]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a113 ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [233]),
	.dataf(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[113]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[113]~340 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[113]~340 .lut_mask = 64'h000FF0FF0006F9FF;
defparam \cache_inst|datapath|wayselector_mux|f[113]~340 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y16_N14
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[234]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[234]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[234]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[234]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[234]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[234]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y16_N15
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[234] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[234]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [234]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[234] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[234] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N10
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[233]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[233]~feeder_combout  = ( \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[233]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[233]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[233]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[233]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N11
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[233] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[233]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [233]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[233] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[233] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X1_Y16_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[113]~339 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[113]~339_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a113  & ( ((\cache_inst|datapath|way1|data|data_rtl_0_bypass [234] & 
// ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way1|data|data_rtl_0_bypass [233]) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a113  & ( ((\cache_inst|datapath|way1|data|data_rtl_0_bypass [234] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [233]) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a113  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [233] & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [234]) # ((\cache_inst|datapath|way1|data|data~0_combout  & \cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a113  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [233] & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [234]) # ((\cache_inst|datapath|way1|data|data~0_combout  & 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [234]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [233]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a113 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[113]~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[113]~339 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[113]~339 .lut_mask = 64'h00DC00CD23FF32FF;
defparam \cache_inst|datapath|wayselector_mux|f[113]~339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[113]~341 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[113]~341_combout  = ( \cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|Equal0~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[113]~340_combout )) # (\cache_inst|datapath|Equal0~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[113]~339_combout ))))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (((\cache_inst|datapath|wayselector_mux|f[113]~340_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[113]~339_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[113]~340_combout )) ) ) ) # ( \cache_inst|datapath|hit0~0_combout  & ( 
// !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[113]~339_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[113]~340_combout )) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[113]~339_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[113]~340_combout )) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[113]~340_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[113]~339_combout ),
	.datae(!\cache_inst|datapath|hit0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[113]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[113]~341 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[113]~341 .lut_mask = 64'h05AF05AF05AF0D2F;
defparam \cache_inst|datapath|wayselector_mux|f[113]~341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N28
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux6~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  & ((\pmem_rdata[113]~input_o ))) # 
// (\cache_inst|datapath|writelogic|comb~19_combout  & (\cpu_inst|datapath|MDR|data [1])) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  & ((\cache_inst|datapath|wayselector_mux|f[113]~341_combout ))) 
// # (\cache_inst|datapath|writelogic|comb~19_combout  & (\cpu_inst|datapath|MDR|data [1])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [1]),
	.datab(!\cache_inst|datapath|writelogic|comb~19_combout ),
	.datac(!\pmem_rdata[113]~input_o ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[113]~341_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|control|state.fetch_cline~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux6~0 .lut_mask = 64'h11DD11DD1D1D1D1D;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y16_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[112]~336 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[112]~336_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [231] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a112  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [231] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a112  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [232] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [231] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a112  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [232]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [232]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [231]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a112 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[112]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[112]~336 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[112]~336 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[112]~336 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y16_N8
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[232]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[232]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[232]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[232]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[232]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[232]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y16_N9
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[232] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[232]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [232]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[232] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[232] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N29
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[231] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [231]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[231] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[231] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y16_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[112]~337 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[112]~337_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [231] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [232]) # 
// (((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a112 )) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [231] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [232]) # (((\cache_inst|datapath|way0|data|data~0_combout  & !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])) # 
// (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a112 )) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [231] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [232] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a112  & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [231] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [232] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a112  & ((!\cache_inst|datapath|way0|data|data~0_combout ) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [232]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a112 ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [231]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[112]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[112]~337 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[112]~337 .lut_mask = 64'h04050504BFAFAFBF;
defparam \cache_inst|datapath|wayselector_mux|f[112]~337 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y16_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[112]~338 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[112]~338_combout  = ( \cache_inst|datapath|wayselector_mux|f[112]~336_combout  & ( \cache_inst|datapath|wayselector_mux|f[112]~337_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[112]~336_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[112]~337_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[112]~336_combout  & ( !\cache_inst|datapath|wayselector_mux|f[112]~337_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[112]~336_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[112]~337_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[112]~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[112]~338 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[112]~338 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[112]~338 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X5_Y51_N94
stratixiii_io_ibuf \pmem_rdata[112]~input (
	.i(pmem_rdata[112]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[112]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[112]~input .bus_hold = "false";
defparam \pmem_rdata[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N32
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux7~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  & ((\pmem_rdata[112]~input_o ))) # 
// (\cache_inst|datapath|writelogic|comb~19_combout  & (\cpu_inst|datapath|MDR|data [0])) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~19_combout  & (\cache_inst|datapath|wayselector_mux|f[112]~338_combout )) # 
// (\cache_inst|datapath|writelogic|comb~19_combout  & ((\cpu_inst|datapath|MDR|data [0]))) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[112]~338_combout ),
	.datab(!\cache_inst|datapath|writelogic|comb~19_combout ),
	.datac(!\cpu_inst|datapath|MDR|data [0]),
	.datad(!\pmem_rdata[112]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|control|state.fetch_cline~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux7~0 .lut_mask = 64'h4747474703CF03CF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[7].writelogic_lowbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y20_N18
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[111]~333 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[111]~333_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [229] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a111  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [229] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a111  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [230] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [229] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a111  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [230]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [230]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [229]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a111 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[111]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[111]~333 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[111]~333 .lut_mask = 64'h0000FF0900F6FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[111]~333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N14
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[229]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[229]~feeder_combout  = ( \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[229]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[229]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[229]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[229]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[229] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[229]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [229]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[229] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[229] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N4
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[230]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[230]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[230]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[230]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[230]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[230]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N5
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[230] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[230]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [230]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[230] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[230] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[111]~334 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[111]~334_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a111  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [230] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [229]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a111  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [230] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [229]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a111  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [229] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [230]) # ((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a111  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [229] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [230]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [229]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [230]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a111 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[111]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[111]~334 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[111]~334 .lut_mask = 64'h0F040F010FBF0FEF;
defparam \cache_inst|datapath|wayselector_mux|f[111]~334 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y20_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[111]~335 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[111]~335_combout  = ( \cache_inst|datapath|wayselector_mux|f[111]~333_combout  & ( \cache_inst|datapath|wayselector_mux|f[111]~334_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[111]~333_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[111]~334_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[111]~333_combout  & ( !\cache_inst|datapath|wayselector_mux|f[111]~334_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout 
// ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[111]~333_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[111]~334_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[111]~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[111]~335 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[111]~335 .lut_mask = 64'h0000FB0004FFFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[111]~335 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y51_N63
stratixiii_io_ibuf \pmem_rdata[111]~input (
	.i(pmem_rdata[111]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[111]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[111]~input .bus_hold = "false";
defparam \pmem_rdata[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N2
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux0~0_combout  = ( \cache_inst|datapath|writelogic|comb~18_combout  & ( \cpu_inst|datapath|MDR|data [15] ) ) # ( !\cache_inst|datapath|writelogic|comb~18_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[111]~335_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[111]~input_o ))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [15]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[111]~335_combout ),
	.datad(!\pmem_rdata[111]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux0~0 .lut_mask = 64'h0A5F0A5F33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[110]~330 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[110]~330_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [227] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a110  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [227] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a110  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [228] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [227] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a110  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [228]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [228]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [227]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a110 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[110]~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[110]~330 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[110]~330 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[110]~330 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N26
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[228]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[228]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[228]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[228]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[228]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[228]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y15_N27
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[228] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[228]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [228]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[228] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[228] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y14_N31
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[227] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [227]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[227] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[227] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N18
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[110]~331 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[110]~331_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a110  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [227] ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a110  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [227] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [228]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a110  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [227] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [228] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [228]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a110 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [227]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[110]~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[110]~331 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[110]~331 .lut_mask = 64'h00003132CECDFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[110]~331 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y15_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[110]~332 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[110]~332_combout  = ( \cache_inst|datapath|wayselector_mux|f[110]~331_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (((!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~1_combout )) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout )) # (\cache_inst|datapath|wayselector_mux|f[110]~330_combout ) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[110]~331_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[110]~330_combout  & (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[110]~331_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[110]~330_combout ) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[110]~331_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (\cache_inst|datapath|wayselector_mux|f[110]~330_combout  & !\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[110]~330_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[110]~331_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[110]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[110]~332 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[110]~332 .lut_mask = 64'h44447777440477F7;
defparam \cache_inst|datapath|wayselector_mux|f[110]~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N30
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux1~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[110]~332_combout  & ( (!\cache_inst|datapath|writelogic|comb~18_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[110]~input_o )))) # (\cache_inst|datapath|writelogic|comb~18_combout  & (((\cpu_inst|datapath|MDR|data [14])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[110]~332_combout  & ( (!\cache_inst|datapath|writelogic|comb~18_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[110]~input_o )))) # (\cache_inst|datapath|writelogic|comb~18_combout  & (((\cpu_inst|datapath|MDR|data [14])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [14]),
	.datac(!\pmem_rdata[110]~input_o ),
	.datad(!\cache_inst|datapath|writelogic|comb~18_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[110]~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux1~0 .lut_mask = 64'h05330533AF33AF33;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y17_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[223] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [223]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[223] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[223] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[108]~324 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[108]~324_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [223] & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [224]) # 
// ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a108 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [223] & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [224] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a108  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [223] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [224]) # 
// (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a108 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [223] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [224] & 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a108 ) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [224]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a108 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [223]),
	.dataf(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[108]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[108]~324 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[108]~324 .lut_mask = 64'h0033CCFF0012EDFF;
defparam \cache_inst|datapath|wayselector_mux|f[108]~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N4
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[224]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[224]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[224]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[224]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[224]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[224]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y17_N5
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[224] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[224]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [224]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[224] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[224] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y17_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[223] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [223]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[223] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[223] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N2
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[108]~325 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[108]~325_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a108  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [224] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]) # (!\cache_inst|datapath|way0|data|data~0_combout )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [223]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a108  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [224] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [223]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a108  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [223] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [224]) # ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & \cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a108  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [223] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [224]) # ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [224]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [223]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a108 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[108]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[108]~325 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[108]~325 .lut_mask = 64'h0A0E0A0B5F1F5F4F;
defparam \cache_inst|datapath|wayselector_mux|f[108]~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[108]~326 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[108]~326_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[108]~324_combout )) 
// # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[108]~325_combout ))) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout  & (\cache_inst|datapath|wayselector_mux|f[108]~324_combout )) # (\cache_inst|datapath|hit0~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[108]~325_combout 
// ))))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((\cache_inst|datapath|wayselector_mux|f[108]~325_combout )))) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[108]~324_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[108]~325_combout ))) ) ) ) # ( 
// !\cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[108]~324_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[108]~325_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[108]~324_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[108]~325_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[108]~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[108]~326 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[108]~326 .lut_mask = 64'h44774477407F4477;
defparam \cache_inst|datapath|wayselector_mux|f[108]~326 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N24
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux3~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( \cpu_inst|datapath|MDR|data [12] & ( (\pmem_rdata[108]~input_o ) # (\cache_inst|datapath|writelogic|comb~18_combout 
// ) ) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( \cpu_inst|datapath|MDR|data [12] & ( (\cache_inst|datapath|wayselector_mux|f[108]~326_combout ) # (\cache_inst|datapath|writelogic|comb~18_combout ) ) ) ) # ( 
// \cache_inst|control|state.fetch_cline~q  & ( !\cpu_inst|datapath|MDR|data [12] & ( (!\cache_inst|datapath|writelogic|comb~18_combout  & \pmem_rdata[108]~input_o ) ) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( !\cpu_inst|datapath|MDR|data [12] & 
// ( (!\cache_inst|datapath|writelogic|comb~18_combout  & \cache_inst|datapath|wayselector_mux|f[108]~326_combout ) ) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~18_combout ),
	.datab(!\pmem_rdata[108]~input_o ),
	.datac(gnd),
	.datad(!\cache_inst|datapath|wayselector_mux|f[108]~326_combout ),
	.datae(!\cache_inst|control|state.fetch_cline~q ),
	.dataf(!\cpu_inst|datapath|MDR|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux3~0 .lut_mask = 64'h00AA222255FF7777;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[107]~321 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[107]~321_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [221] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a107  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [221] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a107  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [222] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [221] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a107  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [222]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [222]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [221]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a107 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[107]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[107]~321 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[107]~321 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[107]~321 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y14_N35
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[221] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [221]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[221] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[221] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y17_N38
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[222]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[222]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[222]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[222]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[222]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[222]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[222] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[222]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [222]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[222] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[222] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[107]~322 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[107]~322_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [222] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// (((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a107 )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ((!\cache_inst|datapath|way0|data|data~0_combout  & 
// ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a107 ))) # (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [221])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & 
// ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [222] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ((!\cache_inst|datapath|way0|data|data~0_combout  & ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a107 ))) # 
// (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [221])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & (((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a107 )))) ) ) ) # 
// ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [222] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [221] ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [222] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [221] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [221]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a107 ),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [222]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[107]~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[107]~322 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[107]~322 .lut_mask = 64'h555555550F470F1D;
defparam \cache_inst|datapath|wayselector_mux|f[107]~322 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[107]~323 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[107]~323_combout  = ( \cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|datapath|Equal0~0_combout  & (((\cache_inst|datapath|wayselector_mux|f[107]~322_combout )))) # 
// (\cache_inst|datapath|Equal0~0_combout  & ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[107]~321_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[107]~322_combout ))))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[107]~321_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[107]~322_combout ))) ) ) ) # ( \cache_inst|datapath|hit0~0_combout  & ( 
// !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[107]~321_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[107]~322_combout ))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[107]~321_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[107]~322_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[107]~321_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[107]~322_combout ),
	.datae(!\cache_inst|datapath|hit0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[107]~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[107]~323 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[107]~323 .lut_mask = 64'h0C3F0C3F0C3F04BF;
defparam \cache_inst|datapath|wayselector_mux|f[107]~323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N14
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux4~0_combout  = ( \cache_inst|datapath|writelogic|comb~18_combout  & ( \cpu_inst|datapath|MDR|data [11] ) ) # ( !\cache_inst|datapath|writelogic|comb~18_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[107]~323_combout ))) # (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[107]~input_o )) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [11]),
	.datac(!\pmem_rdata[107]~input_o ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[107]~323_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux4~0 .lut_mask = 64'h05AF05AF33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[106]~318 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[106]~318_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [219] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a106  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [219] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a106  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [220] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [219] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a106  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [220]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [220]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [219]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a106 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[106]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[106]~318 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[106]~318 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[106]~318 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N30
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[220]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[220]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[220]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[220]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[220]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[220]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y19_N31
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[220] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[220]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [220]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[220] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[220] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y17_N13
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[219] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [219]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[219] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[219] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[106]~319 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[106]~319_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [219] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a106  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [219] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a106  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [220] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [219] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a106  & ( 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [220]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [220]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [219]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a106 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[106]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[106]~319 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[106]~319 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[106]~319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[106]~320 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[106]~320_combout  = ( \cache_inst|datapath|wayselector_mux|f[106]~318_combout  & ( \cache_inst|datapath|wayselector_mux|f[106]~319_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[106]~318_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[106]~319_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[106]~318_combout  & ( !\cache_inst|datapath|wayselector_mux|f[106]~319_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[106]~318_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[106]~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[106]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[106]~320 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[106]~320 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[106]~320 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N26
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux5~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[106]~320_combout  & ( \cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~18_combout  & 
// ((\pmem_rdata[106]~input_o ))) # (\cache_inst|datapath|writelogic|comb~18_combout  & (\cpu_inst|datapath|MDR|data [10])) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[106]~320_combout  & ( \cache_inst|control|state.fetch_cline~q  & ( 
// (!\cache_inst|datapath|writelogic|comb~18_combout  & ((\pmem_rdata[106]~input_o ))) # (\cache_inst|datapath|writelogic|comb~18_combout  & (\cpu_inst|datapath|MDR|data [10])) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[106]~320_combout  & ( 
// !\cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~18_combout ) # (\cpu_inst|datapath|MDR|data [10]) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[106]~320_combout  & ( !\cache_inst|control|state.fetch_cline~q  & ( 
// (\cpu_inst|datapath|MDR|data [10] & \cache_inst|datapath|writelogic|comb~18_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [10]),
	.datab(!\cache_inst|datapath|writelogic|comb~18_combout ),
	.datac(!\pmem_rdata[106]~input_o ),
	.datad(gnd),
	.datae(!\cache_inst|datapath|wayselector_mux|f[106]~320_combout ),
	.dataf(!\cache_inst|control|state.fetch_cline~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux5~0 .lut_mask = 64'h1111DDDD1D1D1D1D;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[105]~316 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[105]~316_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [217] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a105  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [217] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a105  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [218] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [217] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a105  & ( 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [218]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [218]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [217]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a105 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[105]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[105]~316 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[105]~316 .lut_mask = 64'h0000FF4100BEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[105]~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N20
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[218]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[218]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[218]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[218]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[218]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[218]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[218] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[218]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [218]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[218] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[218] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y15_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[217] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [217]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[217] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[217] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[105]~315 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[105]~315_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [217] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a105  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [217] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a105  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [218] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [217] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a105  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [218]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [218]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [217]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a105 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[105]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[105]~315 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[105]~315 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[105]~315 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[105]~317 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[105]~317_combout  = ( \cache_inst|datapath|wayselector_mux|f[105]~315_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) # (\cache_inst|datapath|wayselector_mux|f[105]~316_combout ) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[105]~315_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[105]~316_combout  & (((!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[105]~315_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[105]~316_combout ) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[105]~315_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[105]~316_combout ) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[105]~316_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[105]~315_combout ),
	.dataf(!\cache_inst|datapath|hit0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[105]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[105]~317 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[105]~317 .lut_mask = 64'h1111BBBB1131BB3B;
defparam \cache_inst|datapath|wayselector_mux|f[105]~317 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N12
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux6~0_combout  = ( \cache_inst|datapath|writelogic|comb~18_combout  & ( \cache_inst|datapath|wayselector_mux|f[105]~317_combout  & ( \cpu_inst|datapath|MDR|data [9] ) ) ) # ( 
// !\cache_inst|datapath|writelogic|comb~18_combout  & ( \cache_inst|datapath|wayselector_mux|f[105]~317_combout  & ( (!\cache_inst|control|state.fetch_cline~q ) # (\pmem_rdata[105]~input_o ) ) ) ) # ( \cache_inst|datapath|writelogic|comb~18_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[105]~317_combout  & ( \cpu_inst|datapath|MDR|data [9] ) ) ) # ( !\cache_inst|datapath|writelogic|comb~18_combout  & ( !\cache_inst|datapath|wayselector_mux|f[105]~317_combout  & ( (\pmem_rdata[105]~input_o  & 
// \cache_inst|control|state.fetch_cline~q ) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [9]),
	.datab(!\pmem_rdata[105]~input_o ),
	.datac(gnd),
	.datad(!\cache_inst|control|state.fetch_cline~q ),
	.datae(!\cache_inst|datapath|writelogic|comb~18_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[105]~317_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux6~0 .lut_mask = 64'h00335555FF335555;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[103]~309 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[103]~309_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [213] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a103  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [213] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a103  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [214] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [213] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a103  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [214]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [214]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [213]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a103 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[103]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[103]~309 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[103]~309 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[103]~309 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[213] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [213]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[213] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[213] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N20
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[214]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[214]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[214]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[214]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[214]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[214]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N21
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[214] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[214]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [214]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[214] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[214] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[103]~310 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[103]~310_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a103  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [214] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [213]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a103  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [214] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [213]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a103  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [213] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [214]) # ((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a103  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [213] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [214]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [213]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [214]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a103 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[103]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[103]~310 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[103]~310 .lut_mask = 64'h313030313B3F3F3B;
defparam \cache_inst|datapath|wayselector_mux|f[103]~310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[103]~311 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[103]~311_combout  = ( \cache_inst|datapath|wayselector_mux|f[103]~309_combout  & ( \cache_inst|datapath|wayselector_mux|f[103]~310_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[103]~309_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[103]~310_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|hit0~0_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[103]~309_combout  & ( !\cache_inst|datapath|wayselector_mux|f[103]~310_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout 
// ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[103]~309_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[103]~310_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[103]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[103]~311 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[103]~311 .lut_mask = 64'h0000C8CC3733FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[103]~311 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N1
stratixiii_io_ibuf \pmem_rdata[103]~input (
	.i(pmem_rdata[103]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[103]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[103]~input .bus_hold = "false";
defparam \pmem_rdata[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N6
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux0~0_combout  = ( \cache_inst|datapath|writelogic|comb~17_combout  & ( \cpu_inst|datapath|MDR|data [7] ) ) # ( !\cache_inst|datapath|writelogic|comb~17_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[103]~311_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[103]~input_o ))) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [7]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[103]~311_combout ),
	.datad(!\pmem_rdata[103]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux0~0 .lut_mask = 64'h0C3F0C3F55555555;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y20_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[102]~306 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[102]~306_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [211] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a102  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [211] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a102  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [212] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [211] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a102  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [212]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [212]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [211]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a102 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[102]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[102]~306 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[102]~306 .lut_mask = 64'h0000FF0900F6FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[102]~306 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y20_N35
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[211] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [211]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[211] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[211] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y20_N12
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[212]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[212]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[212]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[212]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[212]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[212]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y20_N13
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[212] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[212]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [212]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[212] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[212] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y20_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[102]~307 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[102]~307_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a102  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [212] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [211]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a102  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [212] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [211]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a102  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [211] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [212]) # ((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a102  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [211] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [212]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [211]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [212]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a102 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[102]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[102]~307 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[102]~307 .lut_mask = 64'h313030313B3F3F3B;
defparam \cache_inst|datapath|wayselector_mux|f[102]~307 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y20_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[102]~308 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[102]~308_combout  = ( \cache_inst|datapath|wayselector_mux|f[102]~306_combout  & ( \cache_inst|datapath|wayselector_mux|f[102]~307_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[102]~306_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[102]~307_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[102]~306_combout  & ( !\cache_inst|datapath|wayselector_mux|f[102]~307_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout 
// ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[102]~306_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[102]~307_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[102]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[102]~308 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[102]~308 .lut_mask = 64'h0000F0B00F4FFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[102]~308 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X7_Y51_N63
stratixiii_io_ibuf \pmem_rdata[102]~input (
	.i(pmem_rdata[102]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[102]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[102]~input .bus_hold = "false";
defparam \pmem_rdata[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y18_N30
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux1~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~17_combout  & ((\pmem_rdata[102]~input_o ))) # 
// (\cache_inst|datapath|writelogic|comb~17_combout  & (\cpu_inst|datapath|MDR|data [6])) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~17_combout  & ((\cache_inst|datapath|wayselector_mux|f[102]~308_combout ))) 
// # (\cache_inst|datapath|writelogic|comb~17_combout  & (\cpu_inst|datapath|MDR|data [6])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [6]),
	.datab(!\cache_inst|datapath|wayselector_mux|f[102]~308_combout ),
	.datac(!\cache_inst|datapath|writelogic|comb~17_combout ),
	.datad(!\pmem_rdata[102]~input_o ),
	.datae(!\cache_inst|control|state.fetch_cline~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux1~0 .lut_mask = 64'h353505F5353505F5;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[101]~303 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[101]~303_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [209] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a101  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [209] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a101  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [210] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [209] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a101  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [210]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [210]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [209]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a101 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[101]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[101]~303 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[101]~303 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[101]~303 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N27
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[209] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [209]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[209] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[209] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N12
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[210]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[210]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[210]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[210]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[210]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[210]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N13
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[210] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[210]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [210]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[210] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[210] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[101]~304 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[101]~304_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [210] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & 
// (((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a101 )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ((!\cache_inst|datapath|way0|data|data~0_combout  & 
// ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a101 ))) # (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [209])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [210] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [209] ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [210] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ((!\cache_inst|datapath|way0|data|data~0_combout  & ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a101 ))) # (\cache_inst|datapath|way0|data|data~0_combout  & 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [209])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & (((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a101 )))) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [210] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [209] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [209]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a101 ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [210]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[101]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[101]~304 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[101]~304 .lut_mask = 64'h333302F7333301FB;
defparam \cache_inst|datapath|wayselector_mux|f[101]~304 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[101]~305 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[101]~305_combout  = ( \cache_inst|datapath|wayselector_mux|f[101]~303_combout  & ( \cache_inst|datapath|wayselector_mux|f[101]~304_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[101]~303_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[101]~304_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[101]~303_combout  & ( !\cache_inst|datapath|wayselector_mux|f[101]~304_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout 
// ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[101]~303_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[101]~304_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[101]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[101]~305 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[101]~305 .lut_mask = 64'h0000CC8C3373FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[101]~305 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N38
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux2~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[101]~305_combout  & ( \cpu_inst|datapath|MDR|data [5] & ( ((!\cache_inst|control|state.fetch_cline~q ) # 
// (\cache_inst|datapath|writelogic|comb~17_combout )) # (\pmem_rdata[101]~input_o ) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[101]~305_combout  & ( \cpu_inst|datapath|MDR|data [5] & ( ((\pmem_rdata[101]~input_o  & 
// \cache_inst|control|state.fetch_cline~q )) # (\cache_inst|datapath|writelogic|comb~17_combout ) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[101]~305_combout  & ( !\cpu_inst|datapath|MDR|data [5] & ( (!\cache_inst|datapath|writelogic|comb~17_combout  
// & ((!\cache_inst|control|state.fetch_cline~q ) # (\pmem_rdata[101]~input_o ))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[101]~305_combout  & ( !\cpu_inst|datapath|MDR|data [5] & ( (\pmem_rdata[101]~input_o  & 
// (!\cache_inst|datapath|writelogic|comb~17_combout  & \cache_inst|control|state.fetch_cline~q )) ) ) )

	.dataa(!\pmem_rdata[101]~input_o ),
	.datab(gnd),
	.datac(!\cache_inst|datapath|writelogic|comb~17_combout ),
	.datad(!\cache_inst|control|state.fetch_cline~q ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[101]~305_combout ),
	.dataf(!\cpu_inst|datapath|MDR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux2~0 .lut_mask = 64'h0050F0500F5FFF5F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[207] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [207]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[207] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[207] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[100]~300 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[100]~300_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [207] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [208]) # 
// (((\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a100 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [207] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [208] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a100  & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]) # 
// (!\cache_inst|datapath|way1|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [207] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [208]) # 
// (((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a100 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [207] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [208] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a100  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [208]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a100 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [207]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[100]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[100]~300 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[100]~300 .lut_mask = 64'h000DF2FF000EF1FF;
defparam \cache_inst|datapath|wayselector_mux|f[100]~300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N6
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[208]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[208]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[208]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[208]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[208]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[208]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[208] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[208]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [208]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[208] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[208] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y18_N29
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[207] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [207]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[207] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[207] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[100]~301 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[100]~301_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [207] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a100  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [207] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a100  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [208] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [207] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a100  & ( 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [208]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [208]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [207]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a100 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[100]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[100]~301 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[100]~301 .lut_mask = 64'h0000FF4100BEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[100]~301 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[100]~302 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[100]~302_combout  = ( \cache_inst|datapath|wayselector_mux|f[100]~300_combout  & ( \cache_inst|datapath|wayselector_mux|f[100]~301_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[100]~300_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[100]~301_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[100]~300_combout  & ( !\cache_inst|datapath|wayselector_mux|f[100]~301_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout 
// ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[100]~300_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[100]~301_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[100]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[100]~302 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[100]~302 .lut_mask = 64'h0000C8CC3733FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[100]~302 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N18
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux3~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[100]~302_combout  & ( (!\cache_inst|datapath|writelogic|comb~17_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[100]~input_o )))) # (\cache_inst|datapath|writelogic|comb~17_combout  & (((\cpu_inst|datapath|MDR|data [4])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[100]~302_combout  & ( (!\cache_inst|datapath|writelogic|comb~17_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[100]~input_o ))) # (\cache_inst|datapath|writelogic|comb~17_combout  & (((\cpu_inst|datapath|MDR|data [4])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cache_inst|datapath|writelogic|comb~17_combout ),
	.datac(!\pmem_rdata[100]~input_o ),
	.datad(!\cpu_inst|datapath|MDR|data [4]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[100]~302_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux3~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y17_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[205] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [205]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[205] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[205] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[99]~297 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[99]~297_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [205] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [206]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & \cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout )) ) ) ) # ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [205] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [206] & 
// (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [205] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [206]) # (((\cache_inst|datapath|way1|data|data~0_combout  & 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [205] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [206] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout  & ((!\cache_inst|datapath|way1|data|data~0_combout ) 
// # (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [206]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [205]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[99]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[99]~297 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[99]~297 .lut_mask = 64'h1011BFBB1110BBBF;
defparam \cache_inst|datapath|wayselector_mux|f[99]~297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N22
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[206]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[206]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[206]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[206]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[206]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[206]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y17_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[206] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[206]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [206]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[206] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[206] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y17_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[205] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [205]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[205] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[205] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[99]~298 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[99]~298_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [205] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [206]) # 
// (((\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & \cache_inst|datapath|way0|data|data~0_combout )) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout )) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [205] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [206]) # (((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// \cache_inst|datapath|way0|data|data~0_combout )) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout )) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [205] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [206] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout  & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]) # 
// (!\cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [205] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [206] & 
// (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout  & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [206]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [205]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[99]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[99]~298 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[99]~298 .lut_mask = 64'h00310032CEFFCDFF;
defparam \cache_inst|datapath|wayselector_mux|f[99]~298 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[99]~299 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[99]~299_combout  = ( \cache_inst|datapath|wayselector_mux|f[99]~297_combout  & ( \cache_inst|datapath|wayselector_mux|f[99]~298_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[99]~297_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[99]~298_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[99]~297_combout  & ( !\cache_inst|datapath|wayselector_mux|f[99]~298_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[99]~297_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[99]~298_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[99]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[99]~299 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[99]~299 .lut_mask = 64'h0000C8CC3733FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[99]~299 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N36
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux4~0_combout  = ( \cache_inst|datapath|writelogic|comb~17_combout  & ( \cpu_inst|datapath|MDR|data [3] ) ) # ( !\cache_inst|datapath|writelogic|comb~17_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[99]~299_combout ))) # (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[99]~input_o )) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [3]),
	.datac(!\pmem_rdata[99]~input_o ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[99]~299_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux4~0 .lut_mask = 64'h05AF05AF33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[109]~327 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[109]~327_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [225] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a109  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [225] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a109  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [226] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [225] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a109  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [226]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [226]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [225]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a109 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[109]~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[109]~327 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[109]~327 .lut_mask = 64'h0000FF0900F6FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[109]~327 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y12_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[225] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [225]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[225] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[225] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N22
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[226]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[226]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[226]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[226]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[226]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[226]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y12_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[226] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[226]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [226]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[226] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[226] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[109]~328 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[109]~328_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a109  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [226] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [225]) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a109  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [226]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [225]) ) ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a109  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [225] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [226]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a109  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [225] & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [226]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [225]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [226]),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a109 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[109]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[109]~328 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[109]~328 .lut_mask = 64'h5500554155FF557D;
defparam \cache_inst|datapath|wayselector_mux|f[109]~328 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[109]~329 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[109]~329_combout  = ( \cache_inst|datapath|wayselector_mux|f[109]~327_combout  & ( \cache_inst|datapath|wayselector_mux|f[109]~328_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[109]~327_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[109]~328_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[109]~327_combout  & ( !\cache_inst|datapath|wayselector_mux|f[109]~328_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[109]~327_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[109]~328_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[109]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[109]~329 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[109]~329 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[109]~329 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N2
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[194]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[194]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[194]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[194]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[194]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[194]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y15_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[194] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[194]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [194]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[194] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[194] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
stratixiii_io_ibuf \pmem_rdata[93]~input (
	.i(pmem_rdata[93]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[93]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[93]~input .bus_hold = "false";
defparam \pmem_rdata[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N18
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~16 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~16_combout  = ( !\cpu_inst|datapath|MAR|data [2] & ( (\cache_inst|datapath|writelogic|comb~13_combout  & \cpu_inst|datapath|MAR|data [1]) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~13_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~16 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~16 .lut_mask = 64'h1111111100000000;
defparam \cache_inst|datapath|writelogic|comb~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N14
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux2~0_combout  = ( \cache_inst|datapath|writelogic|comb~16_combout  & ( \cpu_inst|datapath|MDR|data [13] ) ) # ( !\cache_inst|datapath|writelogic|comb~16_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[93]~281_combout ))) # (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[93]~input_o )) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [13]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\pmem_rdata[93]~input_o ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[93]~281_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux2~0 .lut_mask = 64'h03CF03CF55555555;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y15_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[193] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [193]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[193] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[193] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N63
stratixiii_io_ibuf \pmem_rdata[71]~input (
	.i(pmem_rdata[71]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[71]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[71]~input .bus_hold = "false";
defparam \pmem_rdata[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X12_Y14_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[150]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[150]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[150]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[150]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[150]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[150]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[150] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[150]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [150]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[150] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[150] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y28_N12
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[152]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[152]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[152]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[152]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[152]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[152]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y28_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[152] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[152]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [152]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[152] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[152] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y28_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[151] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [151]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[151] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[151] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[154]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[154]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[154]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[154]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[154]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[154]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y14_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[154] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[154]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [154]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[154] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[154] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y14_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[153] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [153]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[153] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[153] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
stratixiii_io_ibuf \pmem_rdata[75]~input (
	.i(pmem_rdata[75]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[75]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[75]~input .bus_hold = "false";
defparam \pmem_rdata[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X12_Y15_N36
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[158]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[158]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[158]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[158]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[158]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[158]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[158] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[158]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [158]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[158] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[158] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N32
stratixiii_io_ibuf \pmem_rdata[76]~input (
	.i(pmem_rdata[76]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[76]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[76]~input .bus_hold = "false";
defparam \pmem_rdata[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N36
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[160]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[160]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[160]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[160]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[160]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[160]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[160] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[160]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [160]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[160] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[160] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y15_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[159] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [159]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[159] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[159] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N94
stratixiii_io_ibuf \pmem_rdata[77]~input (
	.i(pmem_rdata[77]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[77]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[77]~input .bus_hold = "false";
defparam \pmem_rdata[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N12
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[162]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[162]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[162]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[162]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[162]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[162]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y12_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[162] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[162]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [162]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[162] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[162] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y12_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[161] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [161]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[161] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[161] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y51_N63
stratixiii_io_ibuf \pmem_rdata[78]~input (
	.i(pmem_rdata[78]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[78]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[78]~input .bus_hold = "false";
defparam \pmem_rdata[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N10
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[164]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[164]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[164]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[164]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[164]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[164]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N11
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[164] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[164]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [164]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[164] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[164] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y15_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[163] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [163]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[163] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[163] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y19_N12
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[166]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[166]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[166]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[166]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[166]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[166]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y19_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[166] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[166]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [166]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[166] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[166] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y19_N15
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[165] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [165]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[165] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[165] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N28
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~4 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~4_combout  = (!\cpu_inst|datapath|MAR|data [2] & (\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [0]) # (!\cpu_inst|control|state.stb2~q ))))

	.dataa(!\cpu_inst|datapath|MAR|data [0]),
	.datab(!\cpu_inst|datapath|MAR|data [2]),
	.datac(!\cpu_inst|datapath|MAR|data [1]),
	.datad(!\cpu_inst|control|state.stb2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~4 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~4 .lut_mask = 64'h0C080C080C080C08;
defparam \cache_inst|datapath|writelogic|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N8
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~15 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~15_combout  = ( \cpu_inst|datapath|MAR|data [3] & ( (!\cache_inst|control|state.fetch_cline~q  & \cache_inst|datapath|writelogic|comb~4_combout ) ) )

	.dataa(gnd),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~15 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~15 .lut_mask = 64'h000000000C0C0C0C;
defparam \cache_inst|datapath|writelogic|comb~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[167] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [167]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[167] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[167] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y20_N6
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[168]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[168]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[168]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[168]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[168]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[168]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[168] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[168]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [168]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[168] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[168] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N94
stratixiii_io_ibuf \pmem_rdata[81]~input (
	.i(pmem_rdata[81]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[81]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[81]~input .bus_hold = "false";
defparam \pmem_rdata[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N32
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[170]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[170]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[170]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[170]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[170]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[170]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N33
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[170] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[170]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [170]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[170] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[170] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[169] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [169]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[169] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[169] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N16
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[172]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[172]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[172]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[172]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[172]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[172]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y17_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[172] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[172]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [172]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[172] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[172] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y17_N15
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[171] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [171]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[171] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[171] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N32
stratixiii_io_ibuf \pmem_rdata[83]~input (
	.i(pmem_rdata[83]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[83]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[83]~input .bus_hold = "false";
defparam \pmem_rdata[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N6
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[174]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[174]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[174]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[174]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[174]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[174]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y17_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[174] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[174]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [174]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[174] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[174] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y17_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[173] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [173]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[173] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[173] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N63
stratixiii_io_ibuf \pmem_rdata[84]~input (
	.i(pmem_rdata[84]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[84]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[84]~input .bus_hold = "false";
defparam \pmem_rdata[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N32
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[176]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[176]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[176]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[176]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[176]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[176]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y16_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[176] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[176]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [176]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[176] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[176] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[175] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [175]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[175] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[175] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N0
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[178]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[178]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[178]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[178]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[178]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[178]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y22_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[178] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[178]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [178]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[178] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[178] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y22_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[177] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [177]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[177] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[177] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y51_N94
stratixiii_io_ibuf \pmem_rdata[86]~input (
	.i(pmem_rdata[86]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[86]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[86]~input .bus_hold = "false";
defparam \pmem_rdata[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N16
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[180]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[180]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[180]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[180]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[180]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[180]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[180] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[180]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [180]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[180] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[180] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y20_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[179] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [179]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[179] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[179] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y16_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[182]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[182]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[182]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[182]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[182]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[182]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[182] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[182]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [182]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[182] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[182] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y51_N32
stratixiii_io_ibuf \pmem_rdata[88]~input (
	.i(pmem_rdata[88]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[88]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[88]~input .bus_hold = "false";
defparam \pmem_rdata[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N34
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[184]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[184]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[184]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[184]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[184]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[184]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N35
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[184] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[184]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [184]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[184] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[184] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N5
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[183] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [183]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[183] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[183] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N94
stratixiii_io_ibuf \pmem_rdata[89]~input (
	.i(pmem_rdata[89]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[89]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[89]~input .bus_hold = "false";
defparam \pmem_rdata[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N8
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[186]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[186]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[186]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[186]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[186]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[186]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N9
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[186] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[186]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [186]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[186] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[186] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y20_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[185] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [185]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[185] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[185] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y51_N1
stratixiii_io_ibuf \pmem_rdata[90]~input (
	.i(pmem_rdata[90]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[90]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[90]~input .bus_hold = "false";
defparam \pmem_rdata[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y19_N22
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[188]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[188]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[188]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[188]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[188]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[188]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y19_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[188] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[188]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [188]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[188] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[188] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y20_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[187] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [187]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[187] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[187] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y15_N20
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[192]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[192]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[192]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[192]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[192]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[192]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y15_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[192] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[192]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [192]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[192] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[192] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y15_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[191] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [191]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[191] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[191] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N30
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[196]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[196]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[196]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[196]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[196]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[196]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y14_N31
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[196] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[196]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [196]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[196] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[196] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[195] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [195]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[195] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[195] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N63
stratixiii_io_ibuf \pmem_rdata[95]~input (
	.i(pmem_rdata[95]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[95]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[95]~input .bus_hold = "false";
defparam \pmem_rdata[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N8
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux0~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[95]~287_combout  & ( \cpu_inst|datapath|MDR|data [15] & ( (!\cache_inst|control|state.fetch_cline~q ) # 
// ((\cache_inst|datapath|writelogic|comb~16_combout ) # (\pmem_rdata[95]~input_o )) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[95]~287_combout  & ( \cpu_inst|datapath|MDR|data [15] & ( ((\cache_inst|control|state.fetch_cline~q  & 
// \pmem_rdata[95]~input_o )) # (\cache_inst|datapath|writelogic|comb~16_combout ) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[95]~287_combout  & ( !\cpu_inst|datapath|MDR|data [15] & ( (!\cache_inst|datapath|writelogic|comb~16_combout  & 
// ((!\cache_inst|control|state.fetch_cline~q ) # (\pmem_rdata[95]~input_o ))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[95]~287_combout  & ( !\cpu_inst|datapath|MDR|data [15] & ( (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[95]~input_o  
// & !\cache_inst|datapath|writelogic|comb~16_combout )) ) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\pmem_rdata[95]~input_o ),
	.datac(!\cache_inst|datapath|writelogic|comb~16_combout ),
	.datad(gnd),
	.datae(!\cache_inst|datapath|wayselector_mux|f[95]~287_combout ),
	.dataf(!\cpu_inst|datapath|MDR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux0~0 .lut_mask = 64'h1010B0B01F1FBFBF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N32
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[200]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[200]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[200]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[200]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[200]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[200]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y17_N33
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[200] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[200]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [200]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[200] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[200] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[199] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [199]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[199] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[199] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N94
stratixiii_io_ibuf \pmem_rdata[97]~input (
	.i(pmem_rdata[97]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[97]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[97]~input .bus_hold = "false";
defparam \pmem_rdata[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X10_Y14_N22
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux6~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( \pmem_rdata[97]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~17_combout ) # (\cpu_inst|datapath|MDR|data [1]) 
// ) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( \pmem_rdata[97]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~17_combout  & (\cache_inst|datapath|wayselector_mux|f[97]~293_combout )) # (\cache_inst|datapath|writelogic|comb~17_combout  & 
// ((\cpu_inst|datapath|MDR|data [1]))) ) ) ) # ( \cache_inst|control|state.fetch_cline~q  & ( !\pmem_rdata[97]~input_o  & ( (\cpu_inst|datapath|MDR|data [1] & \cache_inst|datapath|writelogic|comb~17_combout ) ) ) ) # ( 
// !\cache_inst|control|state.fetch_cline~q  & ( !\pmem_rdata[97]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~17_combout  & (\cache_inst|datapath|wayselector_mux|f[97]~293_combout )) # (\cache_inst|datapath|writelogic|comb~17_combout  & 
// ((\cpu_inst|datapath|MDR|data [1]))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[97]~293_combout ),
	.datab(!\cpu_inst|datapath|MDR|data [1]),
	.datac(!\cache_inst|datapath|writelogic|comb~17_combout ),
	.datad(gnd),
	.datae(!\cache_inst|control|state.fetch_cline~q ),
	.dataf(!\pmem_rdata[97]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux6~0 .lut_mask = 64'h535303035353F3F3;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y51_N94
stratixiii_io_ibuf \pmem_rdata[98]~input (
	.i(pmem_rdata[98]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[98]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[98]~input .bus_hold = "false";
defparam \pmem_rdata[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y18_N24
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[204]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[204]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[204]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[204]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[204]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[204]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y18_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[204] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[204]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [204]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[204] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[204] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y18_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[203] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [203]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[203] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[203] .power_up = "low";
// synopsys translate_on

// Location: M9K_X9_Y18_N0
stratixiii_ram_block \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 (
	.portawe(!\cache_inst|control|load_TD0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\cpu_inst|control|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux0~0_combout }),
	.portaaddr({\cpu_inst|datapath|MAR|data [6],\cpu_inst|datapath|MAR|data [5],\cpu_inst|datapath|MAR|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu_inst|datapath|marmux|Mux9~0_combout ,\cpu_inst|datapath|marmux|Mux10~0_combout ,\cpu_inst|datapath|marmux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena2";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena2";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .clock_duty_cycle_dependence = "on";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .init_file = "db/mp2.ram0_array_533d4e44.hdl.mif";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "cache:cache_inst|cache_datapath:datapath|way:way0|array:data|altsyncram:data_rtl_0|altsyncram_57o1:auto_generated|ALTSYNCRAM";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 3;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 36;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 63;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 7;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 8;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 128;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 3;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 36;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 63;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 7;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 8;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 128;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: MLABCELL_X4_Y18_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[98]~295 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[98]~295_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [203] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a98  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [203] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a98  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [204] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [203] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a98  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [204]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [204]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [203]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a98 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[98]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[98]~295 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[98]~295 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[98]~295 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N0
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[204]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[204]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[204]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[204]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[204]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[204]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[204] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[204]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [204]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[204] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[204] .power_up = "low";
// synopsys translate_on

// Location: M9K_X9_Y17_N0
stratixiii_ram_block \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\cache_inst|control|load_TD1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\cpu_inst|control|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux0~0_combout }),
	.portaaddr({\cpu_inst|datapath|MAR|data [6],\cpu_inst|datapath|MAR|data [5],\cpu_inst|datapath|MAR|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu_inst|datapath|marmux|Mux9~0_combout ,\cpu_inst|datapath|marmux|Mux10~0_combout ,\cpu_inst|datapath|marmux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena2";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena2";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .clock_duty_cycle_dependence = "on";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .init_file = "db/mp2.ram0_array_533d4e44.hdl.mif";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0|altsyncram_57o1:auto_generated|ALTSYNCRAM";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 3;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 36;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 63;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 7;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 8;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 128;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 3;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 36;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 63;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 7;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 8;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 128;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X5_Y21_N3
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[203] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [203]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[203] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[203] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N2
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[98]~294 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[98]~294_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [203] & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [204]) # 
// ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a98 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [203] & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [204] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a98  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [203] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [204]) # 
// (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a98 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [203] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [204] & 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a98 ) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [204]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a98 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [203]),
	.dataf(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[98]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[98]~294 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[98]~294 .lut_mask = 64'h0033CCFF0012EDFF;
defparam \cache_inst|datapath|wayselector_mux|f[98]~294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[98]~296 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[98]~296_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[98]~294_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # 
// (\cache_inst|datapath|wayselector_mux|f[98]~295_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[98]~294_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )))) # (\cache_inst|datapath|wayselector_mux|f[98]~295_combout ) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[98]~294_combout  
// & ( (\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[98]~295_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[98]~294_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[98]~295_combout  & (((\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[98]~295_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[98]~294_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[98]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[98]~296 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[98]~296 .lut_mask = 64'h03070303CF8FCFCF;
defparam \cache_inst|datapath|wayselector_mux|f[98]~296 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y18_N16
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux5~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[98]~296_combout  & ( (!\cache_inst|datapath|writelogic|comb~17_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[98]~input_o )))) # (\cache_inst|datapath|writelogic|comb~17_combout  & (((\cpu_inst|datapath|MDR|data [2])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[98]~296_combout  & ( (!\cache_inst|datapath|writelogic|comb~17_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[98]~input_o )))) # (\cache_inst|datapath|writelogic|comb~17_combout  & (((\cpu_inst|datapath|MDR|data [2])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cache_inst|datapath|writelogic|comb~17_combout ),
	.datac(!\cpu_inst|datapath|MDR|data [2]),
	.datad(!\pmem_rdata[98]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[98]~296_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux5~0 .lut_mask = 64'h034703478BCF8BCF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y16_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[96]~288 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[96]~288_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [199] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a96  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [199] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a96  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [200] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [199] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a96  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [200]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [200]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [199]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a96 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[96]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[96]~288 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[96]~288 .lut_mask = 64'h0000FF4100BEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[96]~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N18
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[200]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[200]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[200]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[200]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[200]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[200]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N19
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[200] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[200]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [200]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[200] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[200] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N35
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[199] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [199]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[199] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[199] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y16_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[96]~289 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[96]~289_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [199] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a96  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [199] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a96  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [200] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [199] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a96  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [200]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [200]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [199]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a96 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[96]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[96]~289 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[96]~289 .lut_mask = 64'h0000F0F90F06FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[96]~289 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y16_N18
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[96]~290 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[96]~290_combout  = ( \cache_inst|datapath|wayselector_mux|f[96]~288_combout  & ( \cache_inst|datapath|wayselector_mux|f[96]~289_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[96]~288_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[96]~289_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[96]~288_combout  & ( !\cache_inst|datapath|wayselector_mux|f[96]~289_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[96]~288_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[96]~289_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[96]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[96]~290 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[96]~290 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[96]~290 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N63
stratixiii_io_ibuf \pmem_rdata[96]~input (
	.i(pmem_rdata[96]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[96]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[96]~input .bus_hold = "false";
defparam \pmem_rdata[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N12
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux7~0_combout  = ( \pmem_rdata[96]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~17_combout  & (((\cache_inst|datapath|wayselector_mux|f[96]~290_combout ) # 
// (\cache_inst|control|state.fetch_cline~q )))) # (\cache_inst|datapath|writelogic|comb~17_combout  & (\cpu_inst|datapath|MDR|data [0])) ) ) # ( !\pmem_rdata[96]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~17_combout  & 
// (((!\cache_inst|control|state.fetch_cline~q  & \cache_inst|datapath|wayselector_mux|f[96]~290_combout )))) # (\cache_inst|datapath|writelogic|comb~17_combout  & (\cpu_inst|datapath|MDR|data [0])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [0]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~17_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[96]~290_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[96]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux7~0 .lut_mask = 64'h05C505C535F535F5;
defparam \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[94]~282 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[94]~282_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [195] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a94  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [195] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a94  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [196] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [195] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a94  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [196]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [196]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [195]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a94 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[94]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[94]~282 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[94]~282 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[94]~282 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y14_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[195] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [195]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[195] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[195] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N28
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[196]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[196]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[196]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[196]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[196]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[196]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y14_N29
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[196] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[196]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [196]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[196] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[196] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[94]~283 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[94]~283_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a94  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [196] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [195]) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a94  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [196]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [195]) ) ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a94  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [195] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [196]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a94  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [195] & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [196]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [195]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [196]),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a94 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[94]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[94]~283 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[94]~283 .lut_mask = 64'h3300332133FF337B;
defparam \cache_inst|datapath|wayselector_mux|f[94]~283 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[94]~284 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[94]~284_combout  = ( \cache_inst|datapath|wayselector_mux|f[94]~282_combout  & ( \cache_inst|datapath|wayselector_mux|f[94]~283_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[94]~282_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[94]~283_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[94]~282_combout  & ( !\cache_inst|datapath|wayselector_mux|f[94]~283_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[94]~282_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[94]~283_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[94]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[94]~284 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[94]~284 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[94]~284 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N32
stratixiii_io_ibuf \pmem_rdata[94]~input (
	.i(pmem_rdata[94]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[94]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[94]~input .bus_hold = "false";
defparam \pmem_rdata[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N38
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux1~0_combout  = ( \cache_inst|datapath|writelogic|comb~16_combout  & ( \cpu_inst|datapath|MDR|data [14] ) ) # ( !\cache_inst|datapath|writelogic|comb~16_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[94]~284_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[94]~input_o ))) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [14]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[94]~284_combout ),
	.datad(!\pmem_rdata[94]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux1~0 .lut_mask = 64'h0C3F0C3F55555555;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y15_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[92]~276 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[92]~276_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [191] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a92  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [191] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a92  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [192] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [191] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a92  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [192]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [192]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [191]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a92 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[92]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[92]~276 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[92]~276 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[92]~276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y15_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[191] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [191]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[191] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[191] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y15_N22
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[192]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[192]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[192]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[192]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[192]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[192]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y15_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[192] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[192]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [192]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[192] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[192] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y15_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[92]~277 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[92]~277_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [192] & 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [191])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [192] & ((!\cache_inst|datapath|way0|data|data~0_combout  & ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a92 ))) # 
// (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [191])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [192] & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [191])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [192] & ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a92 ))) ) 
// ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [192] & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [191])) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [192] & ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a92 ))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [5] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [192] & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [191])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [192] & ((!\cache_inst|datapath|way0|data|data~0_combout  & 
// ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a92 ))) # (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [191])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [191]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [192]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a92 ),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[92]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[92]~277 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[92]~277 .lut_mask = 64'h4755474747474755;
defparam \cache_inst|datapath|wayselector_mux|f[92]~277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y15_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[92]~278 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[92]~278_combout  = ( \cache_inst|datapath|wayselector_mux|f[92]~276_combout  & ( \cache_inst|datapath|wayselector_mux|f[92]~277_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[92]~276_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[92]~277_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[92]~276_combout  & ( !\cache_inst|datapath|wayselector_mux|f[92]~277_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[92]~276_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[92]~277_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[92]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[92]~278 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[92]~278 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[92]~278 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N94
stratixiii_io_ibuf \pmem_rdata[92]~input (
	.i(pmem_rdata[92]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[92]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[92]~input .bus_hold = "false";
defparam \pmem_rdata[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N18
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux3~0_combout  = ( \cache_inst|datapath|writelogic|comb~16_combout  & ( \cpu_inst|datapath|MDR|data [12] ) ) # ( !\cache_inst|datapath|writelogic|comb~16_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[92]~278_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[92]~input_o ))) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[92]~278_combout ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cpu_inst|datapath|MDR|data [12]),
	.datad(!\pmem_rdata[92]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux3~0 .lut_mask = 64'h447744770F0F0F0F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[189] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [189]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[189] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[189] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[190]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[190]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[190]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[190]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[190]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[190]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[190] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[190]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [190]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[190] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[190] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y15_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[91]~273 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[91]~273_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [189] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [190] & ( ((\cache_inst|datapath|way1|data|data~0_combout  & 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a91 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [189] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [190] & ( (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a91  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [189] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [190] ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a91 ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [189]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [190]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[91]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[91]~273 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[91]~273 .lut_mask = 64'h0000FFFF0B0E4F1F;
defparam \cache_inst|datapath|wayselector_mux|f[91]~273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[189] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [189]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[189] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[189] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y15_N8
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[190]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[190]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[190]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[190]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[190]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[190]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[190] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[190]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [190]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[190] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[190] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y15_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[91]~274 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[91]~274_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a91  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [190] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [189]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a91  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [190] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [189]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a91  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [189] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [190]) # ((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a91  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [189] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [190]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [189]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [190]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a91 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[91]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[91]~274 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[91]~274 .lut_mask = 64'h515050515D5F5F5D;
defparam \cache_inst|datapath|wayselector_mux|f[91]~274 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y15_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[91]~275 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[91]~275_combout  = ( \cache_inst|datapath|wayselector_mux|f[91]~273_combout  & ( \cache_inst|datapath|wayselector_mux|f[91]~274_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[91]~273_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[91]~274_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[91]~273_combout  & ( !\cache_inst|datapath|wayselector_mux|f[91]~274_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|hit0~1_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[91]~273_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[91]~274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[91]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[91]~275 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[91]~275 .lut_mask = 64'h0000AA8A5575FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[91]~275 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N94
stratixiii_io_ibuf \pmem_rdata[91]~input (
	.i(pmem_rdata[91]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[91]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[91]~input .bus_hold = "false";
defparam \pmem_rdata[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N18
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux4~0_combout  = ( \pmem_rdata[91]~input_o  & ( \cache_inst|datapath|writelogic|comb~16_combout  & ( \cpu_inst|datapath|MDR|data [11] ) ) ) # ( !\pmem_rdata[91]~input_o  & ( 
// \cache_inst|datapath|writelogic|comb~16_combout  & ( \cpu_inst|datapath|MDR|data [11] ) ) ) # ( \pmem_rdata[91]~input_o  & ( !\cache_inst|datapath|writelogic|comb~16_combout  & ( (\cache_inst|datapath|wayselector_mux|f[91]~275_combout ) # 
// (\cache_inst|control|state.fetch_cline~q ) ) ) ) # ( !\pmem_rdata[91]~input_o  & ( !\cache_inst|datapath|writelogic|comb~16_combout  & ( (!\cache_inst|control|state.fetch_cline~q  & \cache_inst|datapath|wayselector_mux|f[91]~275_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [11]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(gnd),
	.datad(!\cache_inst|datapath|wayselector_mux|f[91]~275_combout ),
	.datae(!\pmem_rdata[91]~input_o ),
	.dataf(!\cache_inst|datapath|writelogic|comb~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux4~0 .lut_mask = 64'h00CC33FF55555555;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y20_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[90]~270 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[90]~270_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [187] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a90  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [187] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a90  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [188] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [187] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a90  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [188]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [188]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [187]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a90 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[90]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[90]~270 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[90]~270 .lut_mask = 64'h0000F0F90F06FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[90]~270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y22_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[187] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [187]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[187] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[187] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y14_N34
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[188]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[188]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[188]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[188]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[188]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[188]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y14_N35
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[188] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[188]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [188]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[188] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[188] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y20_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[90]~271 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[90]~271_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [188] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a90  & ( (!\cache_inst|datapath|way0|data|data~0_combout ) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [187])) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [188] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a90  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [187] ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [188] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a90  & ( (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [187] & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [188] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a90  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [187] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [187]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [188]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a90 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[90]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[90]~271 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[90]~271 .lut_mask = 64'h00FF002100FFDEFF;
defparam \cache_inst|datapath|wayselector_mux|f[90]~271 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y19_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[90]~272 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[90]~272_combout  = ( \cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[90]~271_combout  & ( (((!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~1_combout )) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout )) # (\cache_inst|datapath|wayselector_mux|f[90]~270_combout ) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[90]~271_combout  & ( 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[90]~270_combout ) ) ) ) # ( \cache_inst|datapath|hit0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[90]~271_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[90]~270_combout  & (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[90]~271_combout  & ( (\cache_inst|datapath|wayselector_mux|f[90]~270_combout  & !\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[90]~270_combout ),
	.datac(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|hit0~0_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[90]~271_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[90]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[90]~272 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[90]~272 .lut_mask = 64'h303030103F3F3FBF;
defparam \cache_inst|datapath|wayselector_mux|f[90]~272 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y22_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux5~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[90]~272_combout  & ( \cache_inst|datapath|writelogic|comb~16_combout  & ( \cpu_inst|datapath|MDR|data [10] ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[90]~272_combout  & ( \cache_inst|datapath|writelogic|comb~16_combout  & ( \cpu_inst|datapath|MDR|data [10] ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[90]~272_combout  & ( 
// !\cache_inst|datapath|writelogic|comb~16_combout  & ( (!\cache_inst|control|state.fetch_cline~q ) # (\pmem_rdata[90]~input_o ) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[90]~272_combout  & ( !\cache_inst|datapath|writelogic|comb~16_combout  & ( 
// (\pmem_rdata[90]~input_o  & \cache_inst|control|state.fetch_cline~q ) ) ) )

	.dataa(!\pmem_rdata[90]~input_o ),
	.datab(gnd),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\cpu_inst|datapath|MDR|data [10]),
	.datae(!\cache_inst|datapath|wayselector_mux|f[90]~272_combout ),
	.dataf(!\cache_inst|datapath|writelogic|comb~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux5~0 .lut_mask = 64'h0505F5F500FF00FF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y20_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[89]~268 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[89]~268_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [185] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a89  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [185] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a89  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [186] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [185] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a89  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [186]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [186]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [185]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a89 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[89]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[89]~268 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[89]~268 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[89]~268 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N16
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[186]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[186]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[186]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[186]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[186]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[186]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[186] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[186]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [186]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[186] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[186] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[185] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [185]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[185] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[185] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[89]~267 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[89]~267_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [185] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a89  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [185] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a89  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [186] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [185] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a89  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [186]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [186]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [185]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a89 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[89]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[89]~267 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[89]~267 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[89]~267 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y11_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[89]~269 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[89]~269_combout  = ( \cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|datapath|Equal0~0_combout  & (((\cache_inst|datapath|wayselector_mux|f[89]~268_combout )))) # 
// (\cache_inst|datapath|Equal0~0_combout  & ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[89]~267_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[89]~268_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[89]~267_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[89]~268_combout )) ) ) ) # ( \cache_inst|datapath|hit0~1_combout  & ( 
// !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[89]~267_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[89]~268_combout )) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[89]~267_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[89]~268_combout )) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[89]~268_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[89]~267_combout ),
	.datae(!\cache_inst|datapath|hit0~1_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[89]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[89]~269 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[89]~269 .lut_mask = 64'h03CF03CF03CF0B4F;
defparam \cache_inst|datapath|wayselector_mux|f[89]~269 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux6~0_combout  = ( \cache_inst|datapath|writelogic|comb~16_combout  & ( \cpu_inst|datapath|MDR|data [9] ) ) # ( !\cache_inst|datapath|writelogic|comb~16_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[89]~269_combout ))) # (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[89]~input_o )) ) )

	.dataa(!\pmem_rdata[89]~input_o ),
	.datab(!\cpu_inst|datapath|MDR|data [9]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[89]~269_combout ),
	.datad(!\cache_inst|control|state.fetch_cline~q ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux6~0 .lut_mask = 64'h0F550F5533333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N4
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[88]~264 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[88]~264_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [183] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a88  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [183] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a88  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [184] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [183] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a88  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [184]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [184]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [183]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a88 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[88]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[88]~264 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[88]~264 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[88]~264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[183] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [183]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[183] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[183] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N32
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[184]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[184]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[184]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[184]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[184]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[184]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[184] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[184]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [184]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[184] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[184] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N2
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[88]~265 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[88]~265_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a88  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [184] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [183]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a88  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [184] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [183]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a88  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [183] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [184]) # ((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a88  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [183] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [184]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [183]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [184]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a88 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[88]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[88]~265 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[88]~265 .lut_mask = 64'h3310330133BF33FB;
defparam \cache_inst|datapath|wayselector_mux|f[88]~265 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[88]~266 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[88]~266_combout  = ( \cache_inst|datapath|wayselector_mux|f[88]~264_combout  & ( \cache_inst|datapath|wayselector_mux|f[88]~265_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[88]~264_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[88]~265_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[88]~264_combout  & ( !\cache_inst|datapath|wayselector_mux|f[88]~265_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[88]~264_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[88]~265_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[88]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[88]~266 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[88]~266 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[88]~266 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y15_N30
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux7~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[88]~266_combout  & ( (!\cache_inst|datapath|writelogic|comb~16_combout  & (((!\cache_inst|control|state.fetch_cline~q ) # 
// (\pmem_rdata[88]~input_o )))) # (\cache_inst|datapath|writelogic|comb~16_combout  & (\cpu_inst|datapath|MDR|data [8])) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[88]~266_combout  & ( (!\cache_inst|datapath|writelogic|comb~16_combout  & 
// (((\cache_inst|control|state.fetch_cline~q  & \pmem_rdata[88]~input_o )))) # (\cache_inst|datapath|writelogic|comb~16_combout  & (\cpu_inst|datapath|MDR|data [8])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [8]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~16_combout ),
	.datad(!\pmem_rdata[88]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[88]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux7~0 .lut_mask = 64'h05350535C5F5C5F5;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[181] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [181]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[181] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[181] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y16_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[87]~261 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[87]~261_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [181] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [182]) # 
// (((\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a87 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [181] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [182] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a87  & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]) # 
// (!\cache_inst|datapath|way1|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [181] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [182]) # 
// (((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a87 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [181] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [182] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a87  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [182]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a87 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [181]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[87]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[87]~261 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[87]~261 .lut_mask = 64'h0051AEFF0054ABFF;
defparam \cache_inst|datapath|wayselector_mux|f[87]~261 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y16_N26
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[182]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[182]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[182]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[182]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[182]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[182]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[182] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[182]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [182]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[182] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[182] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[181] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [181]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[181] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[181] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y16_N2
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[87]~262 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[87]~262_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [181] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [182]) # 
// (((\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way0|data|data~0_combout )) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a87 )) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [181] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [182]) # (((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way0|data|data~0_combout )) # 
// (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a87 )) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [181] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [182] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a87  & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]) # (!\cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [5] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [181] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [182] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a87  & ((!\cache_inst|datapath|way0|data|data~0_combout ) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [182]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a87 ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [181]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[87]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[87]~262 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[87]~262 .lut_mask = 64'h00310032CEFFCDFF;
defparam \cache_inst|datapath|wayselector_mux|f[87]~262 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y16_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[87]~263 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[87]~263_combout  = ( \cache_inst|datapath|wayselector_mux|f[87]~261_combout  & ( \cache_inst|datapath|wayselector_mux|f[87]~262_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[87]~261_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[87]~262_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[87]~261_combout  & ( !\cache_inst|datapath|wayselector_mux|f[87]~262_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[87]~261_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[87]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[87]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[87]~263 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[87]~263 .lut_mask = 64'h0000CC8C3373FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[87]~263 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
stratixiii_io_ibuf \pmem_rdata[87]~input (
	.i(pmem_rdata[87]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[87]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[87]~input .bus_hold = "false";
defparam \pmem_rdata[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X12_Y16_N30
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux0~0_combout  = ( \pmem_rdata[87]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~15_combout  & (((\cache_inst|datapath|wayselector_mux|f[87]~263_combout )) # 
// (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~15_combout  & (((\cpu_inst|datapath|MDR|data [7])))) ) ) # ( !\pmem_rdata[87]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~15_combout  & 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[87]~263_combout )))) # (\cache_inst|datapath|writelogic|comb~15_combout  & (((\cpu_inst|datapath|MDR|data [7])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [7]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[87]~263_combout ),
	.datad(!\cache_inst|datapath|writelogic|comb~15_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[87]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux0~0 .lut_mask = 64'h0A330A335F335F33;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y20_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[86]~258 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[86]~258_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [179] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a86  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [179] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a86  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [180] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [179] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a86  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [180]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [180]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [179]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a86 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[86]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[86]~258 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[86]~258 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[86]~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y20_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[179] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [179]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[179] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[179] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N22
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[180]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[180]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[180]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[180]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[180]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[180]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[180] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[180]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [180]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[180] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[180] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y20_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[86]~259 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[86]~259_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a86  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [180] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [179]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a86  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [180] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [179]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a86  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [179] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [180]) # ((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a86  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [179] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [180]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [179]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [180]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a86 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[86]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[86]~259 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[86]~259 .lut_mask = 64'h3310330133BF33FB;
defparam \cache_inst|datapath|wayselector_mux|f[86]~259 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y20_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[86]~260 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[86]~260_combout  = ( \cache_inst|datapath|wayselector_mux|f[86]~258_combout  & ( \cache_inst|datapath|wayselector_mux|f[86]~259_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[86]~258_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[86]~259_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[86]~258_combout  & ( !\cache_inst|datapath|wayselector_mux|f[86]~259_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[86]~258_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[86]~259_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[86]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[86]~260 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[86]~260 .lut_mask = 64'h0000FB0004FFFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[86]~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N26
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux1~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[86]~260_combout  & ( (!\cache_inst|datapath|writelogic|comb~15_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[86]~input_o )))) # (\cache_inst|datapath|writelogic|comb~15_combout  & (((\cpu_inst|datapath|MDR|data [6])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[86]~260_combout  & ( (!\cache_inst|datapath|writelogic|comb~15_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[86]~input_o )))) # (\cache_inst|datapath|writelogic|comb~15_combout  & (((\cpu_inst|datapath|MDR|data [6])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [6]),
	.datac(!\cache_inst|datapath|writelogic|comb~15_combout ),
	.datad(!\pmem_rdata[86]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[86]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux1~0 .lut_mask = 64'h03530353A3F3A3F3;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[85]~255 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[85]~255_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [177] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a85  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [177] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a85  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [178] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [177] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a85  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [178]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [178]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [177]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a85 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[85]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[85]~255 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[85]~255 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[85]~255 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y22_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[177] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [177]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[177] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[177] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N24
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[178]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[178]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[178]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[178]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[178]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[178]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y22_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[178] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[178]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [178]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[178] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[178] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[85]~256 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[85]~256_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a85  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [178] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]) # (!\cache_inst|datapath|way0|data|data~0_combout )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [177]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a85  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [178] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [177]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a85  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [177] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [178]) # ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & \cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a85  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [177] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [178]) # ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [177]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [178]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a85 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[85]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[85]~256 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[85]~256 .lut_mask = 64'h4454444577577775;
defparam \cache_inst|datapath|wayselector_mux|f[85]~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[85]~257 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[85]~257_combout  = ( \cache_inst|datapath|wayselector_mux|f[85]~255_combout  & ( \cache_inst|datapath|wayselector_mux|f[85]~256_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[85]~255_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[85]~256_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[85]~255_combout  & ( !\cache_inst|datapath|wayselector_mux|f[85]~256_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[85]~255_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[85]~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[85]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[85]~257 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[85]~257 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[85]~257 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N63
stratixiii_io_ibuf \pmem_rdata[85]~input (
	.i(pmem_rdata[85]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[85]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[85]~input .bus_hold = "false";
defparam \pmem_rdata[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N2
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux2~0_combout  = ( \cache_inst|datapath|writelogic|comb~15_combout  & ( \cpu_inst|datapath|MDR|data [5] ) ) # ( !\cache_inst|datapath|writelogic|comb~15_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[85]~257_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[85]~input_o ))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[85]~257_combout ),
	.datac(!\pmem_rdata[85]~input_o ),
	.datad(!\cpu_inst|datapath|MDR|data [5]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux2~0 .lut_mask = 64'h2727272700FF00FF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y20_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[84]~253 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[84]~253_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a84  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [176] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [175]) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a84  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [175]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [176]) ) ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a84  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [175] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [176]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a84  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [176] & 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [175]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [176]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [175]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a84 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[84]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[84]~253 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[84]~253 .lut_mask = 64'h0A0A0E0B5F5F1F4F;
defparam \cache_inst|datapath|wayselector_mux|f[84]~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N36
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[176]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[176]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[176]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[176]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[176]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[176]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y18_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[176] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[176]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [176]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[176] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[176] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[175] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [175]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[175] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[175] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y20_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[84]~252 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[84]~252_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [175] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a84  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [175] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a84  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [176] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [175] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a84  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [176]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [176]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [175]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a84 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[84]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[84]~252 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[84]~252 .lut_mask = 64'h0000FF4100BEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[84]~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y20_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[84]~254 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[84]~254_combout  = ( \cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|datapath|Equal0~0_combout  & (((\cache_inst|datapath|wayselector_mux|f[84]~253_combout )))) # 
// (\cache_inst|datapath|Equal0~0_combout  & ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[84]~252_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[84]~253_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[84]~252_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[84]~253_combout )) ) ) ) # ( \cache_inst|datapath|hit0~0_combout  & ( 
// !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[84]~252_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[84]~253_combout )) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[84]~252_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[84]~253_combout )) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[84]~253_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[84]~252_combout ),
	.datae(!\cache_inst|datapath|hit0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[84]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[84]~254 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[84]~254 .lut_mask = 64'h03CF03CF03CF0B4F;
defparam \cache_inst|datapath|wayselector_mux|f[84]~254 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y20_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux3~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[84]~254_combout  & ( (!\cache_inst|datapath|writelogic|comb~15_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[84]~input_o )))) # (\cache_inst|datapath|writelogic|comb~15_combout  & (((\cpu_inst|datapath|MDR|data [4])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[84]~254_combout  & ( (!\cache_inst|datapath|writelogic|comb~15_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[84]~input_o )))) # (\cache_inst|datapath|writelogic|comb~15_combout  & (((\cpu_inst|datapath|MDR|data [4])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [4]),
	.datac(!\pmem_rdata[84]~input_o ),
	.datad(!\cache_inst|datapath|writelogic|comb~15_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[84]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux3~0 .lut_mask = 64'h05330533AF33AF33;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[83]~249 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[83]~249_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [173] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a83  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [173] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a83  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [174] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [173] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a83  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [174]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [174]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [173]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a83 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[83]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[83]~249 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[83]~249 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[83]~249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N4
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[174]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[174]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[174]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[174]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[174]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[174]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y17_N5
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[174] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[174]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [174]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[174] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[174] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y17_N29
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[173] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [173]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[173] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[173] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[83]~250 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[83]~250_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [173] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a83  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [173] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a83  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [174] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [173] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a83  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [174]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [174]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [173]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a83 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[83]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[83]~250 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[83]~250 .lut_mask = 64'h0000F0F90F06FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[83]~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[83]~251 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[83]~251_combout  = ( \cache_inst|datapath|wayselector_mux|f[83]~249_combout  & ( \cache_inst|datapath|wayselector_mux|f[83]~250_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[83]~249_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[83]~250_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[83]~249_combout  & ( !\cache_inst|datapath|wayselector_mux|f[83]~250_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[83]~249_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[83]~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[83]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[83]~251 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[83]~251 .lut_mask = 64'h0000CC8C3373FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[83]~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N38
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux4~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[83]~251_combout  & ( (!\cache_inst|datapath|writelogic|comb~15_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[83]~input_o )))) # (\cache_inst|datapath|writelogic|comb~15_combout  & (((\cpu_inst|datapath|MDR|data [3])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[83]~251_combout  & ( (!\cache_inst|datapath|writelogic|comb~15_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[83]~input_o )))) # (\cache_inst|datapath|writelogic|comb~15_combout  & (((\cpu_inst|datapath|MDR|data [3])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [3]),
	.datac(!\cache_inst|datapath|writelogic|comb~15_combout ),
	.datad(!\pmem_rdata[83]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[83]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux4~0 .lut_mask = 64'h03530353A3F3A3F3;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[82]~246 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[82]~246_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [171] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a82  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [171] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a82  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [172] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [171] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a82  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [172]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [172]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [171]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a82 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[82]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[82]~246 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[82]~246 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[82]~246 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y17_N6
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[172]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[172]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[172]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[172]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[172]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[172]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y17_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[172] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[172]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [172]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[172] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[172] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y17_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[171] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [171]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[171] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[171] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[82]~247 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[82]~247_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a82  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [172] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]) # (!\cache_inst|datapath|way0|data|data~0_combout )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [171]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a82  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [172] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [171]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a82  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [171] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [172]) # ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & \cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a82  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [171] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [172]) # ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [172]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [171]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a82 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[82]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[82]~247 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[82]~247 .lut_mask = 64'h00AE00AB51FF54FF;
defparam \cache_inst|datapath|wayselector_mux|f[82]~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[82]~248 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[82]~248_combout  = ( \cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[82]~247_combout  & ( (((!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~1_combout )) # 
// (\cache_inst|datapath|wayselector_mux|f[82]~246_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[82]~247_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[82]~246_combout ) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( \cache_inst|datapath|hit0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[82]~247_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[82]~246_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[82]~247_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[82]~246_combout ) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[82]~246_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|hit0~0_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[82]~247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[82]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[82]~248 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[82]~248 .lut_mask = 64'h0C0C0C043F3F3FBF;
defparam \cache_inst|datapath|wayselector_mux|f[82]~248 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N63
stratixiii_io_ibuf \pmem_rdata[82]~input (
	.i(pmem_rdata[82]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[82]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[82]~input .bus_hold = "false";
defparam \pmem_rdata[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y19_N20
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux5~0_combout  = ( \cache_inst|datapath|writelogic|comb~15_combout  & ( \cpu_inst|datapath|MDR|data [2] ) ) # ( !\cache_inst|datapath|writelogic|comb~15_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[82]~248_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[82]~input_o ))) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[82]~248_combout ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\pmem_rdata[82]~input_o ),
	.datad(!\cpu_inst|datapath|MDR|data [2]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux5~0 .lut_mask = 64'h4747474700FF00FF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[81]~243 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[81]~243_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [169] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a81  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [169] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a81  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [170] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [169] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a81  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [170]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [170]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [169]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a81 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[81]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[81]~243 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[81]~243 .lut_mask = 64'h0000AEAB5154FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[81]~243 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N30
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[170]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[170]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[170]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[170]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[170]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[170]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N31
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[170] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[170]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [170]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[170] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[170] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[169] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [169]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[169] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[169] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[81]~244 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[81]~244_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a81  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [169] ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a81  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [169] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [170]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a81  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [169] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [170] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [170]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a81 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [169]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[81]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[81]~244 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[81]~244 .lut_mask = 64'h00003312CCEDFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[81]~244 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[81]~245 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[81]~245_combout  = ( \cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|Equal0~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[81]~244_combout ))) # (\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|wayselector_mux|f[81]~243_combout )))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (((\cache_inst|datapath|wayselector_mux|f[81]~244_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[81]~243_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[81]~244_combout ))) ) ) ) # ( \cache_inst|datapath|hit0~1_combout  & ( 
// !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[81]~243_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[81]~244_combout ))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[81]~243_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[81]~244_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[81]~243_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[81]~244_combout ),
	.datae(!\cache_inst|datapath|hit0~1_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[81]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[81]~245 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[81]~245 .lut_mask = 64'h0A5F0A5F0A5F02DF;
defparam \cache_inst|datapath|wayselector_mux|f[81]~245 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N34
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux6~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[81]~245_combout  & ( (!\cache_inst|datapath|writelogic|comb~15_combout  & (((!\cache_inst|control|state.fetch_cline~q )) # 
// (\pmem_rdata[81]~input_o ))) # (\cache_inst|datapath|writelogic|comb~15_combout  & (((\cpu_inst|datapath|MDR|data [1])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[81]~245_combout  & ( (!\cache_inst|datapath|writelogic|comb~15_combout  & 
// (\pmem_rdata[81]~input_o  & (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~15_combout  & (((\cpu_inst|datapath|MDR|data [1])))) ) )

	.dataa(!\pmem_rdata[81]~input_o ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cpu_inst|datapath|MDR|data [1]),
	.datad(!\cache_inst|datapath|writelogic|comb~15_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[81]~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux6~0 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y20_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[80]~241 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[80]~241_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a80  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [168] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [167]) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a80  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [168]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [167]) ) ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a80  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [167] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [168]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a80  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [167] & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [168]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [167]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [168]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a80 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[80]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[80]~241 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[80]~241 .lut_mask = 64'h4444544577775775;
defparam \cache_inst|datapath|wayselector_mux|f[80]~241 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y25_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[168]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[168]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[168]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[168]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[168]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[168]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y25_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[168] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[168]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [168]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[168] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[168] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[167] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [167]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[167] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[167] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y20_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[80]~240 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[80]~240_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [167] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [168]) # 
// (((\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a80 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [167] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [168] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a80  & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]) # 
// (!\cache_inst|datapath|way1|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [167] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [168]) # 
// (((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a80 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [167] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [168] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a80  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [168]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a80 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [167]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[80]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[80]~240 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[80]~240 .lut_mask = 64'h0031CEFF0032CDFF;
defparam \cache_inst|datapath|wayselector_mux|f[80]~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y20_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[80]~242 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[80]~242_combout  = ( \cache_inst|datapath|wayselector_mux|f[80]~240_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) # (\cache_inst|datapath|wayselector_mux|f[80]~241_combout ) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[80]~240_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[80]~241_combout  & (((\cache_inst|datapath|hit0~0_combout  & !\cache_inst|datapath|Equal0~0_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[80]~240_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[80]~241_combout ) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[80]~240_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[80]~241_combout ) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[80]~241_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[80]~240_combout ),
	.dataf(!\cache_inst|datapath|hit0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[80]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[80]~242 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[80]~242 .lut_mask = 64'h0033CCFF00738CFF;
defparam \cache_inst|datapath|wayselector_mux|f[80]~242 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N63
stratixiii_io_ibuf \pmem_rdata[80]~input (
	.i(pmem_rdata[80]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[80]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[80]~input .bus_hold = "false";
defparam \pmem_rdata[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N34
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux7~0_combout  = ( \cpu_inst|datapath|MDR|data [0] & ( ((!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[80]~242_combout )) # 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[80]~input_o )))) # (\cache_inst|datapath|writelogic|comb~15_combout ) ) ) # ( !\cpu_inst|datapath|MDR|data [0] & ( (!\cache_inst|datapath|writelogic|comb~15_combout  & 
// ((!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[80]~242_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[80]~input_o ))))) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~15_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[80]~242_combout ),
	.datac(!\pmem_rdata[80]~input_o ),
	.datad(!\cache_inst|control|state.fetch_cline~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MDR|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux7~0 .lut_mask = 64'h220A220A775F775F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_lowbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[79]~237 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[79]~237_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [165] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a79  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [165] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a79  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [166] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [165] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a79  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [166]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [166]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [165]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[79]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[79]~237 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[79]~237 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[79]~237 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y19_N32
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[166]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[166]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[166]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[166]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[166]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[166]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y19_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[166] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[166]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [166]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[166] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[166] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y19_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[165] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [165]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[165] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[165] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y19_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[79]~238 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[79]~238_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [165] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a79  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [165] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a79  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [166] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [165] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a79  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [166]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [166]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [165]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[79]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[79]~238 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[79]~238 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[79]~238 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y19_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[79]~239 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[79]~239_combout  = ( \cache_inst|datapath|wayselector_mux|f[79]~237_combout  & ( \cache_inst|datapath|wayselector_mux|f[79]~238_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[79]~237_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[79]~238_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[79]~237_combout  & ( !\cache_inst|datapath|wayselector_mux|f[79]~238_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[79]~237_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[79]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[79]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[79]~239 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[79]~239 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[79]~239 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y19_N94
stratixiii_io_ibuf \pmem_rdata[79]~input (
	.i(pmem_rdata[79]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[79]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[79]~input .bus_hold = "false";
defparam \pmem_rdata[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y19_N16
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux0~0_combout  = ( \cache_inst|datapath|writelogic|comb~14_combout  & ( \cpu_inst|datapath|MDR|data [15] ) ) # ( !\cache_inst|datapath|writelogic|comb~14_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[79]~239_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[79]~input_o ))) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[79]~239_combout ),
	.datab(!\cpu_inst|datapath|MDR|data [15]),
	.datac(!\pmem_rdata[79]~input_o ),
	.datad(!\cache_inst|control|state.fetch_cline~q ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux0~0 .lut_mask = 64'h550F550F33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[78]~234 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[78]~234_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [163] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a78  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [163] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a78  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [164] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [163] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a78  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [164]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [164]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [163]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a78 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[78]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[78]~234 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[78]~234 .lut_mask = 64'h0000AEAB5154FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[78]~234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N8
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[164]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[164]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[164]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[164]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[164]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[164]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y15_N9
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[164] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[164]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [164]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[164] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[164] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y15_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[163] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [163]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[163] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[163] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[78]~235 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[78]~235_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [163] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a78  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [163] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a78  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [164] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [163] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a78  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [164]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [164]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [163]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a78 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[78]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[78]~235 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[78]~235 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[78]~235 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y15_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[78]~236 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[78]~236_combout  = ( \cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|datapath|Equal0~0_combout  & (((\cache_inst|datapath|wayselector_mux|f[78]~235_combout )))) # 
// (\cache_inst|datapath|Equal0~0_combout  & ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[78]~234_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[78]~235_combout ))))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[78]~234_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[78]~235_combout ))) ) ) ) # ( \cache_inst|datapath|hit0~1_combout  & ( 
// !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[78]~234_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[78]~235_combout ))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[78]~234_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[78]~235_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[78]~234_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[78]~235_combout ),
	.datad(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datae(!\cache_inst|datapath|hit0~1_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[78]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[78]~236 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[78]~236 .lut_mask = 64'h550F550F550F1D0F;
defparam \cache_inst|datapath|wayselector_mux|f[78]~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux1~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( \cache_inst|datapath|wayselector_mux|f[78]~236_combout  & ( (!\cache_inst|datapath|writelogic|comb~14_combout  & 
// (\pmem_rdata[78]~input_o )) # (\cache_inst|datapath|writelogic|comb~14_combout  & ((\cpu_inst|datapath|MDR|data [14]))) ) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( \cache_inst|datapath|wayselector_mux|f[78]~236_combout  & ( 
// (!\cache_inst|datapath|writelogic|comb~14_combout ) # (\cpu_inst|datapath|MDR|data [14]) ) ) ) # ( \cache_inst|control|state.fetch_cline~q  & ( !\cache_inst|datapath|wayselector_mux|f[78]~236_combout  & ( (!\cache_inst|datapath|writelogic|comb~14_combout  
// & (\pmem_rdata[78]~input_o )) # (\cache_inst|datapath|writelogic|comb~14_combout  & ((\cpu_inst|datapath|MDR|data [14]))) ) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( !\cache_inst|datapath|wayselector_mux|f[78]~236_combout  & ( 
// (\cache_inst|datapath|writelogic|comb~14_combout  & \cpu_inst|datapath|MDR|data [14]) ) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~14_combout ),
	.datab(!\pmem_rdata[78]~input_o ),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|MDR|data [14]),
	.datae(!\cache_inst|control|state.fetch_cline~q ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[78]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux1~0 .lut_mask = 64'h00552277AAFF2277;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[77]~231 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[77]~231_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [161] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a77  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [161] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a77  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [162] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [161] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a77  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [162]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [162]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [161]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a77 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[77]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[77]~231 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[77]~231 .lut_mask = 64'h0000F0F90F06FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[77]~231 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y12_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[161] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [161]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[161] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[161] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N14
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[162]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[162]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[162]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[162]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[162]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[162]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y12_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[162] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[162]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [162]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[162] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[162] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[77]~232 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[77]~232_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a77  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [162] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [161]) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a77  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [162]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [161]) ) ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a77  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [161] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [162]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a77  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [161] & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [162]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [161]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [162]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a77 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[77]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[77]~232 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[77]~232 .lut_mask = 64'h4444544577775775;
defparam \cache_inst|datapath|wayselector_mux|f[77]~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[77]~233 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[77]~233_combout  = ( \cache_inst|datapath|wayselector_mux|f[77]~231_combout  & ( \cache_inst|datapath|wayselector_mux|f[77]~232_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[77]~231_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[77]~232_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[77]~231_combout  & ( !\cache_inst|datapath|wayselector_mux|f[77]~232_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[77]~231_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[77]~232_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[77]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[77]~233 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[77]~233 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[77]~233 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N18
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux2~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[77]~233_combout  & ( (!\cache_inst|datapath|writelogic|comb~14_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[77]~input_o )))) # (\cache_inst|datapath|writelogic|comb~14_combout  & (((\cpu_inst|datapath|MDR|data [13])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[77]~233_combout  & ( (!\cache_inst|datapath|writelogic|comb~14_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[77]~input_o )))) # (\cache_inst|datapath|writelogic|comb~14_combout  & (((\cpu_inst|datapath|MDR|data [13])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [13]),
	.datac(!\pmem_rdata[77]~input_o ),
	.datad(!\cache_inst|datapath|writelogic|comb~14_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[77]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux2~0 .lut_mask = 64'h05330533AF33AF33;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y15_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[76]~228 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[76]~228_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [159] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a76  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [159] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a76  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [160] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [159] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a76  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [160]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [160]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [159]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[76]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[76]~228 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[76]~228 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[76]~228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y15_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[159] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [159]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[159] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[159] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y15_N16
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[160]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[160]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[160]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[160]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[160]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[160]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y15_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[160] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[160]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [160]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[160] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[160] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y15_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[76]~229 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[76]~229_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [160] & 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [159])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [160] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a76 ))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [159])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [160] & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [159])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [160] & ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a76 ))) ) 
// ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [160] & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [159])) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [160] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [159])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & 
// ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a76 ))))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [160] 
// & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [159])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [160] & ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a76 ))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [159]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [160]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a76 ),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[76]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[76]~229 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[76]~229 .lut_mask = 64'h4477545744774575;
defparam \cache_inst|datapath|wayselector_mux|f[76]~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y15_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[76]~230 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[76]~230_combout  = ( \cache_inst|datapath|wayselector_mux|f[76]~228_combout  & ( \cache_inst|datapath|wayselector_mux|f[76]~229_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[76]~228_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[76]~229_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[76]~228_combout  & ( !\cache_inst|datapath|wayselector_mux|f[76]~229_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[76]~228_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[76]~229_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[76]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[76]~230 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[76]~230 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[76]~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y15_N18
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux3~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[76]~230_combout  & ( (!\cache_inst|datapath|writelogic|comb~14_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[76]~input_o )))) # (\cache_inst|datapath|writelogic|comb~14_combout  & (((\cpu_inst|datapath|MDR|data [12])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[76]~230_combout  & ( (!\cache_inst|datapath|writelogic|comb~14_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[76]~input_o ))) # (\cache_inst|datapath|writelogic|comb~14_combout  & (((\cpu_inst|datapath|MDR|data [12])))) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~14_combout ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\pmem_rdata[76]~input_o ),
	.datad(!\cpu_inst|datapath|MDR|data [12]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[76]~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux3~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[157] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [157]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[157] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[157] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y15_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[75]~225 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[75]~225_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [157] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [158]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & \cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a75 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [157] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [158] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a75  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [157] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [158]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a75 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [157] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [158] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a75  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [158]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a75 ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [157]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[75]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[75]~225 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[75]~225 .lut_mask = 64'h0203DFCF0302CFDF;
defparam \cache_inst|datapath|wayselector_mux|f[75]~225 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y15_N38
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[158]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[158]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[158]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[158]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[158]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[158]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[158] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[158]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [158]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[158] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[158] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[157] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [157]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[157] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[157] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y15_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[75]~226 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[75]~226_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [157] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a75  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [157] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a75  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [158] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [157] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a75  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [158]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [158]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [157]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a75 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[75]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[75]~226 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[75]~226 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[75]~226 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y15_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[75]~227 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[75]~227_combout  = ( \cache_inst|datapath|wayselector_mux|f[75]~225_combout  & ( \cache_inst|datapath|wayselector_mux|f[75]~226_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[75]~225_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[75]~226_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|hit0~0_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[75]~225_combout  & ( !\cache_inst|datapath|wayselector_mux|f[75]~226_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|hit0~1_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[75]~225_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[75]~226_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[75]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[75]~227 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[75]~227 .lut_mask = 64'h0000A8AA5755FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[75]~227 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y15_N26
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux4~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( \cache_inst|datapath|wayselector_mux|f[75]~227_combout  & ( (!\cache_inst|datapath|writelogic|comb~14_combout  & 
// (\pmem_rdata[75]~input_o )) # (\cache_inst|datapath|writelogic|comb~14_combout  & ((\cpu_inst|datapath|MDR|data [11]))) ) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( \cache_inst|datapath|wayselector_mux|f[75]~227_combout  & ( 
// (!\cache_inst|datapath|writelogic|comb~14_combout ) # (\cpu_inst|datapath|MDR|data [11]) ) ) ) # ( \cache_inst|control|state.fetch_cline~q  & ( !\cache_inst|datapath|wayselector_mux|f[75]~227_combout  & ( (!\cache_inst|datapath|writelogic|comb~14_combout  
// & (\pmem_rdata[75]~input_o )) # (\cache_inst|datapath|writelogic|comb~14_combout  & ((\cpu_inst|datapath|MDR|data [11]))) ) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( !\cache_inst|datapath|wayselector_mux|f[75]~227_combout  & ( 
// (\cache_inst|datapath|writelogic|comb~14_combout  & \cpu_inst|datapath|MDR|data [11]) ) ) )

	.dataa(!\pmem_rdata[75]~input_o ),
	.datab(!\cache_inst|datapath|writelogic|comb~14_combout ),
	.datac(!\cpu_inst|datapath|MDR|data [11]),
	.datad(gnd),
	.datae(!\cache_inst|control|state.fetch_cline~q ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[75]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux4~0 .lut_mask = 64'h03034747CFCF4747;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[73]~219 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[73]~219_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [153] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a73  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [153] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a73  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [154] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [153] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a73  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [154]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [154]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [153]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a73 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[73]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[73]~219 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[73]~219 .lut_mask = 64'h0000FF4100BEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[73]~219 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N16
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[154]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[154]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[154]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[154]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[154]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[154]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y14_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[154] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[154]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [154]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[154] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[154] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y14_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[153] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [153]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[153] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[153] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[73]~220 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[73]~220_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [153] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a73  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [153] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a73  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [154] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [153] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a73  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [154]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [154]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [153]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a73 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[73]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[73]~220 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[73]~220 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[73]~220 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y11_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[73]~221 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[73]~221_combout  = ( \cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[73]~220_combout  & ( (((!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout )) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout )) # (\cache_inst|datapath|wayselector_mux|f[73]~219_combout ) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[73]~220_combout  & ( 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[73]~219_combout ) ) ) ) # ( \cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|datapath|wayselector_mux|f[73]~220_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[73]~219_combout  & (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[73]~220_combout  & ( (\cache_inst|datapath|wayselector_mux|f[73]~219_combout  & !\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[73]~219_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|hit0~1_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[73]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[73]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[73]~221 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[73]~221 .lut_mask = 64'h44444404777777F7;
defparam \cache_inst|datapath|wayselector_mux|f[73]~221 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N32
stratixiii_io_ibuf \pmem_rdata[73]~input (
	.i(pmem_rdata[73]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[73]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[73]~input .bus_hold = "false";
defparam \pmem_rdata[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N0
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux6~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[73]~221_combout  & ( \pmem_rdata[73]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~14_combout ) # 
// (\cpu_inst|datapath|MDR|data [9]) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[73]~221_combout  & ( \pmem_rdata[73]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~14_combout  & (\cache_inst|control|state.fetch_cline~q )) # 
// (\cache_inst|datapath|writelogic|comb~14_combout  & ((\cpu_inst|datapath|MDR|data [9]))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[73]~221_combout  & ( !\pmem_rdata[73]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~14_combout  & 
// (!\cache_inst|control|state.fetch_cline~q )) # (\cache_inst|datapath|writelogic|comb~14_combout  & ((\cpu_inst|datapath|MDR|data [9]))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[73]~221_combout  & ( !\pmem_rdata[73]~input_o  & ( 
// (\cache_inst|datapath|writelogic|comb~14_combout  & \cpu_inst|datapath|MDR|data [9]) ) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~14_combout ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cpu_inst|datapath|MDR|data [9]),
	.datad(gnd),
	.datae(!\cache_inst|datapath|wayselector_mux|f[73]~221_combout ),
	.dataf(!\pmem_rdata[73]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux6~0 .lut_mask = 64'h05058D8D2727AFAF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y28_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[72]~216 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[72]~216_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [151] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a72  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [151] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a72  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [152] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [151] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a72  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [152]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [152]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [151]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a72 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[72]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[72]~216 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[72]~216 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[72]~216 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y28_N20
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[152]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[152]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[152]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[152]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[152]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[152]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y28_N21
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[152] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[152]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [152]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[152] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[152] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y28_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[151] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [151]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[151] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[151] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y28_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[72]~217 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[72]~217_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a72  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [152] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]) # (!\cache_inst|datapath|way0|data|data~0_combout )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [151]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a72  & 
// ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [151] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [152]) # ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a72  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [152] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [151]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a72  & 
// ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [151] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [152]) # ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [152]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [151]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a72 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[72]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[72]~217 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[72]~217 .lut_mask = 64'h00F20DFF00F10EFF;
defparam \cache_inst|datapath|wayselector_mux|f[72]~217 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y28_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[72]~218 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[72]~218_combout  = ( \cache_inst|datapath|wayselector_mux|f[72]~216_combout  & ( \cache_inst|datapath|wayselector_mux|f[72]~217_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[72]~216_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[72]~217_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[72]~216_combout  & ( !\cache_inst|datapath|wayselector_mux|f[72]~217_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[72]~216_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[72]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[72]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[72]~218 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[72]~218 .lut_mask = 64'h0000F0D00F2FFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[72]~218 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N32
stratixiii_io_ibuf \pmem_rdata[72]~input (
	.i(pmem_rdata[72]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[72]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[72]~input .bus_hold = "false";
defparam \pmem_rdata[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y28_N32
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux7~0_combout  = ( \cache_inst|datapath|writelogic|comb~14_combout  & ( \cpu_inst|datapath|MDR|data [8] ) ) # ( !\cache_inst|datapath|writelogic|comb~14_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[72]~218_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[72]~input_o ))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [8]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[72]~218_combout ),
	.datad(!\pmem_rdata[72]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux7~0 .lut_mask = 64'h0A5F0A5F33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[149] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [149]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[149] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[149] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y16_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[71]~213 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[71]~213_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [149] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [150]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & \cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a71 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [149] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [150] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a71  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [149] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [150]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a71 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [149] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [150] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a71  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [150]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a71 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [149]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[71]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[71]~213 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[71]~213 .lut_mask = 64'h0023DCFF0032CDFF;
defparam \cache_inst|datapath|wayselector_mux|f[71]~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N30
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[150]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[150]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[150]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[150]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[150]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[150]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N31
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[150] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[150]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [150]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[150] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[150] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[149] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [149]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[149] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[149] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y16_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[71]~214 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[71]~214_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [149] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a71  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [149] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a71  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [150] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [149] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a71  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [150]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [150]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [149]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a71 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[71]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[71]~214 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[71]~214 .lut_mask = 64'h0000F0F90F06FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[71]~214 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y16_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[71]~215 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[71]~215_combout  = ( \cache_inst|datapath|wayselector_mux|f[71]~213_combout  & ( \cache_inst|datapath|wayselector_mux|f[71]~214_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[71]~213_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[71]~214_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|hit0~0_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[71]~213_combout  & ( !\cache_inst|datapath|wayselector_mux|f[71]~214_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[71]~213_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[71]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[71]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[71]~215 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[71]~215 .lut_mask = 64'h0000C8CC3733FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[71]~215 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y16_N28
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux0~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[71]~215_combout  & ( (!\cache_inst|datapath|writelogic|comb~12_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[71]~input_o )))) # (\cache_inst|datapath|writelogic|comb~12_combout  & (((\cpu_inst|datapath|MDR|data [7])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[71]~215_combout  & ( (!\cache_inst|datapath|writelogic|comb~12_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[71]~input_o )))) # (\cache_inst|datapath|writelogic|comb~12_combout  & (((\cpu_inst|datapath|MDR|data [7])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [7]),
	.datac(!\pmem_rdata[71]~input_o ),
	.datad(!\cache_inst|datapath|writelogic|comb~12_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[71]~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux0~0 .lut_mask = 64'h05330533AF33AF33;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[93]~280 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[93]~280_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [193] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a93  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [193] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a93  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [194] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [193] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a93  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [194]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [194]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [193]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a93 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[93]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[93]~280 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[93]~280 .lut_mask = 64'h0000FF2100DEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[93]~280 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N0
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[194]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[194]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[194]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[194]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[194]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[194]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y15_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[194] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[194]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [194]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[194] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[194] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y15_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[193] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [193]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[193] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[193] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[93]~279 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[93]~279_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [193] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a93  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [193] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a93  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [194] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [193] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a93  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [194]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [194]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [193]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a93 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[93]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[93]~279 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[93]~279 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[93]~279 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N4
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[93]~281 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[93]~281_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[93]~279_combout ))) 
// # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[93]~280_combout )) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  
// & ((!\cache_inst|datapath|hit0~1_combout  & ((\cache_inst|datapath|wayselector_mux|f[93]~279_combout ))) # (\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|wayselector_mux|f[93]~280_combout )))) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[93]~280_combout )) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[93]~279_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[93]~280_combout )) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( 
// !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[93]~279_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[93]~280_combout )) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[93]~280_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[93]~279_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[93]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[93]~281 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[93]~281 .lut_mask = 64'h1D1D1D1D1D551D1D;
defparam \cache_inst|datapath|wayselector_mux|f[93]~281 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N6
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[13]~28 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[13]~28_combout  = ( \cache_inst|datapath|wayselector_mux|f[125]~377_combout  & ( \cache_inst|datapath|wayselector_mux|f[77]~233_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2])) # 
// (\cache_inst|datapath|wayselector_mux|f[109]~329_combout ))) # (\cpu_inst|datapath|MAR|data [1] & (((\cache_inst|datapath|wayselector_mux|f[93]~281_combout ) # (\cpu_inst|datapath|MAR|data [2])))) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[125]~377_combout  & ( \cache_inst|datapath|wayselector_mux|f[77]~233_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2])) # (\cache_inst|datapath|wayselector_mux|f[109]~329_combout 
// ))) # (\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2] & \cache_inst|datapath|wayselector_mux|f[93]~281_combout )))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[125]~377_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[77]~233_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[109]~329_combout  & (\cpu_inst|datapath|MAR|data [2]))) # (\cpu_inst|datapath|MAR|data [1] & 
// (((\cache_inst|datapath|wayselector_mux|f[93]~281_combout ) # (\cpu_inst|datapath|MAR|data [2])))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[125]~377_combout  & ( !\cache_inst|datapath|wayselector_mux|f[77]~233_combout  & ( 
// (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[109]~329_combout  & (\cpu_inst|datapath|MAR|data [2]))) # (\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2] & 
// \cache_inst|datapath|wayselector_mux|f[93]~281_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[109]~329_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [1]),
	.datac(!\cpu_inst|datapath|MAR|data [2]),
	.datad(!\cache_inst|datapath|wayselector_mux|f[93]~281_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[125]~377_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[77]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[13]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[13]~28 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[13]~28 .lut_mask = 64'h04340737C4F4C7F7;
defparam \cpu_inst|datapath|mdrmux|f[13]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N12
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[66]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y23_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N24
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~6 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~6_combout  = ( !\cpu_inst|datapath|MAR|data [2] & ( (\cpu_inst|datapath|MAR|data [1] & \cache_inst|datapath|writelogic|comb~2_combout ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cache_inst|datapath|writelogic|comb~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~6 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~6 .lut_mask = 64'h1111111100000000;
defparam \cache_inst|datapath|writelogic|comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N63
stratixiii_io_ibuf \pmem_rdata[27]~input (
	.i(pmem_rdata[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[27]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[27]~input .bus_hold = "false";
defparam \pmem_rdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y28_N10
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[62]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y28_N11
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N36
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[64]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y18_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y51_N94
stratixiii_io_ibuf \pmem_rdata[29]~input (
	.i(pmem_rdata[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[29]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[29]~input .bus_hold = "false";
defparam \pmem_rdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N6
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux2~0_combout  = ( \cache_inst|datapath|writelogic|comb~6_combout  & ( \cpu_inst|datapath|MDR|data [13] ) ) # ( !\cache_inst|datapath|writelogic|comb~6_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[29]~89_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[29]~input_o ))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [13]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[29]~89_combout ),
	.datad(!\pmem_rdata[29]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux2~0 .lut_mask = 64'h0A5F0A5F33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y22_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[68]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y22_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y22_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N63
stratixiii_io_ibuf \pmem_rdata[32]~input (
	.i(pmem_rdata[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[32]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[32]~input .bus_hold = "false";
defparam \pmem_rdata[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N18
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~7 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~7_combout  = ( \cache_inst|datapath|writelogic|comb~0_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & \cpu_inst|datapath|MAR|data [2]) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cpu_inst|datapath|MAR|data [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~7 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~7 .lut_mask = 64'h0000000022222222;
defparam \cache_inst|datapath|writelogic|comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N38
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[72]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N39
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[74]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N38
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[76]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N39
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N19
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N32
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[78]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y18_N33
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[78] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [78]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y20_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[77] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [77]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y22_N14
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[79]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[79]~feeder_combout  = ( \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[79]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[79]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[79]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[79]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y22_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[79] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [79]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y22_N10
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[80]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y22_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[80] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [80]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N6
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[84]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y23_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[84] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [84]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y23_N32
stratixiii_io_ibuf \pmem_rdata[39]~input (
	.i(pmem_rdata[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[39]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[39]~input .bus_hold = "false";
defparam \pmem_rdata[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X10_Y25_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[86]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y25_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[86] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [86]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y21_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[85] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [85]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N2
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~8 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~8_combout  = ( \cpu_inst|datapath|MAR|data [2] & ( (\cache_inst|datapath|writelogic|comb~2_combout  & !\cpu_inst|datapath|MAR|data [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|datapath|writelogic|comb~2_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [1]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~8 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~8 .lut_mask = 64'h000000000F000F00;
defparam \cache_inst|datapath|writelogic|comb~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
stratixiii_io_ibuf \pmem_rdata[40]~input (
	.i(pmem_rdata[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[40]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[40]~input .bus_hold = "false";
defparam \pmem_rdata[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y23_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[87] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [87]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N4
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[88]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y23_N5
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[88] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [88]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N94
stratixiii_io_ibuf \pmem_rdata[41]~input (
	.i(pmem_rdata[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[41]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[41]~input .bus_hold = "false";
defparam \pmem_rdata[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N6
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[90]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y22_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[90] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [90]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[89] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [89]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N32
stratixiii_io_ibuf \pmem_rdata[42]~input (
	.i(pmem_rdata[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[42]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[42]~input .bus_hold = "false";
defparam \pmem_rdata[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N10
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[92]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y21_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[92] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [92]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y24_N9
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[93] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [93]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[93] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y24_N0
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[94]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[94]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[94]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[94]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[94]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[94]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y24_N1
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[94] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [94]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[94] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[94] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N1
stratixiii_io_ibuf \pmem_rdata[44]~input (
	.i(pmem_rdata[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[44]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[44]~input .bus_hold = "false";
defparam \pmem_rdata[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y22_N16
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[96]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[96]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[96]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[96]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[96]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[96]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y22_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[96] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [96]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[96] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[96] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y22_N15
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[95] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [95]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[95] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y23_N16
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[98]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[98]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[98]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[98]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[98]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[98]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y23_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[98] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[98]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [98]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[98] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[98] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[97] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [97]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[97] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[97] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
stratixiii_io_ibuf \pmem_rdata[46]~input (
	.i(pmem_rdata[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[46]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[46]~input .bus_hold = "false";
defparam \pmem_rdata[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y22_N32
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[100]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[100]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[100]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[100]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[100]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[100]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y22_N33
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[100] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [100]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[100] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[100] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N27
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[99] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [99]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[99] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N36
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[102]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[102]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[102]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[102]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[102]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[102]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y14_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[102] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [102]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[102] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[102] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[101] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [101]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[101] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[101] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N32
stratixiii_io_ibuf \pmem_rdata[48]~input (
	.i(pmem_rdata[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[48]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[48]~input .bus_hold = "false";
defparam \pmem_rdata[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N34
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[106]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[106]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[106]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[106]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[106]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[106]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N35
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[106] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [106]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[106] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[106] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[105] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [105]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[105] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[105] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N20
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~9 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~9_combout  = ( \cache_inst|datapath|writelogic|comb~0_combout  & ( (\cpu_inst|datapath|MAR|data [1] & \cpu_inst|datapath|MAR|data [2]) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cpu_inst|datapath|MAR|data [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~9 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~9 .lut_mask = 64'h0000000011111111;
defparam \cache_inst|datapath|writelogic|comb~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N2
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[108]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[108]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[108]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[108]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[108]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[108]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y16_N3
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[108] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[108]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [108]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[108] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[108] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y51_N32
stratixiii_io_ibuf \pmem_rdata[51]~input (
	.i(pmem_rdata[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[51]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[51]~input .bus_hold = "false";
defparam \pmem_rdata[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y24_N12
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[110]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[110]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[110]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[110]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[110]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[110]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y24_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[110] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [110]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[110] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[110] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y20_N27
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[109] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [109]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[109] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[109] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N1
stratixiii_io_ibuf \pmem_rdata[52]~input (
	.i(pmem_rdata[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[52]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[52]~input .bus_hold = "false";
defparam \pmem_rdata[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y21_N2
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[112]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[112]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[112]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[112]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[112]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[112]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y21_N3
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[112] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[112]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [112]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[112] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[112] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y21_N39
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[111] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [111]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[111] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[111] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
stratixiii_io_ibuf \pmem_rdata[53]~input (
	.i(pmem_rdata[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[53]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[53]~input .bus_hold = "false";
defparam \pmem_rdata[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N2
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[114]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[114]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[114]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[114]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[114]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[114]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y22_N3
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[114] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [114]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[114] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[114] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y22_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[113] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [113]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[113] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[113] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y51_N32
stratixiii_io_ibuf \pmem_rdata[54]~input (
	.i(pmem_rdata[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[54]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[54]~input .bus_hold = "false";
defparam \pmem_rdata[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N10
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[116]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[116]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[116]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[116]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[116]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[116]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y23_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[116] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [116]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[116] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[116] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y23_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[115] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [115]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[115] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[115] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y51_N63
stratixiii_io_ibuf \pmem_rdata[55]~input (
	.i(pmem_rdata[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[55]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[55]~input .bus_hold = "false";
defparam \pmem_rdata[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X10_Y25_N6
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[120]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[120]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[120]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[120]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[120]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[120]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y25_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[120] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[120]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [120]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[120] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[120] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y23_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[119] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [119]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[119] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[119] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[122]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[122]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[122]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[122]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[122]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[122]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y23_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[122] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [122]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[122] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[122] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y23_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[121] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [121]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[121] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[121] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N94
stratixiii_io_ibuf \pmem_rdata[58]~input (
	.i(pmem_rdata[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[58]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[58]~input .bus_hold = "false";
defparam \pmem_rdata[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X5_Y21_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[123] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [123]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[123] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[123] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N63
stratixiii_io_ibuf \pmem_rdata[59]~input (
	.i(pmem_rdata[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[59]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[59]~input .bus_hold = "false";
defparam \pmem_rdata[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X5_Y24_N19
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[125] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [125]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[125] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[125] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y24_N24
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[126]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[126]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[126]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[126]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[126]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[126]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y24_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[126] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[126]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [126]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[126] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[126] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N32
stratixiii_io_ibuf \pmem_rdata[60]~input (
	.i(pmem_rdata[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[60]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[60]~input .bus_hold = "false";
defparam \pmem_rdata[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X1_Y22_N18
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[128]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[128]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[128]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[128]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[128]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[128]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y22_N19
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[128] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[128]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [128]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[128] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[128] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y22_N13
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[127] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [127]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[127] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[127] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y51_N94
stratixiii_io_ibuf \pmem_rdata[61]~input (
	.i(pmem_rdata[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[61]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[61]~input .bus_hold = "false";
defparam \pmem_rdata[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N38
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[130]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[130]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[130]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[130]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[130]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[130]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N39
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[130] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[130]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [130]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[130] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[130] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[129] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [129]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[129] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[129] .power_up = "low";
// synopsys translate_on

// Location: M9K_X9_Y21_N0
stratixiii_ram_block \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\cache_inst|control|load_TD1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\cpu_inst|control|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux4~0_combout }),
	.portaaddr({\cpu_inst|datapath|MAR|data [6],\cpu_inst|datapath|MAR|data [5],\cpu_inst|datapath|MAR|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu_inst|datapath|marmux|Mux9~0_combout ,\cpu_inst|datapath|marmux|Mux10~0_combout ,\cpu_inst|datapath|marmux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena2";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena2";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .clock_duty_cycle_dependence = "on";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .init_file = "db/mp2.ram0_array_533d4e44.hdl.mif";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0|altsyncram_57o1:auto_generated|ALTSYNCRAM";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 3;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 36;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 7;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 128;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 3;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 36;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 7;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 8;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 128;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X11_Y20_N35
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[131] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [131]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[131] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[131] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y23_N20
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[132]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[132]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[132]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[132]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[132]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[132]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y23_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[132] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[132]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [132]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[132] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[132] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[62]~186 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[62]~186_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [131] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [132] & ( ((\cache_inst|datapath|way1|data|data~0_combout  & 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a62 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [131] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [132] & ( (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a62  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [131] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [132] ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a62 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [131]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [132]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[62]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[62]~186 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[62]~186 .lut_mask = 64'h0000FFFF00BE41FF;
defparam \cache_inst|datapath|wayselector_mux|f[62]~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y24_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[131] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [131]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[131] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[131] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y24_N32
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[132]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[132]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[132]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[132]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[132]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[132]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y24_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[132] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[132]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [132]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[132] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[132] .power_up = "low";
// synopsys translate_on

// Location: M9K_X9_Y22_N0
stratixiii_ram_block \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 (
	.portawe(!\cache_inst|control|load_TD0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\cpu_inst|control|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux4~0_combout }),
	.portaaddr({\cpu_inst|datapath|MAR|data [6],\cpu_inst|datapath|MAR|data [5],\cpu_inst|datapath|MAR|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu_inst|datapath|marmux|Mux9~0_combout ,\cpu_inst|datapath|marmux|Mux10~0_combout ,\cpu_inst|datapath|marmux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena2";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena2";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .clock_duty_cycle_dependence = "on";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .init_file = "db/mp2.ram0_array_533d4e44.hdl.mif";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "cache:cache_inst|cache_datapath:datapath|way:way0|array:data|altsyncram:data_rtl_0|altsyncram_57o1:auto_generated|ALTSYNCRAM";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 3;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 36;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 7;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 128;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 3;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 36;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 7;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 8;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 128;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LABCELL_X11_Y20_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[62]~187 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[62]~187_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [132] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a62  & ( ((!\cache_inst|datapath|way0|data|data~0_combout ) # 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [131]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [132] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a62  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [131] ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [132] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a62  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [131] & (\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [132] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a62  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [131] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [131]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [132]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a62 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[62]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[62]~187 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[62]~187 .lut_mask = 64'h0F0F00090F0FFF6F;
defparam \cache_inst|datapath|wayselector_mux|f[62]~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[62]~188 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[62]~188_combout  = ( \cache_inst|datapath|wayselector_mux|f[62]~186_combout  & ( \cache_inst|datapath|wayselector_mux|f[62]~187_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[62]~186_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[62]~187_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[62]~186_combout  & ( !\cache_inst|datapath|wayselector_mux|f[62]~187_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|hit0~1_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[62]~186_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[62]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[62]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[62]~188 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[62]~188 .lut_mask = 64'h0000AA8A5575FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[62]~188 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N32
stratixiii_io_ibuf \pmem_rdata[62]~input (
	.i(pmem_rdata[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[62]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[62]~input .bus_hold = "false";
defparam \pmem_rdata[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y24_N20
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux1~0_combout  = ( \pmem_rdata[62]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~10_combout  & (((\cache_inst|control|state.fetch_cline~q )) # 
// (\cache_inst|datapath|wayselector_mux|f[62]~188_combout ))) # (\cache_inst|datapath|writelogic|comb~10_combout  & (((\cpu_inst|datapath|MDR|data [14])))) ) ) # ( !\pmem_rdata[62]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~10_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[62]~188_combout  & (!\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~10_combout  & (((\cpu_inst|datapath|MDR|data [14])))) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[62]~188_combout ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~10_combout ),
	.datad(!\cpu_inst|datapath|MDR|data [14]),
	.datae(!\pmem_rdata[62]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux1~0 .lut_mask = 64'h404F707F404F707F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y21_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[61]~183 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[61]~183_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [129] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a61  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [129] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a61  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [130] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [129] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a61  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [130]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [130]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [129]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a61 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[61]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[61]~183 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[61]~183 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[61]~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N26
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[130]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[130]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[130]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[130]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[130]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[130]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y23_N27
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[130] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[130]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [130]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[130] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[130] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N21
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[129] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [129]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[129] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[129] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y21_N2
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[61]~184 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[61]~184_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a61  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [130] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [129]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a61  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [130] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [129]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a61  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [129] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [130]) # ((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a61  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [129] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [130]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [130]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [129]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a61 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[61]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[61]~184 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[61]~184 .lut_mask = 64'h00DC00CD23FF32FF;
defparam \cache_inst|datapath|wayselector_mux|f[61]~184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y21_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[61]~185 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[61]~185_combout  = ( \cache_inst|datapath|wayselector_mux|f[61]~183_combout  & ( \cache_inst|datapath|wayselector_mux|f[61]~184_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[61]~183_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[61]~184_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[61]~183_combout  & ( !\cache_inst|datapath|wayselector_mux|f[61]~184_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[61]~183_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[61]~184_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[61]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[61]~185 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[61]~185 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[61]~185 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y21_N6
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux2~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[61]~185_combout  & ( (!\cache_inst|datapath|writelogic|comb~10_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[61]~input_o )))) # (\cache_inst|datapath|writelogic|comb~10_combout  & (((\cpu_inst|datapath|MDR|data [13])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[61]~185_combout  & ( (!\cache_inst|datapath|writelogic|comb~10_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[61]~input_o )))) # (\cache_inst|datapath|writelogic|comb~10_combout  & (((\cpu_inst|datapath|MDR|data [13])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [13]),
	.datac(!\pmem_rdata[61]~input_o ),
	.datad(!\cache_inst|datapath|writelogic|comb~10_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[61]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux2~0 .lut_mask = 64'h05330533AF33AF33;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y22_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[60]~181 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[60]~181_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a60  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [128] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]) # (!\cache_inst|datapath|way0|data|data~0_combout )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [127]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a60  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [128] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [127]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a60  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [127] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [128]) # ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a60  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [127] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [128]) # ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [128]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [127]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a60 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[60]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[60]~181 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[60]~181 .lut_mask = 64'h0A0E0A0B5F1F5F4F;
defparam \cache_inst|datapath|wayselector_mux|f[60]~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y22_N16
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[128]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[128]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[128]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[128]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[128]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[128]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y22_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[128] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[128]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [128]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[128] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[128] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y22_N15
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[127] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [127]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[127] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[127] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X1_Y22_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[60]~180 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[60]~180_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [127] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [128]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & \cache_inst|datapath|way1|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a60 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [127] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [128] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a60  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [127] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [128]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a60 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [127] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [128] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a60  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [128]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a60 ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [127]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[60]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[60]~180 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[60]~180 .lut_mask = 64'h0203DFCF0302CFDF;
defparam \cache_inst|datapath|wayselector_mux|f[60]~180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y22_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[60]~182 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[60]~182_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[60]~180_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # 
// (\cache_inst|datapath|wayselector_mux|f[60]~181_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[60]~180_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )))) # (\cache_inst|datapath|wayselector_mux|f[60]~181_combout ) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[60]~180_combout  
// & ( (\cache_inst|datapath|wayselector_mux|f[60]~181_combout  & \cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[60]~180_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[60]~181_combout  & (((\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[60]~181_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[60]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[60]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[60]~182 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[60]~182 .lut_mask = 64'h11151111DDD5DDDD;
defparam \cache_inst|datapath|wayselector_mux|f[60]~182 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y22_N32
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux3~0_combout  = ( \cache_inst|datapath|writelogic|comb~10_combout  & ( \cpu_inst|datapath|MDR|data [12] ) ) # ( !\cache_inst|datapath|writelogic|comb~10_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[60]~182_combout ))) # (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[60]~input_o )) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [12]),
	.datac(!\pmem_rdata[60]~input_o ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[60]~182_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux3~0 .lut_mask = 64'h05AF05AF33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y24_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[59]~178 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[59]~178_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a59  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [126] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [125]) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a59  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [125] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [126]) # 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a59  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [126]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [125]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a59  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [125] & !\cache_inst|datapath|way0|data|data_rtl_0_bypass [126]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [125]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [126]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a59 ),
	.dataf(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[59]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[59]~178 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[59]~178 .lut_mask = 64'h50505F5F5451575D;
defparam \cache_inst|datapath|wayselector_mux|f[59]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y24_N26
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[126]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[126]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[126]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[126]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[126]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[126]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y24_N27
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[126] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[126]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [126]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[126] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[126] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y24_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[125] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [125]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[125] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[125] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y24_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[59]~177 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[59]~177_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [125] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a59  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [125] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a59  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [126] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [125] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a59  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [126]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [126]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [125]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a59 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[59]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[59]~177 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[59]~177 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[59]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y24_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[59]~179 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[59]~179_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[59]~177_combout ))) 
// # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[59]~178_combout )) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  
// & ((!\cache_inst|datapath|hit0~1_combout  & ((\cache_inst|datapath|wayselector_mux|f[59]~177_combout ))) # (\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|wayselector_mux|f[59]~178_combout )))) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[59]~178_combout )) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[59]~177_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[59]~178_combout )) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( 
// !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[59]~177_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[59]~178_combout )) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[59]~178_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[59]~177_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[59]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[59]~179 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[59]~179 .lut_mask = 64'h11DD11DD15D511DD;
defparam \cache_inst|datapath|wayselector_mux|f[59]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y24_N34
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux4~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[59]~179_combout  & ( (!\cache_inst|datapath|writelogic|comb~10_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[59]~input_o )))) # (\cache_inst|datapath|writelogic|comb~10_combout  & (((\cpu_inst|datapath|MDR|data [11])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[59]~179_combout  & ( (!\cache_inst|datapath|writelogic|comb~10_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[59]~input_o ))) # (\cache_inst|datapath|writelogic|comb~10_combout  & (((\cpu_inst|datapath|MDR|data [11])))) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~10_combout ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\pmem_rdata[59]~input_o ),
	.datad(!\cpu_inst|datapath|MDR|data [11]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[59]~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux4~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y22_N30
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[124]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[124]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[124]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[124]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[124]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[124]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y22_N31
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[124] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[124]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [124]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[124] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[124] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y21_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[58]~174 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[58]~174_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a58  & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [124] & ( ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]))) # (\cache_inst|datapath|way1|data|data_rtl_0_bypass [123]) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a58 
//  & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [124] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [123] & (\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a58  & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [124] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [123] ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a58  & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [124] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [123] ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [123]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a58 ),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [124]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[58]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[58]~174 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[58]~174 .lut_mask = 64'h555555551001DFFD;
defparam \cache_inst|datapath|wayselector_mux|f[58]~174 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N28
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[124]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[124]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[124]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[124]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[124]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[124]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y21_N29
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[124] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[124]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [124]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[124] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[124] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y15_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[123] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [123]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[123] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[123] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y21_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[58]~175 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[58]~175_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a58  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [124] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [123]) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a58  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [123] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [124]) # 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a58  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [123]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [124]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a58  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [124] & \cache_inst|datapath|way0|data|data_rtl_0_bypass [123]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [124]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [123]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a58 ),
	.dataf(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[58]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[58]~175 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[58]~175 .lut_mask = 64'h0C0C3F3F0E0D1F2F;
defparam \cache_inst|datapath|wayselector_mux|f[58]~175 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y21_N18
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[58]~176 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[58]~176_combout  = ( \cache_inst|datapath|wayselector_mux|f[58]~174_combout  & ( \cache_inst|datapath|wayselector_mux|f[58]~175_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[58]~174_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[58]~175_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[58]~174_combout  & ( !\cache_inst|datapath|wayselector_mux|f[58]~175_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[58]~174_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[58]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[58]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[58]~176 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[58]~176 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[58]~176 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N16
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux5~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[58]~176_combout  & ( (!\cache_inst|datapath|writelogic|comb~10_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[58]~input_o )))) # (\cache_inst|datapath|writelogic|comb~10_combout  & (((\cpu_inst|datapath|MDR|data [10])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[58]~176_combout  & ( (!\cache_inst|datapath|writelogic|comb~10_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[58]~input_o )))) # (\cache_inst|datapath|writelogic|comb~10_combout  & (((\cpu_inst|datapath|MDR|data [10])))) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~10_combout ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cpu_inst|datapath|MDR|data [10]),
	.datad(!\pmem_rdata[58]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[58]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux5~0 .lut_mask = 64'h052705278DAF8DAF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[57]~171 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[57]~171_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [121] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a57  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [121] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a57  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [122] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [121] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a57  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [122]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [122]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [121]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a57 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[57]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[57]~171 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[57]~171 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[57]~171 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N38
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[122]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[122]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[122]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[122]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[122]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[122]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y23_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[122] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [122]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[122] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[122] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y23_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[121] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [121]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[121] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[121] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[57]~172 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[57]~172_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [121] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [122]) # 
// (((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a57 )) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [121] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [122] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a57  & ((!\cache_inst|datapath|way0|data|data~0_combout ) # 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [121] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [122]) # 
// (((\cache_inst|datapath|way0|data|data~0_combout  & !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a57 )) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [121] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [122] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a57  & ((!\cache_inst|datapath|way0|data|data~0_combout ) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [122]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a57 ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [121]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[57]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[57]~172 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[57]~172 .lut_mask = 64'h0045BAFF0054ABFF;
defparam \cache_inst|datapath|wayselector_mux|f[57]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[57]~173 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[57]~173_combout  = ( \cache_inst|datapath|wayselector_mux|f[57]~171_combout  & ( \cache_inst|datapath|wayselector_mux|f[57]~172_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[57]~171_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[57]~172_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[57]~171_combout  & ( !\cache_inst|datapath|wayselector_mux|f[57]~172_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[57]~171_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[57]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[57]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[57]~173 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[57]~173 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[57]~173 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N63
stratixiii_io_ibuf \pmem_rdata[57]~input (
	.i(pmem_rdata[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[57]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[57]~input .bus_hold = "false";
defparam \pmem_rdata[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N10
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux6~0_combout  = ( \cache_inst|datapath|writelogic|comb~10_combout  & ( \cpu_inst|datapath|MDR|data [9] ) ) # ( !\cache_inst|datapath|writelogic|comb~10_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[57]~173_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[57]~input_o ))) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[57]~173_combout ),
	.datab(!\cpu_inst|datapath|MDR|data [9]),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\pmem_rdata[57]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux6~0 .lut_mask = 64'h505F505F33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y23_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[56]~168 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[56]~168_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [119] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a56  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [119] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a56  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [120] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [119] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a56  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [120]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [120]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [119]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a56 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[56]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[56]~168 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[56]~168 .lut_mask = 64'h0000FF2100DEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[56]~168 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y23_N38
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[120]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[120]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[120]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[120]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[120]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[120]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y23_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[120] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[120]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [120]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[120] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[120] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y23_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[119] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [119]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[119] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[119] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y23_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[56]~169 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[56]~169_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a56  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [120] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [119]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a56  & 
// ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [119] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [120]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a56  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [120] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [119]) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a56  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [119] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [120]) # 
// ((\cache_inst|datapath|way0|data|data~0_combout  & !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [120]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [119]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a56 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[56]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[56]~169 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[56]~169 .lut_mask = 64'h2322737722237773;
defparam \cache_inst|datapath|wayselector_mux|f[56]~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y23_N4
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[56]~170 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[56]~170_combout  = ( \cache_inst|datapath|wayselector_mux|f[56]~168_combout  & ( \cache_inst|datapath|wayselector_mux|f[56]~169_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[56]~168_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[56]~169_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[56]~168_combout  & ( !\cache_inst|datapath|wayselector_mux|f[56]~169_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[56]~168_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[56]~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[56]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[56]~170 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[56]~170 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[56]~170 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y51_N94
stratixiii_io_ibuf \pmem_rdata[56]~input (
	.i(pmem_rdata[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[56]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[56]~input .bus_hold = "false";
defparam \pmem_rdata[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y23_N36
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux7~0_combout  = ( \pmem_rdata[56]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~10_combout  & (((\cache_inst|control|state.fetch_cline~q ) # 
// (\cache_inst|datapath|wayselector_mux|f[56]~170_combout )))) # (\cache_inst|datapath|writelogic|comb~10_combout  & (\cpu_inst|datapath|MDR|data [8])) ) ) # ( !\pmem_rdata[56]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~10_combout  & 
// (((\cache_inst|datapath|wayselector_mux|f[56]~170_combout  & !\cache_inst|control|state.fetch_cline~q )))) # (\cache_inst|datapath|writelogic|comb~10_combout  & (\cpu_inst|datapath|MDR|data [8])) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~10_combout ),
	.datab(!\cpu_inst|datapath|MDR|data [8]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[56]~170_combout ),
	.datad(!\cache_inst|control|state.fetch_cline~q ),
	.datae(gnd),
	.dataf(!\pmem_rdata[56]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux7~0 .lut_mask = 64'h1B111B111BBB1BBB;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y21_N35
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[117] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [117]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[117] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[117] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y14_N30
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[118]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[118]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[118]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[118]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[118]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[118]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y14_N31
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[118] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [118]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[118] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[118] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y21_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[55]~165 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[55]~165_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [117] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [118] & ( ((\cache_inst|datapath|way1|data|data~0_combout  & 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a55 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [117] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [118] & ( (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a55  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [117] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [118] ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a55 ),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [117]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [118]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[55]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[55]~165 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[55]~165 .lut_mask = 64'h0000FFFF31323B37;
defparam \cache_inst|datapath|wayselector_mux|f[55]~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y21_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[117] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [117]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[117] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[117] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N16
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[118]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[118]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[118]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[118]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[118]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[118]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y21_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[118] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [118]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[118] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[118] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y21_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[55]~166 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[55]~166_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [118] & ( (!\cache_inst|datapath|way0|data|data~0_combout  & 
// (((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a55 )))) # (\cache_inst|datapath|way0|data|data~0_combout  & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & 
// ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a55 ))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [117])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [5] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [118] & ( (!\cache_inst|datapath|way0|data|data~0_combout  & (((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a55 )))) # (\cache_inst|datapath|way0|data|data~0_combout  & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [117])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a55 ))))) ) 
// ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [118] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [117] ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [118] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [117] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [117]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a55 ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [118]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[55]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[55]~166 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[55]~166 .lut_mask = 64'h555555551D0F0F1D;
defparam \cache_inst|datapath|wayselector_mux|f[55]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y21_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[55]~167 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[55]~167_combout  = ( \cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|Equal0~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[55]~166_combout ))) # (\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|wayselector_mux|f[55]~165_combout )))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (((\cache_inst|datapath|wayselector_mux|f[55]~166_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[55]~165_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[55]~166_combout ))) ) ) ) # ( \cache_inst|datapath|hit0~1_combout  & ( 
// !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[55]~165_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[55]~166_combout ))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[55]~165_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[55]~166_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[55]~165_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[55]~166_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|hit0~1_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[55]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[55]~167 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[55]~167 .lut_mask = 64'h2727272727270F27;
defparam \cache_inst|datapath|wayselector_mux|f[55]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y21_N30
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux0~0_combout  = ( \cache_inst|datapath|writelogic|comb~9_combout  & ( \cpu_inst|datapath|MDR|data [7] ) ) # ( !\cache_inst|datapath|writelogic|comb~9_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[55]~167_combout ))) # (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[55]~input_o )) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [7]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\pmem_rdata[55]~input_o ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[55]~167_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux0~0 .lut_mask = 64'h03CF03CF55555555;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[54]~163 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[54]~163_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [115] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a54  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [115] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a54  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [116] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [115] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a54  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [116]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [116]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [115]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a54 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[54]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[54]~163 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[54]~163 .lut_mask = 64'h0000FF2100DEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[54]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[116]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[116]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[116]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[116]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[116]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[116]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y23_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[116] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [116]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[116] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[116] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y23_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[115] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [115]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[115] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[115] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[54]~162 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[54]~162_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [115] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a54  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [115] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a54  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [116] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [115] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a54  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [116]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [116]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [115]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a54 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[54]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[54]~162 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[54]~162 .lut_mask = 64'h0000F4F10B0EFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[54]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[54]~164 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[54]~164_combout  = ( \cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[54]~162_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) # (\cache_inst|datapath|wayselector_mux|f[54]~163_combout ) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[54]~162_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[54]~163_combout ) ) ) ) # ( \cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|datapath|wayselector_mux|f[54]~162_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[54]~163_combout  & (((!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[54]~162_combout  & ( (\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[54]~163_combout ) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[54]~163_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|hit0~1_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[54]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[54]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[54]~164 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[54]~164 .lut_mask = 64'h0303030BCFCFCF4F;
defparam \cache_inst|datapath|wayselector_mux|f[54]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N28
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux1~0_combout  = ( \pmem_rdata[54]~input_o  & ( \cache_inst|datapath|wayselector_mux|f[54]~164_combout  & ( (!\cache_inst|datapath|writelogic|comb~9_combout ) # 
// (\cpu_inst|datapath|MDR|data [6]) ) ) ) # ( !\pmem_rdata[54]~input_o  & ( \cache_inst|datapath|wayselector_mux|f[54]~164_combout  & ( (!\cache_inst|datapath|writelogic|comb~9_combout  & ((!\cache_inst|control|state.fetch_cline~q ))) # 
// (\cache_inst|datapath|writelogic|comb~9_combout  & (\cpu_inst|datapath|MDR|data [6])) ) ) ) # ( \pmem_rdata[54]~input_o  & ( !\cache_inst|datapath|wayselector_mux|f[54]~164_combout  & ( (!\cache_inst|datapath|writelogic|comb~9_combout  & 
// ((\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~9_combout  & (\cpu_inst|datapath|MDR|data [6])) ) ) ) # ( !\pmem_rdata[54]~input_o  & ( !\cache_inst|datapath|wayselector_mux|f[54]~164_combout  & ( 
// (\cpu_inst|datapath|MDR|data [6] & \cache_inst|datapath|writelogic|comb~9_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [6]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(gnd),
	.datad(!\cache_inst|datapath|writelogic|comb~9_combout ),
	.datae(!\pmem_rdata[54]~input_o ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[54]~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux1~0 .lut_mask = 64'h00553355CC55FF55;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[53]~159 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[53]~159_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [113] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a53  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [113] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a53  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [114] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [113] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a53  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [114]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [114]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [113]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a53 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[53]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[53]~159 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[53]~159 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[53]~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y22_N21
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[113] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [113]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[113] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[113] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N0
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[114]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[114]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[114]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[114]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[114]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[114]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y22_N1
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[114] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [114]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[114] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[114] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[53]~160 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[53]~160_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [114] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a53  & ( ((!\cache_inst|datapath|way0|data|data~0_combout ) # 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [113]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [114] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a53  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [113] ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [114] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a53  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [113] & (\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [114] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a53  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [113] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [113]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [114]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a53 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[53]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[53]~160 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[53]~160 .lut_mask = 64'h555504015555F7FD;
defparam \cache_inst|datapath|wayselector_mux|f[53]~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[53]~161 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[53]~161_combout  = ( \cache_inst|datapath|wayselector_mux|f[53]~159_combout  & ( \cache_inst|datapath|wayselector_mux|f[53]~160_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[53]~159_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[53]~160_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[53]~159_combout  & ( !\cache_inst|datapath|wayselector_mux|f[53]~160_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[53]~159_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[53]~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[53]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[53]~161 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[53]~161 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[53]~161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N28
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux2~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[53]~161_combout  & ( (!\cache_inst|datapath|writelogic|comb~9_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[53]~input_o )))) # (\cache_inst|datapath|writelogic|comb~9_combout  & (((\cpu_inst|datapath|MDR|data [5])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[53]~161_combout  & ( (!\cache_inst|datapath|writelogic|comb~9_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[53]~input_o )))) # (\cache_inst|datapath|writelogic|comb~9_combout  & (((\cpu_inst|datapath|MDR|data [5])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [5]),
	.datac(!\cache_inst|datapath|writelogic|comb~9_combout ),
	.datad(!\pmem_rdata[53]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[53]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux2~0 .lut_mask = 64'h03530353A3F3A3F3;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y21_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[52]~156 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[52]~156_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [111] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a52  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [111] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a52  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [112] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [111] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a52  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [112]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [112]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [111]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a52 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[52]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[52]~156 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[52]~156 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[52]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y24_N8
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[112]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[112]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[112]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[112]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[112]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[112]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y24_N9
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[112] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[112]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [112]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[112] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[112] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y22_N29
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[111] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [111]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[111] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[111] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y22_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[52]~157 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[52]~157_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a52  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [112] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [111]) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a52  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [111]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [112]) ) ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a52  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [111] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [112]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a52  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [112] & 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [111]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [112]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [111]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a52 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[52]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[52]~157 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[52]~157 .lut_mask = 64'h0C0C0E0D3F3F1F2F;
defparam \cache_inst|datapath|wayselector_mux|f[52]~157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y21_N2
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[52]~158 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[52]~158_combout  = ( \cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[52]~157_combout  & ( (((\cache_inst|datapath|hit0~0_combout  & !\cache_inst|datapath|Equal0~0_combout )) # 
// (\cache_inst|datapath|wayselector_mux|f[52]~156_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[52]~157_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[52]~156_combout ) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( \cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|datapath|wayselector_mux|f[52]~157_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[52]~156_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[52]~157_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[52]~156_combout ) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[52]~156_combout ),
	.datae(!\cache_inst|datapath|hit0~1_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[52]~157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[52]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[52]~158 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[52]~158 .lut_mask = 64'h00CC008C33FF73FF;
defparam \cache_inst|datapath|wayselector_mux|f[52]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y24_N28
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux3~0_combout  = ( \pmem_rdata[52]~input_o  & ( \cache_inst|datapath|wayselector_mux|f[52]~158_combout  & ( (!\cache_inst|datapath|writelogic|comb~9_combout ) # 
// (\cpu_inst|datapath|MDR|data [4]) ) ) ) # ( !\pmem_rdata[52]~input_o  & ( \cache_inst|datapath|wayselector_mux|f[52]~158_combout  & ( (!\cache_inst|datapath|writelogic|comb~9_combout  & (!\cache_inst|control|state.fetch_cline~q )) # 
// (\cache_inst|datapath|writelogic|comb~9_combout  & ((\cpu_inst|datapath|MDR|data [4]))) ) ) ) # ( \pmem_rdata[52]~input_o  & ( !\cache_inst|datapath|wayselector_mux|f[52]~158_combout  & ( (!\cache_inst|datapath|writelogic|comb~9_combout  & 
// (\cache_inst|control|state.fetch_cline~q )) # (\cache_inst|datapath|writelogic|comb~9_combout  & ((\cpu_inst|datapath|MDR|data [4]))) ) ) ) # ( !\pmem_rdata[52]~input_o  & ( !\cache_inst|datapath|wayselector_mux|f[52]~158_combout  & ( 
// (\cache_inst|datapath|writelogic|comb~9_combout  & \cpu_inst|datapath|MDR|data [4]) ) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cache_inst|datapath|writelogic|comb~9_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|MDR|data [4]),
	.datae(!\pmem_rdata[52]~input_o ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[52]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux3~0 .lut_mask = 64'h0033447788BBCCFF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y20_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[51]~153 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[51]~153_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [109] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a51  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [109] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a51  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [110] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [109] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a51  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [110]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [110]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [109]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a51 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[51]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[51]~153 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[51]~153 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[51]~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y20_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[109] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [109]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[109] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[109] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y18_N10
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[110]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[110]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[110]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[110]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[110]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[110]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[110] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [110]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[110] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[110] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y20_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[51]~154 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[51]~154_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [110] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a51  & ( ((!\cache_inst|datapath|way0|data|data~0_combout ) # 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [109]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [110] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a51  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [109] ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [110] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a51  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [109] & (\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [110] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a51  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [109] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [109]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [110]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a51 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[51]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[51]~154 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[51]~154 .lut_mask = 64'h555500415555FF7D;
defparam \cache_inst|datapath|wayselector_mux|f[51]~154 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y20_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[51]~155 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[51]~155_combout  = ( \cache_inst|datapath|wayselector_mux|f[51]~153_combout  & ( \cache_inst|datapath|wayselector_mux|f[51]~154_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[51]~153_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[51]~154_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[51]~153_combout  & ( !\cache_inst|datapath|wayselector_mux|f[51]~154_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[51]~153_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[51]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[51]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[51]~155 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[51]~155 .lut_mask = 64'h0000C8CC3733FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[51]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y24_N0
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux4~0_combout  = ( \pmem_rdata[51]~input_o  & ( \cache_inst|datapath|wayselector_mux|f[51]~155_combout  & ( (!\cache_inst|datapath|writelogic|comb~9_combout ) # 
// (\cpu_inst|datapath|MDR|data [3]) ) ) ) # ( !\pmem_rdata[51]~input_o  & ( \cache_inst|datapath|wayselector_mux|f[51]~155_combout  & ( (!\cache_inst|datapath|writelogic|comb~9_combout  & (!\cache_inst|control|state.fetch_cline~q )) # 
// (\cache_inst|datapath|writelogic|comb~9_combout  & ((\cpu_inst|datapath|MDR|data [3]))) ) ) ) # ( \pmem_rdata[51]~input_o  & ( !\cache_inst|datapath|wayselector_mux|f[51]~155_combout  & ( (!\cache_inst|datapath|writelogic|comb~9_combout  & 
// (\cache_inst|control|state.fetch_cline~q )) # (\cache_inst|datapath|writelogic|comb~9_combout  & ((\cpu_inst|datapath|MDR|data [3]))) ) ) ) # ( !\pmem_rdata[51]~input_o  & ( !\cache_inst|datapath|wayselector_mux|f[51]~155_combout  & ( 
// (\cpu_inst|datapath|MDR|data [3] & \cache_inst|datapath|writelogic|comb~9_combout ) ) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [3]),
	.datac(gnd),
	.datad(!\cache_inst|datapath|writelogic|comb~9_combout ),
	.datae(!\pmem_rdata[51]~input_o ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[51]~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux4~0 .lut_mask = 64'h00335533AA33FF33;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y16_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[107] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [107]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[107] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[50]~150 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[50]~150_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [107] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [108]) # 
// (((\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a50 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [107] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [108] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a50  & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]) # 
// (!\cache_inst|datapath|way1|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [107] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [108]) # 
// (((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a50 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [107] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [108] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a50  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [108]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a50 ),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [107]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[50]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[50]~150 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[50]~150 .lut_mask = 64'h0301CFEF0302CFDF;
defparam \cache_inst|datapath|wayselector_mux|f[50]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N0
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[108]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[108]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[108]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[108]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[108]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[108]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y16_N1
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[108] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[108]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [108]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[108] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[108] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y16_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[107] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [107]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[107] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[50]~151 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[50]~151_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [107] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a50  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [107] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a50  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [108] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [107] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a50  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [108]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [108]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [107]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a50 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[50]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[50]~151 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[50]~151 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[50]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[50]~152 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[50]~152_combout  = ( \cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|Equal0~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[50]~151_combout ))) # (\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|wayselector_mux|f[50]~150_combout )))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (((\cache_inst|datapath|wayselector_mux|f[50]~151_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[50]~150_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[50]~151_combout ))) ) ) ) # ( \cache_inst|datapath|hit0~0_combout  & ( 
// !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[50]~150_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[50]~151_combout ))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[50]~150_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[50]~151_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[50]~150_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[50]~151_combout ),
	.datae(!\cache_inst|datapath|hit0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[50]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[50]~152 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[50]~152 .lut_mask = 64'h0A5F0A5F0A5F02DF;
defparam \cache_inst|datapath|wayselector_mux|f[50]~152 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N63
stratixiii_io_ibuf \pmem_rdata[50]~input (
	.i(pmem_rdata[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[50]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[50]~input .bus_hold = "false";
defparam \pmem_rdata[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N6
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux5~0_combout  = ( \pmem_rdata[50]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~9_combout  & (((\cache_inst|datapath|wayselector_mux|f[50]~152_combout )) # 
// (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~9_combout  & (((\cpu_inst|datapath|MDR|data [2])))) ) ) # ( !\pmem_rdata[50]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~9_combout  & 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[50]~152_combout )))) # (\cache_inst|datapath|writelogic|comb~9_combout  & (((\cpu_inst|datapath|MDR|data [2])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [2]),
	.datac(!\cache_inst|datapath|writelogic|comb~9_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[50]~152_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[50]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux5~0 .lut_mask = 64'h03A303A353F353F3;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[49]~147 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[49]~147_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [105] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a49  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [105] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a49  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [106] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [105] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a49  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [106]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [106]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [105]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a49 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[49]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[49]~147 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[49]~147 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[49]~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[105] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [105]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[105] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[105] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N32
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[106]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[106]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[106]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[106]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[106]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[106]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[106] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [106]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[106] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[106] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[49]~148 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[49]~148_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a49  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [106] & ( ((!\cache_inst|datapath|way0|data|data~0_combout ) # 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [105]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a49 
//  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [106] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [105] & (\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a49  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [106] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [105] ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a49  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [106] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [105] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [105]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a49 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [106]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[49]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[49]~148 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[49]~148 .lut_mask = 64'h333333330201F7FB;
defparam \cache_inst|datapath|wayselector_mux|f[49]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[49]~149 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[49]~149_combout  = ( \cache_inst|datapath|wayselector_mux|f[49]~147_combout  & ( \cache_inst|datapath|wayselector_mux|f[49]~148_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[49]~147_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[49]~148_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[49]~147_combout  & ( !\cache_inst|datapath|wayselector_mux|f[49]~148_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[49]~147_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[49]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[49]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[49]~149 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[49]~149 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[49]~149 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N94
stratixiii_io_ibuf \pmem_rdata[49]~input (
	.i(pmem_rdata[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[49]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[49]~input .bus_hold = "false";
defparam \pmem_rdata[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N28
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux6~0_combout  = ( \pmem_rdata[49]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~9_combout  & (((\cache_inst|datapath|wayselector_mux|f[49]~149_combout ) # 
// (\cache_inst|control|state.fetch_cline~q )))) # (\cache_inst|datapath|writelogic|comb~9_combout  & (\cpu_inst|datapath|MDR|data [1])) ) ) # ( !\pmem_rdata[49]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~9_combout  & 
// (((!\cache_inst|control|state.fetch_cline~q  & \cache_inst|datapath|wayselector_mux|f[49]~149_combout )))) # (\cache_inst|datapath|writelogic|comb~9_combout  & (\cpu_inst|datapath|MDR|data [1])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [1]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[49]~149_combout ),
	.datad(!\cache_inst|datapath|writelogic|comb~9_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[49]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux6~0 .lut_mask = 64'h0C550C553F553F55;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y21_N0
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[104]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[104]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[104]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[104]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[104]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[104]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y21_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[104] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [104]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[104] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[104] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y21_N39
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[103] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [103]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[103] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[103] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y21_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[48]~144 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[48]~144_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [103] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [104]) # 
// ((\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & \cache_inst|datapath|way1|data|data~0_combout ))) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a48 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [103] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a48  & (\cache_inst|datapath|way1|data|data_rtl_0_bypass [104] & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]) # 
// (!\cache_inst|datapath|way1|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [103] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [104]) # 
// ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & \cache_inst|datapath|way1|data|data~0_combout ))) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a48 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [103] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a48  & (\cache_inst|datapath|way1|data|data_rtl_0_bypass [104] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a48 ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [104]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [103]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[48]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[48]~144 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[48]~144 .lut_mask = 64'h000DFF2F000EFF1F;
defparam \cache_inst|datapath|wayselector_mux|f[48]~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y21_N2
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[104]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[104]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[104]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[104]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[104]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[104]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y21_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[104] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [104]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[104] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[104] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y21_N35
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[103] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [103]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[103] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[103] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y21_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[48]~145 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[48]~145_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [103] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a48  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [103] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a48  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [104] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [103] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a48  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [104]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [104]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [103]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a48 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[48]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[48]~145 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[48]~145 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[48]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[48]~146 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[48]~146_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[48]~144_combout )) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[48]~145_combout ))) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  
// & ((!\cache_inst|datapath|hit0~0_combout  & (\cache_inst|datapath|wayselector_mux|f[48]~144_combout )) # (\cache_inst|datapath|hit0~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[48]~145_combout ))))) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((\cache_inst|datapath|wayselector_mux|f[48]~145_combout )))) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout 
//  & (\cache_inst|datapath|wayselector_mux|f[48]~144_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[48]~145_combout ))) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( 
// !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[48]~144_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[48]~145_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[48]~144_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[48]~145_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[48]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[48]~146 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[48]~146 .lut_mask = 64'h44774477407F4477;
defparam \cache_inst|datapath|wayselector_mux|f[48]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N0
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux7~0_combout  = ( \cache_inst|datapath|writelogic|comb~9_combout  & ( \cpu_inst|datapath|MDR|data [0] ) ) # ( !\cache_inst|datapath|writelogic|comb~9_combout  & ( 
// \cpu_inst|datapath|MDR|data [0] & ( (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[48]~146_combout ))) # (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[48]~input_o )) ) ) ) # ( 
// !\cache_inst|datapath|writelogic|comb~9_combout  & ( !\cpu_inst|datapath|MDR|data [0] & ( (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[48]~146_combout ))) # (\cache_inst|control|state.fetch_cline~q  & 
// (\pmem_rdata[48]~input_o )) ) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\pmem_rdata[48]~input_o ),
	.datac(gnd),
	.datad(!\cache_inst|datapath|wayselector_mux|f[48]~146_combout ),
	.datae(!\cache_inst|datapath|writelogic|comb~9_combout ),
	.dataf(!\cpu_inst|datapath|MDR|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux7~0 .lut_mask = 64'h11BB000011BBFFFF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_lowbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[47]~141 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[47]~141_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [101] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a47  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [101] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a47  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [102] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [101] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a47  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [102]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [102]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [101]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a47 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[47]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[47]~141 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[47]~141 .lut_mask = 64'h0000F0F90F06FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[47]~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y18_N29
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[101] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [101]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[101] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[101] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y17_N32
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[102]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[102]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[102]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[102]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[102]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[102]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[102] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [102]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[102] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[102] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[47]~142 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[47]~142_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a47  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [102] & ( (!\cache_inst|datapath|way0|data|data~0_combout ) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [101])) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a47  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [102] & ( (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [101] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a47  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [102] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [101] ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a47  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [102] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [101] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [101]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a47 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [102]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[47]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[47]~142 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[47]~142 .lut_mask = 64'h333333331001BFFB;
defparam \cache_inst|datapath|wayselector_mux|f[47]~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[47]~143 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[47]~143_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[47]~142_combout  & ( (\cache_inst|control|pmemaddr_sel[1]~0_combout ) # 
// (\cache_inst|datapath|wayselector_mux|f[47]~141_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[47]~142_combout  & ( (((\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout )) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout )) # (\cache_inst|datapath|wayselector_mux|f[47]~141_combout ) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[47]~142_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[47]~141_combout  & !\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[47]~142_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[47]~141_combout  & (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[47]~141_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[47]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[47]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[47]~143 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[47]~143 .lut_mask = 64'h5400550057FF55FF;
defparam \cache_inst|datapath|wayselector_mux|f[47]~143 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
stratixiii_io_ibuf \pmem_rdata[47]~input (
	.i(pmem_rdata[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[47]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[47]~input .bus_hold = "false";
defparam \pmem_rdata[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N6
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux0~0_combout  = ( \pmem_rdata[47]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & (((\cache_inst|datapath|wayselector_mux|f[47]~143_combout )) # 
// (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (((\cpu_inst|datapath|MDR|data [15])))) ) ) # ( !\pmem_rdata[47]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[47]~143_combout )))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (((\cpu_inst|datapath|MDR|data [15])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [15]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[47]~143_combout ),
	.datad(!\cache_inst|datapath|writelogic|comb~8_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[47]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux0~0 .lut_mask = 64'h0A330A335F335F33;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[46]~138 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[46]~138_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [99] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a46  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [99] & 
// ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a46  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [100] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [99] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a46  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [100]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [100]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [99]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a46 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[46]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[46]~138 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[46]~138 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[46]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N30
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[100]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[100]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[100]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[100]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[100]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[100]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N31
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[100] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [100]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[100] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[100] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[99] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [99]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[99] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[46]~139 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[46]~139_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a46  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [100] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [99]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a46 
//  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [99] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [100]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a46  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [99]) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [100]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a46  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [100] & 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [99]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [100]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [99]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a46 ),
	.dataf(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[46]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[46]~139 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[46]~139 .lut_mask = 64'h00F00FFF00F906FF;
defparam \cache_inst|datapath|wayselector_mux|f[46]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N4
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[46]~140 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[46]~140_combout  = ( \cache_inst|datapath|wayselector_mux|f[46]~138_combout  & ( \cache_inst|datapath|wayselector_mux|f[46]~139_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[46]~138_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[46]~139_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|hit0~0_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[46]~138_combout  & ( !\cache_inst|datapath|wayselector_mux|f[46]~139_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|hit0~1_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[46]~138_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[46]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[46]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[46]~140 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[46]~140 .lut_mask = 64'h0000A8AA5755FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[46]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y24_N22
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux1~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[46]~140_combout  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[46]~input_o )))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (((\cpu_inst|datapath|MDR|data [14])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[46]~140_combout  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[46]~input_o )))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (((\cpu_inst|datapath|MDR|data [14])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cache_inst|datapath|writelogic|comb~8_combout ),
	.datac(!\cpu_inst|datapath|MDR|data [14]),
	.datad(!\pmem_rdata[46]~input_o ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[46]~140_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux1~0 .lut_mask = 64'h03478BCF03478BCF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y21_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[45]~135 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[45]~135_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [97] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a45  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [97] & 
// ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a45  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [98] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [97] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a45  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [98]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [98]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [97]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a45 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[45]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[45]~135 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[45]~135 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[45]~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y24_N18
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[98]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[98]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[98]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[98]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[98]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[98]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y24_N19
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[98] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[98]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [98]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[98] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[98] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[97] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [97]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[97] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[97] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y21_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[45]~136 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[45]~136_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [97] & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [98]) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a45 )) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [97] 
// & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [98] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a45  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [97] & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [98]) # 
// (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a45 ) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [97] & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [98] & 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a45 ) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [98]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a45 ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [97]),
	.dataf(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[45]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[45]~136 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[45]~136 .lut_mask = 64'h0033CCFF0012EDFF;
defparam \cache_inst|datapath|wayselector_mux|f[45]~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y21_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[45]~137 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[45]~137_combout  = ( \cache_inst|datapath|wayselector_mux|f[45]~135_combout  & ( \cache_inst|datapath|wayselector_mux|f[45]~136_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[45]~135_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[45]~136_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[45]~135_combout  & ( !\cache_inst|datapath|wayselector_mux|f[45]~136_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|datapath|hit0~1_combout ),
	.datac(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[45]~135_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[45]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[45]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[45]~137 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[45]~137 .lut_mask = 64'h0000E0F01F0FFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[45]~137 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
stratixiii_io_ibuf \pmem_rdata[45]~input (
	.i(pmem_rdata[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[45]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[45]~input .bus_hold = "false";
defparam \pmem_rdata[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y21_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux2~0_combout  = ( \pmem_rdata[45]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & (((\cache_inst|datapath|wayselector_mux|f[45]~137_combout )) # 
// (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (((\cpu_inst|datapath|MDR|data [13])))) ) ) # ( !\pmem_rdata[45]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[45]~137_combout )))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (((\cpu_inst|datapath|MDR|data [13])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [13]),
	.datac(!\cache_inst|datapath|writelogic|comb~8_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[45]~137_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[45]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux2~0 .lut_mask = 64'h03A303A353F353F3;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y22_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[44]~132 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[44]~132_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [95] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a44  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [95] & 
// ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a44  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [96] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [95] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a44  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [96]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [96]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [95]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a44 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[44]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[44]~132 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[44]~132 .lut_mask = 64'h0000F2F10D0EFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[44]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y22_N8
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[96]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[96]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[96]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[96]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[96]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[96]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y22_N9
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[96] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [96]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[96] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[96] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y22_N21
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[95] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [95]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[95] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y22_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[44]~133 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[44]~133_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [95] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a44  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [95] & 
// ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a44  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [96] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [95] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a44  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [96]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [96]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [95]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a44 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[44]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[44]~133 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[44]~133 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[44]~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y22_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[44]~134 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[44]~134_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[44]~132_combout )) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[44]~133_combout ))) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  
// & ((!\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|wayselector_mux|f[44]~132_combout )) # (\cache_inst|datapath|hit0~1_combout  & ((\cache_inst|datapath|wayselector_mux|f[44]~133_combout ))))) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((\cache_inst|datapath|wayselector_mux|f[44]~133_combout )))) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout 
//  & (\cache_inst|datapath|wayselector_mux|f[44]~132_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[44]~133_combout ))) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( 
// !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[44]~132_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[44]~133_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[44]~132_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[44]~133_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[44]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[44]~134 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[44]~134 .lut_mask = 64'h44774477407F4477;
defparam \cache_inst|datapath|wayselector_mux|f[44]~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y22_N20
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux3~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[44]~134_combout  & ( \cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & 
// ((\pmem_rdata[44]~input_o ))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (\cpu_inst|datapath|MDR|data [12])) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[44]~134_combout  & ( \cache_inst|control|state.fetch_cline~q  & ( 
// (!\cache_inst|datapath|writelogic|comb~8_combout  & ((\pmem_rdata[44]~input_o ))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (\cpu_inst|datapath|MDR|data [12])) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[44]~134_combout  & ( 
// !\cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~8_combout ) # (\cpu_inst|datapath|MDR|data [12]) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[44]~134_combout  & ( !\cache_inst|control|state.fetch_cline~q  & ( 
// (\cache_inst|datapath|writelogic|comb~8_combout  & \cpu_inst|datapath|MDR|data [12]) ) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~8_combout ),
	.datab(!\cpu_inst|datapath|MDR|data [12]),
	.datac(gnd),
	.datad(!\pmem_rdata[44]~input_o ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[44]~134_combout ),
	.dataf(!\cache_inst|control|state.fetch_cline~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux3~0 .lut_mask = 64'h1111BBBB11BB11BB;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y24_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[43]~130 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[43]~130_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [94] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a43  & ( (!\cache_inst|datapath|way0|data|data~0_combout ) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [93])) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [94] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a43  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [93] ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [94] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a43  & ( (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [93] & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [94] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a43  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [93] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [93]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [94]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a43 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[43]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[43]~130 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[43]~130 .lut_mask = 64'h00FF004100FFBEFF;
defparam \cache_inst|datapath|wayselector_mux|f[43]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y24_N2
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[94]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[94]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[94]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[94]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[94]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[94]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y24_N3
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[94] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [94]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[94] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[94] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y24_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[93] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [93]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[93] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y24_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[43]~129 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[43]~129_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [93] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a43  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [93] & 
// ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a43  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [94] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [93] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a43  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [94]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [94]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [93]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a43 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[43]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[43]~129 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[43]~129 .lut_mask = 64'h0000F2F10D0EFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[43]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y24_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[43]~131 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[43]~131_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[43]~129_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # 
// (\cache_inst|datapath|wayselector_mux|f[43]~130_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[43]~129_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout )))) # (\cache_inst|datapath|wayselector_mux|f[43]~130_combout ) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[43]~129_combout  
// & ( (\cache_inst|datapath|wayselector_mux|f[43]~130_combout  & \cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[43]~129_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[43]~130_combout  & (((\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[43]~130_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[43]~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[43]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[43]~131 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[43]~131 .lut_mask = 64'h11151111DDD5DDDD;
defparam \cache_inst|datapath|wayselector_mux|f[43]~131 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N63
stratixiii_io_ibuf \pmem_rdata[43]~input (
	.i(pmem_rdata[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[43]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[43]~input .bus_hold = "false";
defparam \pmem_rdata[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N2
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux4~0_combout  = ( \pmem_rdata[43]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & (((\cache_inst|datapath|wayselector_mux|f[43]~131_combout )) # 
// (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (((\cpu_inst|datapath|MDR|data [11])))) ) ) # ( !\pmem_rdata[43]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[43]~131_combout )))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (((\cpu_inst|datapath|MDR|data [11])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cache_inst|datapath|writelogic|comb~8_combout ),
	.datac(!\cpu_inst|datapath|MDR|data [11]),
	.datad(!\cache_inst|datapath|wayselector_mux|f[43]~131_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[43]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux4~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y21_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[91] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [91]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[42]~127 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[42]~127_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [91] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [92]) # 
// (((\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & \cache_inst|datapath|way0|data|data~0_combout )) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a42 )) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [91] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [92] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a42  & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]) # 
// (!\cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [91] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [92]) # 
// (((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & \cache_inst|datapath|way0|data|data~0_combout )) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a42 )) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [91] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [92] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a42  & ((!\cache_inst|datapath|way0|data|data~0_combout ) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [92]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a42 ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [91]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[42]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[42]~127 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[42]~127 .lut_mask = 64'h0031CEFF0032CDFF;
defparam \cache_inst|datapath|wayselector_mux|f[42]~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[92]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y21_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[92] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [92]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[91] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [91]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[42]~126 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[42]~126_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [91] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a42  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [91] & 
// ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a42  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [92] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [91] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a42  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [92]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [92]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [91]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a42 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[42]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[42]~126 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[42]~126 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[42]~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[42]~128 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[42]~128_combout  = ( \cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[42]~126_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) # (\cache_inst|datapath|wayselector_mux|f[42]~127_combout ) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[42]~126_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[42]~127_combout ) ) ) ) # ( \cache_inst|datapath|hit0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[42]~126_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[42]~127_combout  & (((!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~1_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[42]~126_combout  & ( (\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[42]~127_combout ) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[42]~127_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|hit0~0_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[42]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[42]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[42]~128 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[42]~128 .lut_mask = 64'h0505050DAFAFAF2F;
defparam \cache_inst|datapath|wayselector_mux|f[42]~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N0
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux5~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[42]~128_combout  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[42]~input_o )))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (((\cpu_inst|datapath|MDR|data [10])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[42]~128_combout  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[42]~input_o ))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (((\cpu_inst|datapath|MDR|data [10])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cache_inst|datapath|writelogic|comb~8_combout ),
	.datac(!\pmem_rdata[42]~input_o ),
	.datad(!\cpu_inst|datapath|MDR|data [10]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[42]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux5~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y21_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[41]~123 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[41]~123_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [89] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a41  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [89] & 
// ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a41  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [90] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [89] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a41  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [90]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [90]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [89]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a41 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[41]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[41]~123 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[41]~123 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[41]~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y23_N21
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[89] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [89]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N0
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[90]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y23_N1
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[90] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [90]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[41]~124 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[41]~124_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [90] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a41  & ( (!\cache_inst|datapath|way0|data|data~0_combout ) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [89])) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [90] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a41  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [89] ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [90] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a41  & ( (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [89] & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [90] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a41  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [89] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [89]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [90]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a41 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[41]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[41]~124 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[41]~124 .lut_mask = 64'h00FF000900FFF6FF;
defparam \cache_inst|datapath|wayselector_mux|f[41]~124 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y21_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[41]~125 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[41]~125_combout  = ( \cache_inst|datapath|wayselector_mux|f[41]~123_combout  & ( \cache_inst|datapath|wayselector_mux|f[41]~124_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[41]~123_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[41]~124_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[41]~123_combout  & ( !\cache_inst|datapath|wayselector_mux|f[41]~124_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|datapath|hit0~1_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[41]~123_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[41]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[41]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[41]~125 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[41]~125 .lut_mask = 64'h0000EF0010FFFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[41]~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N2
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux6~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[41]~125_combout  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & (((!\cache_inst|control|state.fetch_cline~q ) # 
// (\pmem_rdata[41]~input_o )))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (\cpu_inst|datapath|MDR|data [9])) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[41]~125_combout  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & 
// (((\cache_inst|control|state.fetch_cline~q  & \pmem_rdata[41]~input_o )))) # (\cache_inst|datapath|writelogic|comb~8_combout  & (\cpu_inst|datapath|MDR|data [9])) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~8_combout ),
	.datab(!\cpu_inst|datapath|MDR|data [9]),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\pmem_rdata[41]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[41]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux6~0 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[40]~120 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[40]~120_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a40  & ( \cache_inst|datapath|way1|data|data~0_combout  & ( ((\cache_inst|datapath|way1|data|data_rtl_0_bypass [88] & 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way1|data|data_rtl_0_bypass [87]) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a40 
//  & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [87] & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [88]) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a40  & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [88]) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [87]) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a40  & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [87] & 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [88]) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [87]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [88]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a40 ),
	.dataf(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[40]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[40]~120 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[40]~120 .lut_mask = 64'h0F000FFF0F090F6F;
defparam \cache_inst|datapath|wayselector_mux|f[40]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y24_N14
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[88]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y24_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[88] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [88]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y22_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[87] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [87]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y23_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[40]~121 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[40]~121_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [87] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a40  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [87] & 
// ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a40  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [88] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [87] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a40  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [88]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [88]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [87]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a40 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[40]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[40]~121 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[40]~121 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[40]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y23_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[40]~122 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[40]~122_combout  = ( \cache_inst|datapath|wayselector_mux|f[40]~120_combout  & ( \cache_inst|datapath|wayselector_mux|f[40]~121_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[40]~120_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[40]~121_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[40]~120_combout  & ( !\cache_inst|datapath|wayselector_mux|f[40]~121_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[40]~120_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[40]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[40]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[40]~122 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[40]~122 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[40]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y23_N6
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux7~0_combout  = ( \pmem_rdata[40]~input_o  & ( \cache_inst|datapath|wayselector_mux|f[40]~122_combout  & ( (!\cache_inst|datapath|writelogic|comb~8_combout ) # 
// (\cpu_inst|datapath|MDR|data [8]) ) ) ) # ( !\pmem_rdata[40]~input_o  & ( \cache_inst|datapath|wayselector_mux|f[40]~122_combout  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & (!\cache_inst|control|state.fetch_cline~q )) # 
// (\cache_inst|datapath|writelogic|comb~8_combout  & ((\cpu_inst|datapath|MDR|data [8]))) ) ) ) # ( \pmem_rdata[40]~input_o  & ( !\cache_inst|datapath|wayselector_mux|f[40]~122_combout  & ( (!\cache_inst|datapath|writelogic|comb~8_combout  & 
// (\cache_inst|control|state.fetch_cline~q )) # (\cache_inst|datapath|writelogic|comb~8_combout  & ((\cpu_inst|datapath|MDR|data [8]))) ) ) ) # ( !\pmem_rdata[40]~input_o  & ( !\cache_inst|datapath|wayselector_mux|f[40]~122_combout  & ( 
// (\cache_inst|datapath|writelogic|comb~8_combout  & \cpu_inst|datapath|MDR|data [8]) ) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~8_combout ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cpu_inst|datapath|MDR|data [8]),
	.datad(gnd),
	.datae(!\pmem_rdata[40]~input_o ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[40]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux7~0 .lut_mask = 64'h050527278D8DAFAF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_highbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y21_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[39]~117 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[39]~117_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [85] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a39  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [85] & 
// ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a39  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [86] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [85] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a39  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [86]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [86]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [85]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a39 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[39]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[39]~117 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[39]~117 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[39]~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y22_N19
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[85] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [85]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y14_N0
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[86]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y14_N1
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[86] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [86]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y21_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[39]~118 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[39]~118_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a39  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [86] & ( (!\cache_inst|datapath|way0|data|data~0_combout ) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [85])) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a39 
//  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [86] & ( (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [85] & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a39  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [86] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [85] ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a39  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [86] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [85] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [85]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a39 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [86]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[39]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[39]~118 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[39]~118 .lut_mask = 64'h00FF00FF0021DEFF;
defparam \cache_inst|datapath|wayselector_mux|f[39]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y21_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[39]~119 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[39]~119_combout  = ( \cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[39]~118_combout  & ( (((\cache_inst|datapath|hit0~0_combout  & !\cache_inst|datapath|Equal0~0_combout )) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout )) # (\cache_inst|datapath|wayselector_mux|f[39]~117_combout ) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[39]~118_combout  & ( 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[39]~117_combout ) ) ) ) # ( \cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|datapath|wayselector_mux|f[39]~118_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[39]~117_combout  & (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[39]~118_combout  & ( (\cache_inst|datapath|wayselector_mux|f[39]~117_combout  & !\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[39]~117_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|hit0~1_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[39]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[39]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[39]~119 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[39]~119 .lut_mask = 64'h4444404477777F77;
defparam \cache_inst|datapath|wayselector_mux|f[39]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N26
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux0~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[39]~119_combout  & ( (!\cache_inst|datapath|writelogic|comb~7_combout  & (((!\cache_inst|control|state.fetch_cline~q ) # 
// (\pmem_rdata[39]~input_o )))) # (\cache_inst|datapath|writelogic|comb~7_combout  & (\cpu_inst|datapath|MDR|data [7])) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[39]~119_combout  & ( (!\cache_inst|datapath|writelogic|comb~7_combout  & 
// (((\cache_inst|control|state.fetch_cline~q  & \pmem_rdata[39]~input_o )))) # (\cache_inst|datapath|writelogic|comb~7_combout  & (\cpu_inst|datapath|MDR|data [7])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [7]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~7_combout ),
	.datad(!\pmem_rdata[39]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[39]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux0~0 .lut_mask = 64'h05350535C5F5C5F5;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y23_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[83] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [83]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[38]~114 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[38]~114_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [83] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [84]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & \cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a38 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [83] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [84] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a38  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [83] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [84]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a38 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [83] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [84] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a38  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [84]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a38 ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [83]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[38]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[38]~114 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[38]~114 .lut_mask = 64'h0203DFCF0302CFDF;
defparam \cache_inst|datapath|wayselector_mux|f[38]~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y23_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[83] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [83]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N4
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[84]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y23_N5
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[84] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [84]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[38]~115 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[38]~115_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a38  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [84] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]) # (!\cache_inst|datapath|way0|data|data~0_combout )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [83]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a38  & 
// ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [83] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [84]) # ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a38  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [84] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [83]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a38  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [83] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [84]) # ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [83]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [84]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a38 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[38]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[38]~115 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[38]~115 .lut_mask = 64'h4454775744457775;
defparam \cache_inst|datapath|wayselector_mux|f[38]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[38]~116 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[38]~116_combout  = ( \cache_inst|datapath|wayselector_mux|f[38]~114_combout  & ( \cache_inst|datapath|wayselector_mux|f[38]~115_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[38]~114_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[38]~115_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[38]~114_combout  & ( !\cache_inst|datapath|wayselector_mux|f[38]~115_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[38]~114_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[38]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[38]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[38]~116 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[38]~116 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[38]~116 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N63
stratixiii_io_ibuf \pmem_rdata[38]~input (
	.i(pmem_rdata[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[38]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[38]~input .bus_hold = "false";
defparam \pmem_rdata[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N34
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux1~0_combout  = ( \pmem_rdata[38]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~7_combout  & (((\cache_inst|datapath|wayselector_mux|f[38]~116_combout ) # 
// (\cache_inst|control|state.fetch_cline~q )))) # (\cache_inst|datapath|writelogic|comb~7_combout  & (\cpu_inst|datapath|MDR|data [6])) ) ) # ( !\pmem_rdata[38]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~7_combout  & 
// (((!\cache_inst|control|state.fetch_cline~q  & \cache_inst|datapath|wayselector_mux|f[38]~116_combout )))) # (\cache_inst|datapath|writelogic|comb~7_combout  & (\cpu_inst|datapath|MDR|data [6])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [6]),
	.datab(!\cache_inst|datapath|writelogic|comb~7_combout ),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[38]~116_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[38]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux1~0 .lut_mask = 64'h11D111D11DDD1DDD;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y22_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[81] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [81]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N38
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[82]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y22_N39
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[82] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [82]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[37]~111 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[37]~111_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [81] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [82] & ( ((\cache_inst|datapath|way1|data|data~0_combout  & 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a37 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [81] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [82] & ( (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a37  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [81] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [82] ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a37 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [81]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [82]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[37]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[37]~111 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[37]~111 .lut_mask = 64'h0000FFFF00BE41FF;
defparam \cache_inst|datapath|wayselector_mux|f[37]~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y22_N19
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[81] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [81]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N36
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[82]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y22_N37
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[82] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [82]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[37]~112 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[37]~112_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a37  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [82] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [81]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a37  & 
// ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [81] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [82]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a37  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [82] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [81]) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a37  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [81] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [82]) # 
// ((\cache_inst|datapath|way0|data|data~0_combout  & !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [81]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [82]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a37 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[37]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[37]~112 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[37]~112 .lut_mask = 64'h4544757744457775;
defparam \cache_inst|datapath|wayselector_mux|f[37]~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[37]~113 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[37]~113_combout  = ( \cache_inst|datapath|wayselector_mux|f[37]~111_combout  & ( \cache_inst|datapath|wayselector_mux|f[37]~112_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[37]~111_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[37]~112_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[37]~111_combout  & ( !\cache_inst|datapath|wayselector_mux|f[37]~112_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[37]~111_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[37]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[37]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[37]~113 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[37]~113 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[37]~113 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N32
stratixiii_io_ibuf \pmem_rdata[37]~input (
	.i(pmem_rdata[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[37]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[37]~input .bus_hold = "false";
defparam \pmem_rdata[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux2~0_combout  = ( \cache_inst|datapath|writelogic|comb~7_combout  & ( \cpu_inst|datapath|MDR|data [5] ) ) # ( !\cache_inst|datapath|writelogic|comb~7_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[37]~113_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[37]~input_o ))) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[37]~113_combout ),
	.datab(!\cpu_inst|datapath|MDR|data [5]),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\pmem_rdata[37]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux2~0 .lut_mask = 64'h505F505F33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y22_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[36]~109 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[36]~109_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a36  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [80] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [79]) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a36  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [80]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [79]) ) ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a36  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [79] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [80]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a36  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [79] & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [80]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [79]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [80]),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a36 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[36]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[36]~109 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[36]~109 .lut_mask = 64'h3300332133FF337B;
defparam \cache_inst|datapath|wayselector_mux|f[36]~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y18_N10
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[80]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y18_N11
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[80] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [80]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y18_N31
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[79] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [79]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y18_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[36]~108 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[36]~108_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [79] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a36  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [79] & 
// ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a36  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [80] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [79] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a36  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [80]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [80]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [79]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a36 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[36]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[36]~108 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[36]~108 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[36]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[36]~110 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[36]~110_combout  = ( \cache_inst|datapath|wayselector_mux|f[36]~109_combout  & ( \cache_inst|datapath|wayselector_mux|f[36]~108_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[36]~109_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[36]~108_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[36]~109_combout  & ( !\cache_inst|datapath|wayselector_mux|f[36]~108_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[36]~109_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[36]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[36]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[36]~110 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[36]~110 .lut_mask = 64'h00005575AA8AFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[36]~110 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y23_N1
stratixiii_io_ibuf \pmem_rdata[36]~input (
	.i(pmem_rdata[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[36]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[36]~input .bus_hold = "false";
defparam \pmem_rdata[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y24_N34
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux3~0_combout  = ( \cpu_inst|datapath|MDR|data [4] & ( ((!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[36]~110_combout )) # 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[36]~input_o )))) # (\cache_inst|datapath|writelogic|comb~7_combout ) ) ) # ( !\cpu_inst|datapath|MDR|data [4] & ( (!\cache_inst|datapath|writelogic|comb~7_combout  & 
// ((!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[36]~110_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[36]~input_o ))))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cache_inst|datapath|writelogic|comb~7_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[36]~110_combout ),
	.datad(!\pmem_rdata[36]~input_o ),
	.datae(!\cpu_inst|datapath|MDR|data [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux3~0 .lut_mask = 64'h084C3B7F084C3B7F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y20_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[35]~105 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[35]~105_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [77] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a35  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [77] & 
// ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a35  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [78] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [77] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a35  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [78]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [78]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [77]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a35 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[35]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[35]~105 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[35]~105 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[35]~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y21_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[77] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [77]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y20_N6
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[78]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y20_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[78] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [78]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y20_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[35]~106 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[35]~106_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a35  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [78] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]) # (!\cache_inst|datapath|way0|data|data~0_combout )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [77]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a35  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [78] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [77]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a35  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [77] 
// & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [78]) # ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & \cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a35  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [77] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [78]) # ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [77]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [78]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a35 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[35]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[35]~106 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[35]~106 .lut_mask = 64'h4454444577577775;
defparam \cache_inst|datapath|wayselector_mux|f[35]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y20_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[35]~107 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[35]~107_combout  = ( \cache_inst|datapath|wayselector_mux|f[35]~105_combout  & ( \cache_inst|datapath|wayselector_mux|f[35]~106_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[35]~105_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[35]~106_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[35]~105_combout  & ( !\cache_inst|datapath|wayselector_mux|f[35]~106_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[35]~105_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[35]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[35]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[35]~107 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[35]~107 .lut_mask = 64'h0000CC8C3373FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[35]~107 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N94
stratixiii_io_ibuf \pmem_rdata[35]~input (
	.i(pmem_rdata[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[35]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[35]~input .bus_hold = "false";
defparam \pmem_rdata[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y24_N26
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux4~0_combout  = ( \pmem_rdata[35]~input_o  & ( \cpu_inst|datapath|MDR|data [3] & ( ((\cache_inst|datapath|wayselector_mux|f[35]~107_combout ) # 
// (\cache_inst|datapath|writelogic|comb~7_combout )) # (\cache_inst|control|state.fetch_cline~q ) ) ) ) # ( !\pmem_rdata[35]~input_o  & ( \cpu_inst|datapath|MDR|data [3] & ( ((!\cache_inst|control|state.fetch_cline~q  & 
// \cache_inst|datapath|wayselector_mux|f[35]~107_combout )) # (\cache_inst|datapath|writelogic|comb~7_combout ) ) ) ) # ( \pmem_rdata[35]~input_o  & ( !\cpu_inst|datapath|MDR|data [3] & ( (!\cache_inst|datapath|writelogic|comb~7_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[35]~107_combout ) # (\cache_inst|control|state.fetch_cline~q ))) ) ) ) # ( !\pmem_rdata[35]~input_o  & ( !\cpu_inst|datapath|MDR|data [3] & ( (!\cache_inst|control|state.fetch_cline~q  & 
// (!\cache_inst|datapath|writelogic|comb~7_combout  & \cache_inst|datapath|wayselector_mux|f[35]~107_combout )) ) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cache_inst|datapath|writelogic|comb~7_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[35]~107_combout ),
	.datad(gnd),
	.datae(!\pmem_rdata[35]~input_o ),
	.dataf(!\cpu_inst|datapath|MDR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux4~0 .lut_mask = 64'h08084C4C3B3B7F7F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N18
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[34]~102 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[34]~102_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [75] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a34  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [75] & 
// ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a34  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [76] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [75] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a34  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [76]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [76]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [75]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a34 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[34]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[34]~102 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[34]~102 .lut_mask = 64'h0000FF0900F6FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[34]~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N24
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[76]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y17_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[34]~103 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[34]~103_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a34  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [76] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [75]) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a34  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [76]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [75]) ) ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a34  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [75] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [76]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a34  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [75] & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [76]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [75]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [76]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a34 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[34]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[34]~103 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[34]~103 .lut_mask = 64'h303032313F3F373B;
defparam \cache_inst|datapath|wayselector_mux|f[34]~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[34]~104 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[34]~104_combout  = ( \cache_inst|datapath|wayselector_mux|f[34]~102_combout  & ( \cache_inst|datapath|wayselector_mux|f[34]~103_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[34]~102_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[34]~103_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|hit0~0_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[34]~102_combout  & ( !\cache_inst|datapath|wayselector_mux|f[34]~103_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|hit0~1_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[34]~102_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[34]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[34]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[34]~104 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[34]~104 .lut_mask = 64'h0000A8AA5755FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[34]~104 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X7_Y51_N94
stratixiii_io_ibuf \pmem_rdata[34]~input (
	.i(pmem_rdata[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[34]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[34]~input .bus_hold = "false";
defparam \pmem_rdata[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N36
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux5~0_combout  = ( \pmem_rdata[34]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~7_combout  & (((\cache_inst|control|state.fetch_cline~q )) # 
// (\cache_inst|datapath|wayselector_mux|f[34]~104_combout ))) # (\cache_inst|datapath|writelogic|comb~7_combout  & (((\cpu_inst|datapath|MDR|data [2])))) ) ) # ( !\pmem_rdata[34]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~7_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[34]~104_combout  & (!\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~7_combout  & (((\cpu_inst|datapath|MDR|data [2])))) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[34]~104_combout ),
	.datab(!\cache_inst|datapath|writelogic|comb~7_combout ),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\cpu_inst|datapath|MDR|data [2]),
	.datae(gnd),
	.dataf(!\pmem_rdata[34]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux5~0 .lut_mask = 64'h407340734C7F4C7F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[33]~99 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[33]~99_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [73] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a33  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [73] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a33  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [74] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [73] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a33  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [74]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [74]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [73]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a33 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[33]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[33]~99 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[33]~99 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[33]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N26
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[74]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[33]~100 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[33]~100_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [74] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a33  & ( ((!\cache_inst|datapath|way0|data|data~0_combout ) # 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [73]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [74] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a33  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [73] ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [74] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a33  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [73] & (\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [74] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a33  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [73] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [73]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [74]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a33 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[33]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[33]~100 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[33]~100 .lut_mask = 64'h333300213333FF7B;
defparam \cache_inst|datapath|wayselector_mux|f[33]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N4
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[33]~101 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[33]~101_combout  = ( \cache_inst|datapath|wayselector_mux|f[33]~99_combout  & ( \cache_inst|datapath|wayselector_mux|f[33]~100_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[33]~99_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[33]~100_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[33]~99_combout  & ( !\cache_inst|datapath|wayselector_mux|f[33]~100_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[33]~99_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[33]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[33]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[33]~101 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[33]~101 .lut_mask = 64'h0000AA8A5575FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[33]~101 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
stratixiii_io_ibuf \pmem_rdata[33]~input (
	.i(pmem_rdata[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[33]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[33]~input .bus_hold = "false";
defparam \pmem_rdata[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N2
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux6~0_combout  = ( \pmem_rdata[33]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~7_combout  & (((\cache_inst|control|state.fetch_cline~q ) # 
// (\cache_inst|datapath|wayselector_mux|f[33]~101_combout )))) # (\cache_inst|datapath|writelogic|comb~7_combout  & (\cpu_inst|datapath|MDR|data [1])) ) ) # ( !\pmem_rdata[33]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~7_combout  & 
// (((\cache_inst|datapath|wayselector_mux|f[33]~101_combout  & !\cache_inst|control|state.fetch_cline~q )))) # (\cache_inst|datapath|writelogic|comb~7_combout  & (\cpu_inst|datapath|MDR|data [1])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [1]),
	.datab(!\cache_inst|datapath|wayselector_mux|f[33]~101_combout ),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\cache_inst|datapath|writelogic|comb~7_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[33]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux6~0 .lut_mask = 64'h305530553F553F55;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[32]~96 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[32]~96_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [71] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [72]) # 
// (((\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a32 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [71] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [72] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a32  & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]) # 
// (!\cache_inst|datapath|way1|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [71] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [72]) # 
// (((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a32 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [71] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [72] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a32  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [72]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a32 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [71]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[32]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[32]~96 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[32]~96 .lut_mask = 64'h0051AEFF0054ABFF;
defparam \cache_inst|datapath|wayselector_mux|f[32]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N36
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[72]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N37
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[32]~97 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[32]~97_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a32  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [72] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [71]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a32  & 
// ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [71] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [72]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a32  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [72] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [71]) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a32  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [71] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [72]) # 
// ((\cache_inst|datapath|way0|data|data~0_combout  & !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [72]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [71]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a32 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[32]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[32]~97 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[32]~97 .lut_mask = 64'h2322737722237773;
defparam \cache_inst|datapath|wayselector_mux|f[32]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[32]~98 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[32]~98_combout  = ( \cache_inst|datapath|wayselector_mux|f[32]~96_combout  & ( \cache_inst|datapath|wayselector_mux|f[32]~97_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[32]~96_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[32]~97_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[32]~96_combout  & ( !\cache_inst|datapath|wayselector_mux|f[32]~97_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[32]~96_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[32]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[32]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[32]~98 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[32]~98 .lut_mask = 64'h0000A8AA5755FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[32]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N20
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux7~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[32]~98_combout  & ( (!\cache_inst|datapath|writelogic|comb~7_combout  & (((!\cache_inst|control|state.fetch_cline~q ) # 
// (\pmem_rdata[32]~input_o )))) # (\cache_inst|datapath|writelogic|comb~7_combout  & (\cpu_inst|datapath|MDR|data [0])) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[32]~98_combout  & ( (!\cache_inst|datapath|writelogic|comb~7_combout  & 
// (((\cache_inst|control|state.fetch_cline~q  & \pmem_rdata[32]~input_o )))) # (\cache_inst|datapath|writelogic|comb~7_combout  & (\cpu_inst|datapath|MDR|data [0])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [0]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\pmem_rdata[32]~input_o ),
	.datad(!\cache_inst|datapath|writelogic|comb~7_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[32]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux7~0 .lut_mask = 64'h03550355CF55CF55;
defparam \cache_inst|datapath|writelogic|module_instant_loop[2].writelogic_lowbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y21_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N36
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[70]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y21_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[31]~93 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[31]~93_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [69] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [70] & ( ((\cache_inst|datapath|way1|data|data~0_combout  & 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [69] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [70] & ( (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a31  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [69] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [70] ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a31 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [69]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [70]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[31]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[31]~93 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[31]~93 .lut_mask = 64'h0000FFFF00DE21FF;
defparam \cache_inst|datapath|wayselector_mux|f[31]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y21_N20
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[70]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y21_N21
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[31]~94 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[31]~94_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a31  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [70] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [69]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a31 
//  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [69] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [70]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a31  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [69]) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [70]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a31  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [70] & 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [69]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [70]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [69]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a31 ),
	.dataf(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[31]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[31]~94 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[31]~94 .lut_mask = 64'h2222777732233773;
defparam \cache_inst|datapath|wayselector_mux|f[31]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y21_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[31]~95 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[31]~95_combout  = ( \cache_inst|datapath|wayselector_mux|f[31]~93_combout  & ( \cache_inst|datapath|wayselector_mux|f[31]~94_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[31]~93_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[31]~94_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[31]~93_combout  & ( !\cache_inst|datapath|wayselector_mux|f[31]~94_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout )) 
// # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[31]~93_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[31]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[31]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[31]~95 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[31]~95 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[31]~95 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N94
stratixiii_io_ibuf \pmem_rdata[31]~input (
	.i(pmem_rdata[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[31]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[31]~input .bus_hold = "false";
defparam \pmem_rdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux0~0_combout  = ( \pmem_rdata[31]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~6_combout  & (((\cache_inst|datapath|wayselector_mux|f[31]~95_combout )) # 
// (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~6_combout  & (((\cpu_inst|datapath|MDR|data [15])))) ) ) # ( !\pmem_rdata[31]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~6_combout  & 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[31]~95_combout )))) # (\cache_inst|datapath|writelogic|comb~6_combout  & (((\cpu_inst|datapath|MDR|data [15])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [15]),
	.datac(!\cache_inst|datapath|writelogic|comb~6_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[31]~95_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux0~0 .lut_mask = 64'h03A303A353F353F3;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y22_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[30]~90 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[30]~90_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [67] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a30  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [67] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a30  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [68] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [67] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a30  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [68]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [68]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [67]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[30]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[30]~90 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[30]~90 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[30]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y14_N16
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[68]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y14_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[30]~91 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[30]~91_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [67] & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [68]) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a30 )) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [67] 
// & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [68] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a30  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [67] & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [68]) # 
// (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a30 ) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [67] & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [68] & 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a30 ) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [68]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a30 ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [67]),
	.dataf(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[30]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[30]~91 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[30]~91 .lut_mask = 64'h000FF0FF0006F9FF;
defparam \cache_inst|datapath|wayselector_mux|f[30]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N18
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[30]~92 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[30]~92_combout  = ( \cache_inst|datapath|wayselector_mux|f[30]~90_combout  & ( \cache_inst|datapath|wayselector_mux|f[30]~91_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[30]~90_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[30]~91_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[30]~90_combout  & ( !\cache_inst|datapath|wayselector_mux|f[30]~91_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout )) 
// # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[30]~90_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[30]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[30]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[30]~92 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[30]~92 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[30]~92 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y51_N94
stratixiii_io_ibuf \pmem_rdata[30]~input (
	.i(pmem_rdata[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[30]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[30]~input .bus_hold = "false";
defparam \pmem_rdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N28
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux1~0_combout  = ( \pmem_rdata[30]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~6_combout  & (((\cache_inst|datapath|wayselector_mux|f[30]~92_combout )) # 
// (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~6_combout  & (((\cpu_inst|datapath|MDR|data [14])))) ) ) # ( !\pmem_rdata[30]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~6_combout  & 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[30]~92_combout ))) # (\cache_inst|datapath|writelogic|comb~6_combout  & (((\cpu_inst|datapath|MDR|data [14])))) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~6_combout ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[30]~92_combout ),
	.datad(!\cpu_inst|datapath|MDR|data [14]),
	.datae(gnd),
	.dataf(!\pmem_rdata[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux1~0 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[28]~84 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[28]~84_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [63] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a28  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [63] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a28  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [64] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [63] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a28  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [64]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [64]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [63]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[28]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[28]~84 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[28]~84 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[28]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N38
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[64]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y18_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N21
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[28]~85 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[28]~85_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [63] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a28  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [63] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a28  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [64] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [63] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a28  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [64]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [64]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [63]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[28]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[28]~85 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[28]~85 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[28]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[28]~86 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[28]~86_combout  = ( \cache_inst|datapath|wayselector_mux|f[28]~84_combout  & ( \cache_inst|datapath|wayselector_mux|f[28]~85_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[28]~84_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[28]~85_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|hit0~0_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[28]~84_combout  & ( !\cache_inst|datapath|wayselector_mux|f[28]~85_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[28]~84_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[28]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[28]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[28]~86 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[28]~86 .lut_mask = 64'h0000EF0010FFFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[28]~86 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X13_Y51_N94
stratixiii_io_ibuf \pmem_rdata[28]~input (
	.i(pmem_rdata[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[28]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[28]~input .bus_hold = "false";
defparam \pmem_rdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N6
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux3~0_combout  = ( \cache_inst|datapath|writelogic|comb~6_combout  & ( \cpu_inst|datapath|MDR|data [12] ) ) # ( !\cache_inst|datapath|writelogic|comb~6_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[28]~86_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[28]~input_o ))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [12]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[28]~86_combout ),
	.datad(!\pmem_rdata[28]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux3~0 .lut_mask = 64'h0A5F0A5F33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y28_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y28_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[27]~81 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[27]~81_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [61] & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [62]) # 
// ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout )) ) ) ) # ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [61] & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [62] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout  & 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [61] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [62]) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [61] & ( 
// !\cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [62] & \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout ) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [62]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [61]),
	.dataf(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[27]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[27]~81 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[27]~81 .lut_mask = 64'h0303CFCF0102EFDF;
defparam \cache_inst|datapath|wayselector_mux|f[27]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y28_N9
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N18
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[62]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y15_N19
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y28_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[27]~82 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[27]~82_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [62] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [61]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [62] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [61]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [61] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [62]) # ((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [61] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [62]) # ((\cache_inst|datapath|way0|data|data~0_combout  & !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [61]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [62]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[27]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[27]~82 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[27]~82 .lut_mask = 64'h4544444575777775;
defparam \cache_inst|datapath|wayselector_mux|f[27]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y28_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[27]~83 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[27]~83_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[27]~82_combout  & ( (\cache_inst|datapath|wayselector_mux|f[27]~81_combout ) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[27]~82_combout  & ( (((\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout )) # 
// (\cache_inst|datapath|wayselector_mux|f[27]~81_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[27]~82_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[27]~81_combout ) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[27]~82_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[27]~81_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[27]~81_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[27]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[27]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[27]~83 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[27]~83 .lut_mask = 64'h0C080C0C3F7F3F3F;
defparam \cache_inst|datapath|wayselector_mux|f[27]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y28_N36
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux4~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( \cache_inst|datapath|wayselector_mux|f[27]~83_combout  & ( (!\cache_inst|datapath|writelogic|comb~6_combout  & 
// ((\pmem_rdata[27]~input_o ))) # (\cache_inst|datapath|writelogic|comb~6_combout  & (\cpu_inst|datapath|MDR|data [11])) ) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( \cache_inst|datapath|wayselector_mux|f[27]~83_combout  & ( 
// (!\cache_inst|datapath|writelogic|comb~6_combout ) # (\cpu_inst|datapath|MDR|data [11]) ) ) ) # ( \cache_inst|control|state.fetch_cline~q  & ( !\cache_inst|datapath|wayselector_mux|f[27]~83_combout  & ( (!\cache_inst|datapath|writelogic|comb~6_combout  & 
// ((\pmem_rdata[27]~input_o ))) # (\cache_inst|datapath|writelogic|comb~6_combout  & (\cpu_inst|datapath|MDR|data [11])) ) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( !\cache_inst|datapath|wayselector_mux|f[27]~83_combout  & ( 
// (\cache_inst|datapath|writelogic|comb~6_combout  & \cpu_inst|datapath|MDR|data [11]) ) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~6_combout ),
	.datab(!\cpu_inst|datapath|MDR|data [11]),
	.datac(!\pmem_rdata[27]~input_o ),
	.datad(gnd),
	.datae(!\cache_inst|control|state.fetch_cline~q ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[27]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux4~0 .lut_mask = 64'h11111B1BBBBB1B1B;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y23_N35
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[29]~87 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[29]~87_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [65] & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [66]) # 
// ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a29 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [65] 
// & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [66] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a29  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [65] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [66]) # 
// (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a29 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [65] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [66] & 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a29 ) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [66]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a29 ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [65]),
	.dataf(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[29]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[29]~87 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[29]~87 .lut_mask = 64'h0505AFAF0104EFBF;
defparam \cache_inst|datapath|wayselector_mux|f[29]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y23_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N14
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[66]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y23_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[29]~88 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[29]~88_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a29  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [66] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]) # (!\cache_inst|datapath|way0|data|data~0_combout )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [65]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a29  & 
// ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [65] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [66]) # ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a29  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [66] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [65]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a29  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [65] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [66]) # ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [65]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [66]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a29 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[29]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[29]~88 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[29]~88 .lut_mask = 64'h550455F7550155FD;
defparam \cache_inst|datapath|wayselector_mux|f[29]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[29]~89 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[29]~89_combout  = ( \cache_inst|datapath|wayselector_mux|f[29]~87_combout  & ( \cache_inst|datapath|wayselector_mux|f[29]~88_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[29]~87_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[29]~88_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[29]~87_combout  & ( !\cache_inst|datapath|wayselector_mux|f[29]~88_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )) 
// # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[29]~87_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[29]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[29]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[29]~89 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[29]~89 .lut_mask = 64'h0000F0D00F2FFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[29]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N26
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~3 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~3_combout  = ( !\cpu_inst|datapath|MAR|data [2] & ( (!\cpu_inst|datapath|MAR|data [1] & \cache_inst|datapath|writelogic|comb~2_combout ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cache_inst|datapath|writelogic|comb~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~3 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~3 .lut_mask = 64'h2222222200000000;
defparam \cache_inst|datapath|writelogic|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y23_N29
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y51_N63
stratixiii_io_ibuf \pmem_rdata[9]~input (
	.i(pmem_rdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[9]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[9]~input .bus_hold = "false";
defparam \pmem_rdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N32
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[26]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y17_N33
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N22
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[28]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y28_N1
stratixiii_io_ibuf \pmem_rdata[11]~input (
	.i(pmem_rdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[11]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[11]~input .bus_hold = "false";
defparam \pmem_rdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y28_N18
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[30]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y28_N19
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y28_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N94
stratixiii_io_ibuf \pmem_rdata[12]~input (
	.i(pmem_rdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[12]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[12]~input .bus_hold = "false";
defparam \pmem_rdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[32]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y18_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y51_N1
stratixiii_io_ibuf \pmem_rdata[13]~input (
	.i(pmem_rdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[13]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[13]~input .bus_hold = "false";
defparam \pmem_rdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux2~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[13]~41_combout  & ( (!\cache_inst|datapath|writelogic|comb~3_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[13]~input_o )))) # (\cache_inst|datapath|writelogic|comb~3_combout  & (((\cpu_inst|datapath|MDR|data [13])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[13]~41_combout  & ( (!\cache_inst|datapath|writelogic|comb~3_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[13]~input_o )))) # (\cache_inst|datapath|writelogic|comb~3_combout  & (((\cpu_inst|datapath|MDR|data [13])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [13]),
	.datac(!\cache_inst|datapath|writelogic|comb~3_combout ),
	.datad(!\pmem_rdata[13]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[13]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux2~0 .lut_mask = 64'h03530353A3F3A3F3;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y51_N32
stratixiii_io_ibuf \pmem_rdata[14]~input (
	.i(pmem_rdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[14]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[14]~input .bus_hold = "false";
defparam \pmem_rdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N0
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[36]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y22_N32
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[38]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y22_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y14_N27
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N94
stratixiii_io_ibuf \pmem_rdata[16]~input (
	.i(pmem_rdata[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[16]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[16]~input .bus_hold = "false";
defparam \pmem_rdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N6
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[40]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y51_N63
stratixiii_io_ibuf \pmem_rdata[17]~input (
	.i(pmem_rdata[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[17]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[17]~input .bus_hold = "false";
defparam \pmem_rdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N30
stratixiii_lcell_comb \cache_inst|datapath|writelogic|comb~5 (
// Equation(s):
// \cache_inst|datapath|writelogic|comb~5_combout  = ( !\cpu_inst|datapath|MAR|data [3] & ( (!\cache_inst|control|state.fetch_cline~q  & \cache_inst|datapath|writelogic|comb~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\cache_inst|datapath|writelogic|comb~4_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|comb~5 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|comb~5 .lut_mask = 64'h00F000F000000000;
defparam \cache_inst|datapath|writelogic|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[42]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N26
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[44]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y16_N27
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y14_N28
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[46]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y16_N31
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y51_N32
stratixiii_io_ibuf \pmem_rdata[20]~input (
	.i(pmem_rdata[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[20]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[20]~input .bus_hold = "false";
defparam \pmem_rdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y18_N26
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[48]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y18_N27
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y22_N34
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[50]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y22_N35
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y22_N31
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y51_N63
stratixiii_io_ibuf \pmem_rdata[22]~input (
	.i(pmem_rdata[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[22]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[22]~input .bus_hold = "false";
defparam \pmem_rdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N0
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[52]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y24_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N63
stratixiii_io_ibuf \pmem_rdata[23]~input (
	.i(pmem_rdata[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[23]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[23]~input .bus_hold = "false";
defparam \pmem_rdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N38
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[54]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y24_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y21_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N10
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[58]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N11
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N18
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[60]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y21_N19
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y21_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N10
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux8~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux8~0_combout  = ( \cpu_inst|control|WideOr0~0_combout  & ( \cpu_inst|datapath|MDR|data [7] & ( (!\cpu_inst|control|marmux_sel [0] & ((\cpu_inst|datapath|pc|data [7]))) # (\cpu_inst|control|marmux_sel [0] & 
// (!\cpu_inst|datapath|alu_inst|Selector8~8_combout )) ) ) ) # ( !\cpu_inst|control|WideOr0~0_combout  & ( \cpu_inst|datapath|MDR|data [7] & ( (\cpu_inst|control|marmux_sel [0]) # (\cpu_inst|datapath|IR|data [6]) ) ) ) # ( 
// \cpu_inst|control|WideOr0~0_combout  & ( !\cpu_inst|datapath|MDR|data [7] & ( (!\cpu_inst|control|marmux_sel [0] & ((\cpu_inst|datapath|pc|data [7]))) # (\cpu_inst|control|marmux_sel [0] & (!\cpu_inst|datapath|alu_inst|Selector8~8_combout )) ) ) ) # ( 
// !\cpu_inst|control|WideOr0~0_combout  & ( !\cpu_inst|datapath|MDR|data [7] & ( (\cpu_inst|datapath|IR|data [6] & !\cpu_inst|control|marmux_sel [0]) ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [6]),
	.datab(!\cpu_inst|control|marmux_sel [0]),
	.datac(!\cpu_inst|datapath|alu_inst|Selector8~8_combout ),
	.datad(!\cpu_inst|datapath|pc|data [7]),
	.datae(!\cpu_inst|control|WideOr0~0_combout ),
	.dataf(!\cpu_inst|datapath|MDR|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux8~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux8~0 .lut_mask = 64'h444430FC777730FC;
defparam \cpu_inst|datapath|marmux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \cpu_inst|datapath|MAR|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|marmux|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[7] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N36
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux7~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux7~0_combout  = ( \cpu_inst|datapath|IR|data [7] & ( \cpu_inst|datapath|alu_inst|Selector7~2_combout  & ( (!\cpu_inst|control|marmux_sel [0] & (((!\cpu_inst|control|WideOr0~0_combout )) # (\cpu_inst|datapath|pc|data [8]))) # 
// (\cpu_inst|control|marmux_sel [0] & (((!\cpu_inst|control|WideOr0~0_combout  & \cpu_inst|datapath|MDR|data [8])))) ) ) ) # ( !\cpu_inst|datapath|IR|data [7] & ( \cpu_inst|datapath|alu_inst|Selector7~2_combout  & ( (!\cpu_inst|control|marmux_sel [0] & 
// (\cpu_inst|datapath|pc|data [8] & (\cpu_inst|control|WideOr0~0_combout ))) # (\cpu_inst|control|marmux_sel [0] & (((!\cpu_inst|control|WideOr0~0_combout  & \cpu_inst|datapath|MDR|data [8])))) ) ) ) # ( \cpu_inst|datapath|IR|data [7] & ( 
// !\cpu_inst|datapath|alu_inst|Selector7~2_combout  & ( (!\cpu_inst|control|marmux_sel [0] & (((!\cpu_inst|control|WideOr0~0_combout )) # (\cpu_inst|datapath|pc|data [8]))) # (\cpu_inst|control|marmux_sel [0] & (((\cpu_inst|datapath|MDR|data [8]) # 
// (\cpu_inst|control|WideOr0~0_combout )))) ) ) ) # ( !\cpu_inst|datapath|IR|data [7] & ( !\cpu_inst|datapath|alu_inst|Selector7~2_combout  & ( (!\cpu_inst|control|marmux_sel [0] & (\cpu_inst|datapath|pc|data [8] & (\cpu_inst|control|WideOr0~0_combout ))) # 
// (\cpu_inst|control|marmux_sel [0] & (((\cpu_inst|datapath|MDR|data [8]) # (\cpu_inst|control|WideOr0~0_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|pc|data [8]),
	.datab(!\cpu_inst|control|marmux_sel [0]),
	.datac(!\cpu_inst|control|WideOr0~0_combout ),
	.datad(!\cpu_inst|datapath|MDR|data [8]),
	.datae(!\cpu_inst|datapath|IR|data [7]),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux7~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux7~0 .lut_mask = 64'h0737C7F70434C4F4;
defparam \cpu_inst|datapath|marmux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y20_N11
dffeas \cpu_inst|datapath|MAR|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[8] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N2
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux6~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux6~0_combout  = ( \cpu_inst|control|marmux_sel [0] & ( \cpu_inst|datapath|alu_inst|Selector6~3_combout  & ( (!\cpu_inst|control|WideOr0~0_combout  & \cpu_inst|datapath|MDR|data [9]) ) ) ) # ( !\cpu_inst|control|marmux_sel [0] & 
// ( \cpu_inst|datapath|alu_inst|Selector6~3_combout  & ( (!\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|MDR|data [9]))) # (\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|pc|data [9])) ) ) ) # ( \cpu_inst|control|marmux_sel [0] & ( 
// !\cpu_inst|datapath|alu_inst|Selector6~3_combout  & ( (\cpu_inst|datapath|MDR|data [9]) # (\cpu_inst|control|WideOr0~0_combout ) ) ) ) # ( !\cpu_inst|control|marmux_sel [0] & ( !\cpu_inst|datapath|alu_inst|Selector6~3_combout  & ( 
// (!\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|MDR|data [9]))) # (\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|pc|data [9])) ) ) )

	.dataa(!\cpu_inst|datapath|pc|data [9]),
	.datab(gnd),
	.datac(!\cpu_inst|control|WideOr0~0_combout ),
	.datad(!\cpu_inst|datapath|MDR|data [9]),
	.datae(!\cpu_inst|control|marmux_sel [0]),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux6~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux6~0 .lut_mask = 64'h05F50FFF05F500F0;
defparam \cpu_inst|datapath|marmux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N20
stratixiii_lcell_comb \cpu_inst|datapath|MAR|data[11]~0 (
// Equation(s):
// \cpu_inst|datapath|MAR|data[11]~0_combout  = ( !\cpu_inst|control|marmux_sel [0] & ( !\cpu_inst|control|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|control|WideOr0~0_combout ),
	.datae(!\cpu_inst|control|marmux_sel [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|MAR|data[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[11]~0 .extended_lut = "off";
defparam \cpu_inst|datapath|MAR|data[11]~0 .lut_mask = 64'hFF000000FF000000;
defparam \cpu_inst|datapath|MAR|data[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y20_N3
dffeas \cpu_inst|datapath|MAR|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|datapath|MAR|data[11]~0_combout ),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[9] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N16
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux4~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux4~0_combout  = ( \cpu_inst|control|marmux_sel [0] & ( \cpu_inst|datapath|alu_inst|Selector4~5_combout  & ( (\cpu_inst|datapath|MDR|data [11] & !\cpu_inst|control|WideOr0~0_combout ) ) ) ) # ( !\cpu_inst|control|marmux_sel [0] 
// & ( \cpu_inst|datapath|alu_inst|Selector4~5_combout  & ( (!\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|MDR|data [11])) # (\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|pc|data [11]))) ) ) ) # ( \cpu_inst|control|marmux_sel [0] 
// & ( !\cpu_inst|datapath|alu_inst|Selector4~5_combout  & ( (\cpu_inst|control|WideOr0~0_combout ) # (\cpu_inst|datapath|MDR|data [11]) ) ) ) # ( !\cpu_inst|control|marmux_sel [0] & ( !\cpu_inst|datapath|alu_inst|Selector4~5_combout  & ( 
// (!\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|MDR|data [11])) # (\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|pc|data [11]))) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [11]),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|pc|data [11]),
	.datad(!\cpu_inst|control|WideOr0~0_combout ),
	.datae(!\cpu_inst|control|marmux_sel [0]),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux4~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux4~0 .lut_mask = 64'h550F55FF550F5500;
defparam \cpu_inst|datapath|marmux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \cpu_inst|datapath|MAR|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|marmux|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|datapath|MAR|data[11]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[11] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N16
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~33 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~33_sumout  = SUM(( \cpu_inst|datapath|pc|data [9] ) + ( \cpu_inst|datapath|IR|data [8] ) + ( \cpu_inst|datapath|br_adder|Add0~30  ))
// \cpu_inst|datapath|br_adder|Add0~34  = CARRY(( \cpu_inst|datapath|pc|data [9] ) + ( \cpu_inst|datapath|IR|data [8] ) + ( \cpu_inst|datapath|br_adder|Add0~30  ))

	.dataa(!\cpu_inst|datapath|IR|data [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|pc|data [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~33_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~33 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~33 .lut_mask = 64'h0000AAAA000000FF;
defparam \cpu_inst|datapath|br_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N18
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~37 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~37_sumout  = SUM(( (!\cpu_inst|control|state.jsr~q  & (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|control|state.jsr~q  & ((!\cpu_inst|datapath|IR|data [11] & (\cpu_inst|datapath|IR|data [8])) # 
// (\cpu_inst|datapath|IR|data [11] & ((\cpu_inst|datapath|IR|data [9]))))) ) + ( \cpu_inst|datapath|pc|data [10] ) + ( \cpu_inst|datapath|br_adder|Add0~34  ))
// \cpu_inst|datapath|br_adder|Add0~38  = CARRY(( (!\cpu_inst|control|state.jsr~q  & (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|control|state.jsr~q  & ((!\cpu_inst|datapath|IR|data [11] & (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|datapath|IR|data 
// [11] & ((\cpu_inst|datapath|IR|data [9]))))) ) + ( \cpu_inst|datapath|pc|data [10] ) + ( \cpu_inst|datapath|br_adder|Add0~34  ))

	.dataa(!\cpu_inst|datapath|IR|data [8]),
	.datab(!\cpu_inst|control|state.jsr~q ),
	.datac(!\cpu_inst|datapath|IR|data [11]),
	.datad(!\cpu_inst|datapath|IR|data [9]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [10]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~37_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~37 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~37 .lut_mask = 64'h0000FF0000005457;
defparam \cpu_inst|datapath|br_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N20
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~41 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~41_sumout  = SUM(( \cpu_inst|datapath|pc|data [11] ) + ( (!\cpu_inst|datapath|IR|data [11] & (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|datapath|IR|data [11] & ((!\cpu_inst|control|state.jsr~q  & 
// (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|control|state.jsr~q  & ((\cpu_inst|datapath|IR|data [10]))))) ) + ( \cpu_inst|datapath|br_adder|Add0~38  ))
// \cpu_inst|datapath|br_adder|Add0~42  = CARRY(( \cpu_inst|datapath|pc|data [11] ) + ( (!\cpu_inst|datapath|IR|data [11] & (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|datapath|IR|data [11] & ((!\cpu_inst|control|state.jsr~q  & (\cpu_inst|datapath|IR|data 
// [8])) # (\cpu_inst|control|state.jsr~q  & ((\cpu_inst|datapath|IR|data [10]))))) ) + ( \cpu_inst|datapath|br_adder|Add0~38  ))

	.dataa(!\cpu_inst|datapath|IR|data [8]),
	.datab(!\cpu_inst|datapath|IR|data [11]),
	.datac(!\cpu_inst|control|state.jsr~q ),
	.datad(!\cpu_inst|datapath|pc|data [11]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [10]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~41_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~41 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~41 .lut_mask = 64'h0000ABA8000000FF;
defparam \cpu_inst|datapath|br_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N22
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~45 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~45_sumout  = SUM(( \cpu_inst|datapath|pc|data [12] ) + ( (!\cpu_inst|datapath|IR|data [11] & (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|datapath|IR|data [11] & ((!\cpu_inst|control|state.jsr~q  & 
// (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|control|state.jsr~q  & ((\cpu_inst|datapath|IR|data [10]))))) ) + ( \cpu_inst|datapath|br_adder|Add0~42  ))
// \cpu_inst|datapath|br_adder|Add0~46  = CARRY(( \cpu_inst|datapath|pc|data [12] ) + ( (!\cpu_inst|datapath|IR|data [11] & (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|datapath|IR|data [11] & ((!\cpu_inst|control|state.jsr~q  & (\cpu_inst|datapath|IR|data 
// [8])) # (\cpu_inst|control|state.jsr~q  & ((\cpu_inst|datapath|IR|data [10]))))) ) + ( \cpu_inst|datapath|br_adder|Add0~42  ))

	.dataa(!\cpu_inst|datapath|IR|data [8]),
	.datab(!\cpu_inst|datapath|IR|data [11]),
	.datac(!\cpu_inst|control|state.jsr~q ),
	.datad(!\cpu_inst|datapath|pc|data [12]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [10]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~45_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~45 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~45 .lut_mask = 64'h0000ABA8000000FF;
defparam \cpu_inst|datapath|br_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N18
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~37 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~37_sumout  = SUM(( GND ) + ( \cpu_inst|datapath|pc|data [10] ) + ( \cpu_inst|datapath|pcPlus2|Add0~34  ))
// \cpu_inst|datapath|pcPlus2|Add0~38  = CARRY(( GND ) + ( \cpu_inst|datapath|pc|data [10] ) + ( \cpu_inst|datapath|pcPlus2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [10]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~37_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~37 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~37 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_inst|datapath|pcPlus2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N20
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~41 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~41_sumout  = SUM(( \cpu_inst|datapath|pc|data [11] ) + ( GND ) + ( \cpu_inst|datapath|pcPlus2|Add0~38  ))
// \cpu_inst|datapath|pcPlus2|Add0~42  = CARRY(( \cpu_inst|datapath|pc|data [11] ) + ( GND ) + ( \cpu_inst|datapath|pcPlus2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|pc|data [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~41_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~41 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu_inst|datapath|pcPlus2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N22
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~45 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~45_sumout  = SUM(( GND ) + ( \cpu_inst|datapath|pc|data [12] ) + ( \cpu_inst|datapath|pcPlus2|Add0~42  ))
// \cpu_inst|datapath|pcPlus2|Add0~46  = CARRY(( GND ) + ( \cpu_inst|datapath|pc|data [12] ) + ( \cpu_inst|datapath|pcPlus2|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [12]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~45_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~45 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~45 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_inst|datapath|pcPlus2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N32
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux3~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux3~0_combout  = ( \cpu_inst|datapath|MDR|data [12] & ( \cpu_inst|control|Selector0~0_combout  & ( (!\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|br_adder|Add0~45_sumout )) # (\cpu_inst|control|Selector1~0_combout 
//  & ((\cpu_inst|datapath|pcPlus2|Add0~45_sumout ))) ) ) ) # ( !\cpu_inst|datapath|MDR|data [12] & ( \cpu_inst|control|Selector0~0_combout  & ( (!\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|br_adder|Add0~45_sumout )) # 
// (\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|pcPlus2|Add0~45_sumout ))) ) ) ) # ( \cpu_inst|datapath|MDR|data [12] & ( !\cpu_inst|control|Selector0~0_combout  & ( (!\cpu_inst|control|Selector1~0_combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector3~3_combout ) ) ) ) # ( !\cpu_inst|datapath|MDR|data [12] & ( !\cpu_inst|control|Selector0~0_combout  & ( (\cpu_inst|control|Selector1~0_combout  & !\cpu_inst|datapath|alu_inst|Selector3~3_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|br_adder|Add0~45_sumout ),
	.datab(!\cpu_inst|control|Selector1~0_combout ),
	.datac(!\cpu_inst|datapath|pcPlus2|Add0~45_sumout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector3~3_combout ),
	.datae(!\cpu_inst|datapath|MDR|data [12]),
	.dataf(!\cpu_inst|control|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux3~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux3~0 .lut_mask = 64'h3300FFCC47474747;
defparam \cpu_inst|datapath|pcmux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N33
dffeas \cpu_inst|datapath|pc|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[12] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N24
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~49 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~49_sumout  = SUM(( \cpu_inst|datapath|pc|data [13] ) + ( (!\cpu_inst|datapath|IR|data [11] & (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|datapath|IR|data [11] & ((!\cpu_inst|control|state.jsr~q  & 
// (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|control|state.jsr~q  & ((\cpu_inst|datapath|IR|data [10]))))) ) + ( \cpu_inst|datapath|br_adder|Add0~46  ))
// \cpu_inst|datapath|br_adder|Add0~50  = CARRY(( \cpu_inst|datapath|pc|data [13] ) + ( (!\cpu_inst|datapath|IR|data [11] & (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|datapath|IR|data [11] & ((!\cpu_inst|control|state.jsr~q  & (\cpu_inst|datapath|IR|data 
// [8])) # (\cpu_inst|control|state.jsr~q  & ((\cpu_inst|datapath|IR|data [10]))))) ) + ( \cpu_inst|datapath|br_adder|Add0~46  ))

	.dataa(!\cpu_inst|datapath|IR|data [8]),
	.datab(!\cpu_inst|datapath|IR|data [11]),
	.datac(!\cpu_inst|control|state.jsr~q ),
	.datad(!\cpu_inst|datapath|pc|data [13]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [10]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~49_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~49 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~49 .lut_mask = 64'h0000ABA8000000FF;
defparam \cpu_inst|datapath|br_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N26
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~53 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~53_sumout  = SUM(( \cpu_inst|datapath|pc|data [14] ) + ( (!\cpu_inst|datapath|IR|data [11] & (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|datapath|IR|data [11] & ((!\cpu_inst|control|state.jsr~q  & 
// (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|control|state.jsr~q  & ((\cpu_inst|datapath|IR|data [10]))))) ) + ( \cpu_inst|datapath|br_adder|Add0~50  ))
// \cpu_inst|datapath|br_adder|Add0~54  = CARRY(( \cpu_inst|datapath|pc|data [14] ) + ( (!\cpu_inst|datapath|IR|data [11] & (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|datapath|IR|data [11] & ((!\cpu_inst|control|state.jsr~q  & (\cpu_inst|datapath|IR|data 
// [8])) # (\cpu_inst|control|state.jsr~q  & ((\cpu_inst|datapath|IR|data [10]))))) ) + ( \cpu_inst|datapath|br_adder|Add0~50  ))

	.dataa(!\cpu_inst|datapath|IR|data [8]),
	.datab(!\cpu_inst|datapath|IR|data [11]),
	.datac(!\cpu_inst|control|state.jsr~q ),
	.datad(!\cpu_inst|datapath|pc|data [14]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [10]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~53_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~53 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~53 .lut_mask = 64'h0000ABA8000000FF;
defparam \cpu_inst|datapath|br_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N24
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~49 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~49_sumout  = SUM(( \cpu_inst|datapath|pc|data [13] ) + ( GND ) + ( \cpu_inst|datapath|pcPlus2|Add0~46  ))
// \cpu_inst|datapath|pcPlus2|Add0~50  = CARRY(( \cpu_inst|datapath|pc|data [13] ) + ( GND ) + ( \cpu_inst|datapath|pcPlus2|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|pc|data [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~49_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~49 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu_inst|datapath|pcPlus2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N26
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~53 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~53_sumout  = SUM(( \cpu_inst|datapath|pc|data [14] ) + ( GND ) + ( \cpu_inst|datapath|pcPlus2|Add0~50  ))
// \cpu_inst|datapath|pcPlus2|Add0~54  = CARRY(( \cpu_inst|datapath|pc|data [14] ) + ( GND ) + ( \cpu_inst|datapath|pcPlus2|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|pc|data [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~53_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~53 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu_inst|datapath|pcPlus2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N12
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector2~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector2~1_combout  = ( \cpu_inst|datapath|regfile_inst|data~308_combout  & ( (\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~380_combout ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~308_combout  & ( (\cpu_inst|datapath|regfile_inst|data~380_combout  & !\cpu_inst|datapath|alumux|Mux14~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~380_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector2~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector2~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu_inst|datapath|alu_inst|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N38
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~29 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~29_combout  = ( \cpu_inst|datapath|IR|data [1] & ( \cpu_inst|datapath|alumux|Mux10~0_combout  & ( (!\cpu_inst|datapath|IR|data [3] & !\cpu_inst|datapath|IR|data [2]) ) ) ) # ( !\cpu_inst|datapath|IR|data [1] & ( 
// \cpu_inst|datapath|alumux|Mux10~0_combout  & ( (!\cpu_inst|datapath|IR|data [3] & !\cpu_inst|datapath|IR|data [2]) ) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( !\cpu_inst|datapath|alumux|Mux10~0_combout  & ( (!\cpu_inst|datapath|IR|data [3] & 
// (!\cpu_inst|datapath|IR|data [2] & \cpu_inst|control|state.calc_addr_b~q )) ) ) ) # ( !\cpu_inst|datapath|IR|data [1] & ( !\cpu_inst|datapath|alumux|Mux10~0_combout  & ( (!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [3]) # 
// (!\cpu_inst|control|state.calc_addr_b~q ))) ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [3]),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|control|state.calc_addr_b~q ),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~29 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~29 .lut_mask = 64'hC8C8080888888888;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N9
dffeas \cpu_inst|datapath|regfile_inst|data~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~99 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N33
dffeas \cpu_inst|datapath|regfile_inst|data~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~83 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~83 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N36
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~19feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~19feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~19feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N37
dffeas \cpu_inst|datapath|regfile_inst|data~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~19 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N1
dffeas \cpu_inst|datapath|regfile_inst|data~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~35 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y24_N13
dffeas \cpu_inst|datapath|regfile_inst|data~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~51 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N3
dffeas \cpu_inst|datapath|regfile_inst|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~3 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N0
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~152 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~152_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|IR|data [0] & ((\cpu_inst|datapath|regfile_inst|data~3_q ))) # (\cpu_inst|datapath|IR|data [0] & 
// (\cpu_inst|datapath|regfile_inst|data~19_q ))))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|IR|data [0] & 
// (\cpu_inst|datapath|regfile_inst|data~35_q )) # (\cpu_inst|datapath|IR|data [0] & ((\cpu_inst|datapath|regfile_inst|data~51_q )))))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [2]),
	.datab(!\cpu_inst|datapath|regfile_inst|data~19_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~35_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~51_q ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|IR|data [0]),
	.datag(!\cpu_inst|datapath|regfile_inst|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~152 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~152 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \cpu_inst|datapath|regfile_inst|data~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N5
dffeas \cpu_inst|datapath|regfile_inst|data~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~67 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~67 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N4
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~156 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~156_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~152_combout )))) # (\cpu_inst|datapath|IR|data [2] & 
// ((!\cpu_inst|datapath|regfile_inst|data~152_combout  & (\cpu_inst|datapath|regfile_inst|data~67_q )) # (\cpu_inst|datapath|regfile_inst|data~152_combout  & ((\cpu_inst|datapath|regfile_inst|data~83_q )))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( 
// (!\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|regfile_inst|data~152_combout ))))) # (\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|regfile_inst|data~152_combout  & ((\cpu_inst|datapath|regfile_inst|data~99_q ))) # 
// (\cpu_inst|datapath|regfile_inst|data~152_combout  & (\cpu_inst|datapath|regfile_inst|data~115_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~115_q ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~99_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~83_q ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~152_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~156 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~156 .lut_mask = 64'h03030303CCFFDDDD;
defparam \cpu_inst|datapath|regfile_inst|data~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N4
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~22 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  = ( \cpu_inst|datapath|regfile_inst|data~156_combout  & ( \cpu_inst|datapath|alumux|Mux10~0_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~29_combout  ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~156_combout  & ( \cpu_inst|datapath|alumux|Mux10~0_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~29_combout  ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~156_combout  & ( 
// !\cpu_inst|datapath|alumux|Mux10~0_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftLeft0~29_combout  & ((\cpu_inst|control|state.calc_addr_b~q ) # (\cpu_inst|control|WideOr8~combout ))) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~156_combout  & ( 
// !\cpu_inst|datapath|alumux|Mux10~0_combout  & ( (!\cpu_inst|control|WideOr8~combout  & ((!\cpu_inst|control|state.calc_addr_b~q  & ((!\cpu_inst|datapath|regfile_inst|data~172_combout ))) # (\cpu_inst|control|state.calc_addr_b~q  & 
// (\cpu_inst|datapath|alu_inst|ShiftLeft0~29_combout )))) # (\cpu_inst|control|WideOr8~combout  & (((\cpu_inst|datapath|alu_inst|ShiftLeft0~29_combout )))) ) ) )

	.dataa(!\cpu_inst|control|WideOr8~combout ),
	.datab(!\cpu_inst|control|state.calc_addr_b~q ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~29_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~172_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~156_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~22 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~22 .lut_mask = 64'h8F0707070F0F0F0F;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N38
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux1~1 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux1~1_combout  = ( \cpu_inst|datapath|mdrOutModifier|Mux1~0_combout  & ( (!\cpu_inst|control|WideOr15~combout  & ((!\cpu_inst|control|WideOr16~combout  & ((!\cpu_inst|datapath|pc|data [14]))) # 
// (\cpu_inst|control|WideOr16~combout  & (!\cpu_inst|datapath|br_adder|Add0~53_sumout )))) ) ) # ( !\cpu_inst|datapath|mdrOutModifier|Mux1~0_combout  & ( (!\cpu_inst|control|WideOr15~combout  & ((!\cpu_inst|control|WideOr16~combout  & 
// ((!\cpu_inst|datapath|pc|data [14]))) # (\cpu_inst|control|WideOr16~combout  & (!\cpu_inst|datapath|br_adder|Add0~53_sumout )))) # (\cpu_inst|control|WideOr15~combout  & (((!\cpu_inst|control|WideOr16~combout )))) ) )

	.dataa(!\cpu_inst|datapath|br_adder|Add0~53_sumout ),
	.datab(!\cpu_inst|control|WideOr15~combout ),
	.datac(!\cpu_inst|datapath|pc|data [14]),
	.datad(!\cpu_inst|control|WideOr16~combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|mdrOutModifier|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux1~1 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux1~1 .lut_mask = 64'hF388F388C088C088;
defparam \cpu_inst|datapath|regfilemux|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y23_N22
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Equal0~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Equal0~4_combout  = ( !\cpu_inst|control|Selector4~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & !\cpu_inst|control|Selector3~1_combout ) ) )

	.dataa(!\cpu_inst|control|state.s_shf~q ),
	.datab(gnd),
	.datac(!\cpu_inst|control|Selector3~1_combout ),
	.datad(gnd),
	.datae(!\cpu_inst|control|Selector4~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Equal0~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Equal0~4 .lut_mask = 64'hA0A00000A0A00000;
defparam \cpu_inst|datapath|alu_inst|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y24_N8
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Equal0~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Equal0~5_combout  = ( !\cpu_inst|control|Selector4~0_combout  & ( \cpu_inst|control|Selector3~1_combout  & ( !\cpu_inst|control|state.s_shf~q  ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.s_shf~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_inst|control|Selector4~0_combout ),
	.dataf(!\cpu_inst|control|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Equal0~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Equal0~5 .lut_mask = 64'h00000000CCCC0000;
defparam \cpu_inst|datapath|alu_inst|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N20
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux3~1 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux3~1_combout  = (!\cpu_inst|control|WideOr8~combout  & (((\cpu_inst|datapath|alumux|Mux10~0_combout  & \cpu_inst|datapath|IR|data [4])))) # (\cpu_inst|control|WideOr8~combout  & (\cpu_inst|datapath|IR|data [5] & 
// (!\cpu_inst|datapath|alumux|Mux10~0_combout )))

	.dataa(!\cpu_inst|control|WideOr8~combout ),
	.datab(!\cpu_inst|datapath|IR|data [5]),
	.datac(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datad(!\cpu_inst|datapath|IR|data [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux3~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux3~1 .lut_mask = 64'h101A101A101A101A;
defparam \cpu_inst|datapath|alumux|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N29
dffeas \cpu_inst|datapath|regfile_inst|data~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~126 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N34
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~110feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~110feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~110feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N35
dffeas \cpu_inst|datapath|regfile_inst|data~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~110 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N0
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~94feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~94feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~94feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \cpu_inst|datapath|regfile_inst|data~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~94 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N1
dffeas \cpu_inst|datapath|regfile_inst|data~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~46 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N12
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~62feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~62feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~62feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N13
dffeas \cpu_inst|datapath|regfile_inst|data~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~62 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N7
dffeas \cpu_inst|datapath|regfile_inst|data~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~14 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N4
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~232 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~232_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|regfile_inst|data~14_q )))) # (\cpu_inst|datapath|IR|data [0] & 
// (\cpu_inst|datapath|regfile_inst|data~30_q )))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|IR|data [0] & 
// (\cpu_inst|datapath|regfile_inst|data~46_q )) # (\cpu_inst|datapath|IR|data [0] & ((\cpu_inst|datapath|regfile_inst|data~62_q )))))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [2]),
	.datab(!\cpu_inst|datapath|regfile_inst|data~30_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~46_q ),
	.datad(!\cpu_inst|datapath|IR|data [0]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~62_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~232 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~232 .lut_mask = 64'h0A770A550A770AFF;
defparam \cpu_inst|datapath|regfile_inst|data~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N31
dffeas \cpu_inst|datapath|regfile_inst|data~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~78 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N36
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~236 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~236_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~232_combout )))) # (\cpu_inst|datapath|IR|data [2] & 
// ((!\cpu_inst|datapath|regfile_inst|data~232_combout  & (\cpu_inst|datapath|regfile_inst|data~78_q )) # (\cpu_inst|datapath|regfile_inst|data~232_combout  & ((\cpu_inst|datapath|regfile_inst|data~94_q )))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( 
// (!\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|regfile_inst|data~232_combout ))))) # (\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|regfile_inst|data~232_combout  & ((\cpu_inst|datapath|regfile_inst|data~110_q ))) # 
// (\cpu_inst|datapath|regfile_inst|data~232_combout  & (\cpu_inst|datapath|regfile_inst|data~126_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~126_q ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~110_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~94_q ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~232_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~236 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~236 .lut_mask = 64'h03030303CCFFDDDD;
defparam \cpu_inst|datapath|regfile_inst|data~236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N32
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux1~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux1~0_combout  = ((\cpu_inst|datapath|alumux|Mux3~0_combout  & \cpu_inst|datapath|regfile_inst|data~236_combout )) # (\cpu_inst|datapath|alumux|Mux3~1_combout )

	.dataa(!\cpu_inst|datapath|alumux|Mux3~0_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux3~1_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|regfile_inst|data~236_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux1~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux1~0 .lut_mask = 64'h3377337733773377;
defparam \cpu_inst|datapath|alumux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y24_N36
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector1~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector1~4_combout  = (!\cpu_inst|datapath|alu_inst|Equal0~4_combout  & ((!\cpu_inst|datapath|alu_inst|Equal0~5_combout ) # (!\cpu_inst|datapath|alumux|Mux1~0_combout )))

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~4_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Equal0~5_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector1~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector1~4 .lut_mask = 64'hCCC0CCC0CCC0CCC0;
defparam \cpu_inst|datapath|alu_inst|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y23_N14
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Equal0~6 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Equal0~6_combout  = (!\cpu_inst|control|state.s_shf~q  & (!\cpu_inst|control|Selector3~1_combout  & \cpu_inst|control|Selector4~0_combout ))

	.dataa(!\cpu_inst|control|state.s_shf~q ),
	.datab(gnd),
	.datac(!\cpu_inst|control|Selector3~1_combout ),
	.datad(!\cpu_inst|control|Selector4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Equal0~6 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Equal0~6 .lut_mask = 64'h00A000A000A000A0;
defparam \cpu_inst|datapath|alu_inst|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y23_N6
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight0~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight0~1_combout  = ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( \cpu_inst|datapath|regfile_inst|data~356_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~364_combout 
// ) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( !\cpu_inst|datapath|regfile_inst|data~356_combout  & ( (\cpu_inst|datapath|regfile_inst|data~364_combout  & \cpu_inst|datapath|alumux|Mux15~0_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~1 .lut_mask = 64'h05050000F5F50000;
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y24_N0
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector1~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector1~5_combout  = ( \cpu_inst|datapath|alu_inst|ShiftRight0~1_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~356_combout  & 
// \cpu_inst|datapath|alu_inst|Equal0~6_combout ) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftRight0~1_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~356_combout  & 
// \cpu_inst|datapath|alu_inst|Equal0~6_combout ) ) ) ) # ( \cpu_inst|datapath|alu_inst|ShiftRight0~1_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & 
// (((!\cpu_inst|datapath|regfile_inst|data~356_combout  & \cpu_inst|datapath|alu_inst|Equal0~6_combout )))) # (\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & (((!\cpu_inst|datapath|regfile_inst|data~356_combout  & 
// \cpu_inst|datapath|alu_inst|Equal0~6_combout )) # (\cpu_inst|datapath|alu_inst|Equal0~1_combout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftRight0~1_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( 
// (!\cpu_inst|datapath|regfile_inst|data~356_combout  & \cpu_inst|datapath|alu_inst|Equal0~6_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~1_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~356_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Equal0~6_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|ShiftRight0~1_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector1~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector1~5 .lut_mask = 64'h00F011F100F000F0;
defparam \cpu_inst|datapath|alu_inst|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y24_N38
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector1~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector1~3_combout  = ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & \cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector1~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector1~3 .lut_mask = 64'h0505050500000000;
defparam \cpu_inst|datapath|alu_inst|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y24_N22
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector1~6 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector1~6_combout  = ( !\cpu_inst|datapath|alu_inst|Selector1~5_combout  & ( \cpu_inst|datapath|alu_inst|Selector1~3_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~356_combout ) # 
// ((!\cpu_inst|datapath|alu_inst|Equal0~2_combout  & \cpu_inst|datapath|alu_inst|Selector1~4_combout )) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector1~5_combout  & ( !\cpu_inst|datapath|alu_inst|Selector1~3_combout  & ( 
// (!\cpu_inst|datapath|regfile_inst|data~364_combout  & (((!\cpu_inst|datapath|regfile_inst|data~356_combout ) # (\cpu_inst|datapath|alu_inst|Selector1~4_combout )))) # (\cpu_inst|datapath|regfile_inst|data~364_combout  & 
// (!\cpu_inst|datapath|alu_inst|Equal0~2_combout  & ((!\cpu_inst|datapath|regfile_inst|data~356_combout ) # (\cpu_inst|datapath|alu_inst|Selector1~4_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector1~4_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~356_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector1~5_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector1~6 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector1~6 .lut_mask = 64'hEE0E0000FF0C0000;
defparam \cpu_inst|datapath|alu_inst|Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N4
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Equal0~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Equal0~3_combout  = ( \cpu_inst|control|Selector4~0_combout  & ( (\cpu_inst|control|state.s_shf~q  & \cpu_inst|control|Selector3~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|control|state.s_shf~q ),
	.datad(!\cpu_inst|control|Selector3~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Equal0~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Equal0~3 .lut_mask = 64'h00000000000F000F;
defparam \cpu_inst|datapath|alu_inst|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N24
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector3~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector3~0_combout  = ( \cpu_inst|datapath|alu_inst|Equal0~3_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector3~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector3~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu_inst|datapath|alu_inst|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N36
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux1~2 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux1~2_combout  = ( \cpu_inst|datapath|alu_inst|Selector1~2_combout  & ( (\cpu_inst|control|WideOr15~combout  & !\cpu_inst|datapath|alu_inst|Selector3~0_combout ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector1~2_combout  & ( 
// \cpu_inst|control|WideOr15~combout  ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|WideOr15~combout ),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|alu_inst|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux1~2 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux1~2 .lut_mask = 64'h3333333333003300;
defparam \cpu_inst|datapath|regfilemux|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y20_N5
dffeas \cpu_inst|datapath|regfile_inst|data~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~109 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y23_N27
dffeas \cpu_inst|datapath|regfile_inst|data~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~125 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N31
dffeas \cpu_inst|datapath|regfile_inst|data~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~29 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N21
dffeas \cpu_inst|datapath|regfile_inst|data~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~45 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N15
dffeas \cpu_inst|datapath|regfile_inst|data~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~61 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N23
dffeas \cpu_inst|datapath|regfile_inst|data~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~13 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N20
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~272 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~272_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|regfile_inst|data~13_q  & (!\cpu_inst|datapath|IR|data [2]))))) # (\cpu_inst|datapath|IR|data [0] & 
// ((((\cpu_inst|datapath|IR|data [2]))) # (\cpu_inst|datapath|regfile_inst|data~29_q ))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~45_q  & (!\cpu_inst|datapath|IR|data [2]))) # 
// (\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|regfile_inst|data~61_q ) # (\cpu_inst|datapath|IR|data [2]))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~29_q ),
	.datab(!\cpu_inst|datapath|IR|data [0]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~45_q ),
	.datad(!\cpu_inst|datapath|IR|data [2]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~61_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~272 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~272 .lut_mask = 64'h1D330C331D333F33;
defparam \cpu_inst|datapath|regfile_inst|data~272 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y23_N39
dffeas \cpu_inst|datapath|regfile_inst|data~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~77 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~77 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y23_N36
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~276 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~276_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|regfile_inst|data~272_combout ))))) # (\cpu_inst|datapath|IR|data [2] & 
// (((!\cpu_inst|datapath|regfile_inst|data~272_combout  & ((\cpu_inst|datapath|regfile_inst|data~77_q ))) # (\cpu_inst|datapath|regfile_inst|data~272_combout  & (\cpu_inst|datapath|regfile_inst|data~93_q ))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( 
// ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~272_combout )))) # (\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|regfile_inst|data~272_combout  & (\cpu_inst|datapath|regfile_inst|data~109_q )) # 
// (\cpu_inst|datapath|regfile_inst|data~272_combout  & ((\cpu_inst|datapath|regfile_inst|data~125_q )))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~93_q ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~109_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~125_q ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~272_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~276 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~276 .lut_mask = 64'h03030303DDDDCCFF;
defparam \cpu_inst|datapath|regfile_inst|data~276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N38
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux2~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux2~0_combout  = ((\cpu_inst|datapath|alumux|Mux3~0_combout  & \cpu_inst|datapath|regfile_inst|data~276_combout )) # (\cpu_inst|datapath|alumux|Mux3~1_combout )

	.dataa(!\cpu_inst|datapath|alumux|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~276_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux3~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux2~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux2~0 .lut_mask = 64'h05FF05FF05FF05FF;
defparam \cpu_inst|datapath|alumux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N0
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux3~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux3~0_combout  = ( \cpu_inst|control|WideOr16~combout  & ( \cpu_inst|datapath|mdrOutModifier|Mux3~0_combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|br_adder|Add0~45_sumout )) # 
// (\cpu_inst|control|WideOr15~combout  & ((!\cpu_inst|datapath|alu_inst|Selector3~3_combout ))) ) ) ) # ( !\cpu_inst|control|WideOr16~combout  & ( \cpu_inst|datapath|mdrOutModifier|Mux3~0_combout  & ( (\cpu_inst|control|WideOr15~combout ) # 
// (\cpu_inst|datapath|pc|data [12]) ) ) ) # ( \cpu_inst|control|WideOr16~combout  & ( !\cpu_inst|datapath|mdrOutModifier|Mux3~0_combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|br_adder|Add0~45_sumout )) # 
// (\cpu_inst|control|WideOr15~combout  & ((!\cpu_inst|datapath|alu_inst|Selector3~3_combout ))) ) ) ) # ( !\cpu_inst|control|WideOr16~combout  & ( !\cpu_inst|datapath|mdrOutModifier|Mux3~0_combout  & ( (\cpu_inst|datapath|pc|data [12] & 
// !\cpu_inst|control|WideOr15~combout ) ) ) )

	.dataa(!\cpu_inst|datapath|pc|data [12]),
	.datab(!\cpu_inst|control|WideOr15~combout ),
	.datac(!\cpu_inst|datapath|br_adder|Add0~45_sumout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector3~3_combout ),
	.datae(!\cpu_inst|control|WideOr16~combout ),
	.dataf(!\cpu_inst|datapath|mdrOutModifier|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux3~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux3~0 .lut_mask = 64'h44443F0C77773F0C;
defparam \cpu_inst|datapath|regfilemux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y23_N23
dffeas \cpu_inst|datapath|regfile_inst|data~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~124 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y23_N33
dffeas \cpu_inst|datapath|regfile_inst|data~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~92 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \cpu_inst|datapath|regfile_inst|data~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~108 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N19
dffeas \cpu_inst|datapath|regfile_inst|data~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~28 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y24_N15
dffeas \cpu_inst|datapath|regfile_inst|data~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~60 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N29
dffeas \cpu_inst|datapath|regfile_inst|data~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~44 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N27
dffeas \cpu_inst|datapath|regfile_inst|data~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~12 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N36
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~368 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~368_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|regfile_inst|data~12_q  & !\cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~28_q )))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[0]~2_combout  & 
// (((\cpu_inst|datapath|regfile_inst|data~44_q  & !\cpu_inst|datapath|storemux|f[2]~0_combout )))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~60_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~28_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~60_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~44_q ),
	.datad(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~368 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~368 .lut_mask = 64'h0F550F3300FF00FF;
defparam \cpu_inst|datapath|regfile_inst|data~368 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y23_N35
dffeas \cpu_inst|datapath|regfile_inst|data~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~76 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~76 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y23_N32
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~372 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~372_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|regfile_inst|data~368_combout  & (((\cpu_inst|datapath|regfile_inst|data~76_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|regfile_inst|data~368_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~92_q )))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( 
// ((!\cpu_inst|datapath|regfile_inst|data~368_combout  & (((\cpu_inst|datapath|regfile_inst|data~108_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # (\cpu_inst|datapath|regfile_inst|data~368_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout 
// )) # (\cpu_inst|datapath|regfile_inst|data~124_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~124_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~92_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~108_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~368_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~372 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~372 .lut_mask = 64'h00FF00FF0F330F55;
defparam \cpu_inst|datapath|regfile_inst|data~372 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N24
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~264 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~264_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|IR|data [0] & ((\cpu_inst|datapath|regfile_inst|data~12_q ))) # (\cpu_inst|datapath|IR|data [0] & 
// (\cpu_inst|datapath|regfile_inst|data~28_q ))))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & 
// (\cpu_inst|datapath|regfile_inst|data~44_q )) # (\cpu_inst|datapath|IR|data [0] & ((\cpu_inst|datapath|regfile_inst|data~60_q ))))) # (\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|IR|data [0]))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~28_q ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~44_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~60_q ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|IR|data [0]),
	.datag(!\cpu_inst|datapath|regfile_inst|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~264 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~264 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \cpu_inst|datapath|regfile_inst|data~264 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y23_N0
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~268 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~268_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|regfile_inst|data~264_combout  & (((\cpu_inst|datapath|regfile_inst|data~76_q  & (\cpu_inst|datapath|IR|data [2]))))) # 
// (\cpu_inst|datapath|regfile_inst|data~264_combout  & ((((!\cpu_inst|datapath|IR|data [2]))) # (\cpu_inst|datapath|regfile_inst|data~92_q ))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|regfile_inst|data~264_combout  & 
// (\cpu_inst|datapath|regfile_inst|data~108_q  & (\cpu_inst|datapath|IR|data [2]))) # (\cpu_inst|datapath|regfile_inst|data~264_combout  & (((!\cpu_inst|datapath|IR|data [2]) # (\cpu_inst|datapath|regfile_inst|data~124_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~92_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~264_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~108_q ),
	.datad(!\cpu_inst|datapath|IR|data [2]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~124_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~268 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~268 .lut_mask = 64'h331D330C331D333F;
defparam \cpu_inst|datapath|regfile_inst|data~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N28
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux3~2 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux3~2_combout  = ( \cpu_inst|datapath|alumux|Mux3~1_combout  ) # ( !\cpu_inst|datapath|alumux|Mux3~1_combout  & ( (\cpu_inst|datapath|regfile_inst|data~268_combout  & \cpu_inst|datapath|alumux|Mux3~0_combout ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~268_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|alumux|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux3~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux3~2 .lut_mask = 64'h00550055FFFFFFFF;
defparam \cpu_inst|datapath|alumux|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N12
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~288 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~288_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|regfile_inst|data~11_q  & (!\cpu_inst|datapath|IR|data [2]))))) # (\cpu_inst|datapath|IR|data [0] & 
// ((((\cpu_inst|datapath|IR|data [2]))) # (\cpu_inst|datapath|regfile_inst|data~27_q ))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~43_q  & (!\cpu_inst|datapath|IR|data [2]))) # 
// (\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|regfile_inst|data~59_q ) # (\cpu_inst|datapath|IR|data [2]))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~27_q ),
	.datab(!\cpu_inst|datapath|IR|data [0]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~43_q ),
	.datad(!\cpu_inst|datapath|IR|data [2]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~59_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~288 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~288 .lut_mask = 64'h1D330C331D333F33;
defparam \cpu_inst|datapath|regfile_inst|data~288 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y23_N16
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~292 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~292_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~288_combout )))) # (\cpu_inst|datapath|IR|data [2] & 
// ((!\cpu_inst|datapath|regfile_inst|data~288_combout  & (\cpu_inst|datapath|regfile_inst|data~75_q )) # (\cpu_inst|datapath|regfile_inst|data~288_combout  & ((\cpu_inst|datapath|regfile_inst|data~91_q )))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( 
// (!\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|regfile_inst|data~288_combout ))))) # (\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|regfile_inst|data~288_combout  & (((\cpu_inst|datapath|regfile_inst|data~107_q )))) # 
// (\cpu_inst|datapath|regfile_inst|data~288_combout  & (\cpu_inst|datapath|regfile_inst|data~123_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~123_q ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~107_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~288_combout ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~91_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~292 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~292 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \cpu_inst|datapath|regfile_inst|data~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N10
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux4~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux4~0_combout  = ( \cpu_inst|datapath|regfile_inst|data~292_combout  & ( (\cpu_inst|datapath|alumux|Mux3~0_combout ) # (\cpu_inst|datapath|alumux|Mux3~1_combout ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~292_combout  & ( 
// \cpu_inst|datapath|alumux|Mux3~1_combout  ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux3~1_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux4~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux4~0 .lut_mask = 64'h5555555577777777;
defparam \cpu_inst|datapath|alumux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N14
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~105feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~105feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~105feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N15
dffeas \cpu_inst|datapath|regfile_inst|data~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~105 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~105 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N20
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~57feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~57feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~57feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~57feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y25_N21
dffeas \cpu_inst|datapath|regfile_inst|data~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~57 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N26
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~41feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~41feeder_combout  = \cpu_inst|datapath|regfilemux|Mux6~0_combout 

	.dataa(!\cpu_inst|datapath|regfilemux|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~41feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~41feeder .lut_mask = 64'h5555555555555555;
defparam \cpu_inst|datapath|regfile_inst|data~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N27
dffeas \cpu_inst|datapath|regfile_inst|data~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~41 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N24
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~25feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~25feeder_combout  = \cpu_inst|datapath|regfilemux|Mux6~0_combout 

	.dataa(!\cpu_inst|datapath|regfilemux|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~25feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~25feeder .lut_mask = 64'h5555555555555555;
defparam \cpu_inst|datapath|regfile_inst|data~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N25
dffeas \cpu_inst|datapath|regfile_inst|data~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~25 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N35
dffeas \cpu_inst|datapath|regfile_inst|data~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~9 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N32
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~216 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~216_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~9_q )) # (\cpu_inst|datapath|IR|data [0] & 
// ((\cpu_inst|datapath|regfile_inst|data~25_q )))))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & 
// (((\cpu_inst|datapath|regfile_inst|data~41_q )))) # (\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~57_q )))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [2]),
	.datab(!\cpu_inst|datapath|regfile_inst|data~57_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~41_q ),
	.datad(!\cpu_inst|datapath|IR|data [0]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~25_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~216 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~216 .lut_mask = 64'h0A550A770AFF0A77;
defparam \cpu_inst|datapath|regfile_inst|data~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y23_N21
dffeas \cpu_inst|datapath|regfile_inst|data~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~89 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y23_N23
dffeas \cpu_inst|datapath|regfile_inst|data~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~73 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y23_N24
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~220 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~220_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~216_combout )))) # (\cpu_inst|datapath|IR|data [2] & 
// ((!\cpu_inst|datapath|regfile_inst|data~216_combout  & (\cpu_inst|datapath|regfile_inst|data~73_q )) # (\cpu_inst|datapath|regfile_inst|data~216_combout  & ((\cpu_inst|datapath|regfile_inst|data~89_q )))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( 
// (!\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|regfile_inst|data~216_combout ))))) # (\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|regfile_inst|data~216_combout  & (((\cpu_inst|datapath|regfile_inst|data~105_q )))) # 
// (\cpu_inst|datapath|regfile_inst|data~216_combout  & (\cpu_inst|datapath|regfile_inst|data~121_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~121_q ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~105_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~216_combout ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~89_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~220 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~220 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \cpu_inst|datapath|regfile_inst|data~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N22
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux6~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux6~0_combout  = ( \cpu_inst|datapath|regfile_inst|data~220_combout  & ( (\cpu_inst|datapath|alumux|Mux3~1_combout ) # (\cpu_inst|datapath|alumux|Mux3~0_combout ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~220_combout  & ( 
// \cpu_inst|datapath|alumux|Mux3~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux3~0_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux3~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux6~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux6~0 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \cpu_inst|datapath|alumux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N12
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~25 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~25_sumout  = SUM(( \cpu_inst|datapath|pc|data [7] ) + ( \cpu_inst|datapath|IR|data [6] ) + ( \cpu_inst|datapath|br_adder|Add0~22  ))
// \cpu_inst|datapath|br_adder|Add0~26  = CARRY(( \cpu_inst|datapath|pc|data [7] ) + ( \cpu_inst|datapath|IR|data [6] ) + ( \cpu_inst|datapath|br_adder|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|pc|data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [6]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~25_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~25 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \cpu_inst|datapath|br_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N14
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~29 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~29_sumout  = SUM(( \cpu_inst|datapath|pc|data [8] ) + ( \cpu_inst|datapath|IR|data [7] ) + ( \cpu_inst|datapath|br_adder|Add0~26  ))
// \cpu_inst|datapath|br_adder|Add0~30  = CARRY(( \cpu_inst|datapath|pc|data [8] ) + ( \cpu_inst|datapath|IR|data [7] ) + ( \cpu_inst|datapath|br_adder|Add0~26  ))

	.dataa(!\cpu_inst|datapath|pc|data [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [7]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~29_sumout ),
	.cout(\cpu_inst|datapath|br_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~29 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~29 .lut_mask = 64'h0000FF0000005555;
defparam \cpu_inst|datapath|br_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N32
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux7~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux7~0_combout  = ( \cpu_inst|datapath|alu_inst|Selector7~2_combout  & ( \cpu_inst|datapath|br_adder|Add0~29_sumout  & ( (!\cpu_inst|control|WideOr16~combout  & ((!\cpu_inst|control|WideOr15~combout  & 
// (\cpu_inst|datapath|pc|data [8])) # (\cpu_inst|control|WideOr15~combout  & ((\cpu_inst|datapath|mdrOutModifier|Mux7~0_combout ))))) # (\cpu_inst|control|WideOr16~combout  & (((!\cpu_inst|control|WideOr15~combout )))) ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|Selector7~2_combout  & ( \cpu_inst|datapath|br_adder|Add0~29_sumout  & ( ((!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [8])) # (\cpu_inst|control|WideOr15~combout  & 
// ((\cpu_inst|datapath|mdrOutModifier|Mux7~0_combout )))) # (\cpu_inst|control|WideOr16~combout ) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector7~2_combout  & ( !\cpu_inst|datapath|br_adder|Add0~29_sumout  & ( (!\cpu_inst|control|WideOr16~combout  & 
// ((!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [8])) # (\cpu_inst|control|WideOr15~combout  & ((\cpu_inst|datapath|mdrOutModifier|Mux7~0_combout ))))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector7~2_combout  & ( 
// !\cpu_inst|datapath|br_adder|Add0~29_sumout  & ( (!\cpu_inst|control|WideOr16~combout  & ((!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [8])) # (\cpu_inst|control|WideOr15~combout  & ((\cpu_inst|datapath|mdrOutModifier|Mux7~0_combout 
// ))))) # (\cpu_inst|control|WideOr16~combout  & (((\cpu_inst|control|WideOr15~combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|pc|data [8]),
	.datab(!\cpu_inst|control|WideOr16~combout ),
	.datac(!\cpu_inst|control|WideOr15~combout ),
	.datad(!\cpu_inst|datapath|mdrOutModifier|Mux7~0_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector7~2_combout ),
	.dataf(!\cpu_inst|datapath|br_adder|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux7~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux7~0 .lut_mask = 64'h434F404C737F707C;
defparam \cpu_inst|datapath|regfilemux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y23_N12
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~88feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~88feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~88feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y23_N13
dffeas \cpu_inst|datapath|regfile_inst|data~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~88 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y23_N3
dffeas \cpu_inst|datapath|regfile_inst|data~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~120 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N5
dffeas \cpu_inst|datapath|regfile_inst|data~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~104 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~104 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N16
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~56feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~56feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~56feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~56feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~56feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~56feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y25_N17
dffeas \cpu_inst|datapath|regfile_inst|data~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~56 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N21
dffeas \cpu_inst|datapath|regfile_inst|data~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~40 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N15
dffeas \cpu_inst|datapath|regfile_inst|data~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~24 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N7
dffeas \cpu_inst|datapath|regfile_inst|data~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~8 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N22
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~256 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~256_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~8_q )) # (\cpu_inst|datapath|IR|data [0] & 
// ((\cpu_inst|datapath|regfile_inst|data~24_q ))))) # (\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|IR|data [0]))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & 
// (((\cpu_inst|datapath|regfile_inst|data~40_q )))) # (\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~56_q )))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~56_q ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~40_q ),
	.datad(!\cpu_inst|datapath|IR|data [0]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~24_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~256 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~256 .lut_mask = 64'h0C330C770CFF0C77;
defparam \cpu_inst|datapath|regfile_inst|data~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y23_N28
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~72feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~72feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~72feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y23_N29
dffeas \cpu_inst|datapath|regfile_inst|data~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~72 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y23_N8
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~260 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~260_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~256_combout )))) # (\cpu_inst|datapath|IR|data [2] & 
// ((!\cpu_inst|datapath|regfile_inst|data~256_combout  & ((\cpu_inst|datapath|regfile_inst|data~72_q ))) # (\cpu_inst|datapath|regfile_inst|data~256_combout  & (\cpu_inst|datapath|regfile_inst|data~88_q ))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( 
// ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~256_combout )))) # (\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|regfile_inst|data~256_combout  & ((\cpu_inst|datapath|regfile_inst|data~104_q ))) # 
// (\cpu_inst|datapath|regfile_inst|data~256_combout  & (\cpu_inst|datapath|regfile_inst|data~120_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~88_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~120_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~104_q ),
	.datad(!\cpu_inst|datapath|IR|data [2]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~256_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~260 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~260 .lut_mask = 64'h000F000FFF55FF33;
defparam \cpu_inst|datapath|regfile_inst|data~260 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N36
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux7~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux7~0_combout  = ( \cpu_inst|datapath|regfile_inst|data~260_combout  & ( (\cpu_inst|datapath|alumux|Mux3~1_combout ) # (\cpu_inst|datapath|alumux|Mux3~0_combout ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~260_combout  & ( 
// \cpu_inst|datapath|alumux|Mux3~1_combout  ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|alumux|Mux3~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux7~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux7~0 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \cpu_inst|datapath|alumux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N4
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~312 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~312_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[0]~2_combout  & (\cpu_inst|datapath|regfile_inst|data~8_q  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|storemux|f[2]~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~24_q ))))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & 
// (((\cpu_inst|datapath|regfile_inst|data~40_q  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout )))))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|storemux|f[2]~0_combout ))) # (\cpu_inst|datapath|regfile_inst|data~56_q ))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~56_q ),
	.datab(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~40_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~24_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~312 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~312 .lut_mask = 64'h0C3F1D1D33333333;
defparam \cpu_inst|datapath|regfile_inst|data~312 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y23_N10
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~316 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~316_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[2]~0_combout  & (((\cpu_inst|datapath|regfile_inst|data~312_combout )))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  
// & ((!\cpu_inst|datapath|regfile_inst|data~312_combout  & (\cpu_inst|datapath|regfile_inst|data~72_q )) # (\cpu_inst|datapath|regfile_inst|data~312_combout  & ((\cpu_inst|datapath|regfile_inst|data~88_q )))))) ) ) # ( 
// \cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[2]~0_combout  & ((((\cpu_inst|datapath|regfile_inst|data~312_combout ))))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  & 
// (((!\cpu_inst|datapath|regfile_inst|data~312_combout  & ((\cpu_inst|datapath|regfile_inst|data~104_q ))) # (\cpu_inst|datapath|regfile_inst|data~312_combout  & (\cpu_inst|datapath|regfile_inst|data~120_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~120_q ),
	.datab(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~104_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~88_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~312_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~316 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~316 .lut_mask = 64'h03030303CCFFDDDD;
defparam \cpu_inst|datapath|regfile_inst|data~316 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N6
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~87feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~87feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~87feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N7
dffeas \cpu_inst|datapath|regfile_inst|data~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~87 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N35
dffeas \cpu_inst|datapath|regfile_inst|data~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~103 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N27
dffeas \cpu_inst|datapath|regfile_inst|data~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~23 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y24_N39
dffeas \cpu_inst|datapath|regfile_inst|data~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~55 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N37
dffeas \cpu_inst|datapath|regfile_inst|data~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~39 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N11
dffeas \cpu_inst|datapath|regfile_inst|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~7 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N38
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~328 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~328_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|regfile_inst|data~7_q  & !\cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~23_q )))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[0]~2_combout  & 
// (((\cpu_inst|datapath|regfile_inst|data~39_q  & !\cpu_inst|datapath|storemux|f[2]~0_combout )))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~55_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~23_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~55_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~39_q ),
	.datad(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~328 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~328 .lut_mask = 64'h0F550F3300FF00FF;
defparam \cpu_inst|datapath|regfile_inst|data~328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N35
dffeas \cpu_inst|datapath|regfile_inst|data~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~71 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~71 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N32
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~332 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~332_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[2]~0_combout  & (((\cpu_inst|datapath|regfile_inst|data~328_combout )))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  
// & ((!\cpu_inst|datapath|regfile_inst|data~328_combout  & ((\cpu_inst|datapath|regfile_inst|data~71_q ))) # (\cpu_inst|datapath|regfile_inst|data~328_combout  & (\cpu_inst|datapath|regfile_inst|data~87_q ))))) ) ) # ( 
// \cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[2]~0_combout  & (((\cpu_inst|datapath|regfile_inst|data~328_combout )))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  & ((!\cpu_inst|datapath|regfile_inst|data~328_combout  
// & ((\cpu_inst|datapath|regfile_inst|data~103_q ))) # (\cpu_inst|datapath|regfile_inst|data~328_combout  & (\cpu_inst|datapath|regfile_inst|data~119_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~119_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~87_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~103_q ),
	.datad(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~328_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~332 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~332 .lut_mask = 64'h000F000FFF33FF55;
defparam \cpu_inst|datapath|regfile_inst|data~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N20
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux9~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux9~0_combout  = ( \cpu_inst|datapath|br_adder|Add0~21_sumout  & ( \cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( (!\cpu_inst|control|WideOr16~combout  & ((!\cpu_inst|control|WideOr15~combout  & 
// (\cpu_inst|datapath|pc|data [6])) # (\cpu_inst|control|WideOr15~combout  & ((\cpu_inst|datapath|mdrOutModifier|Mux9~0_combout ))))) # (\cpu_inst|control|WideOr16~combout  & (((!\cpu_inst|control|WideOr15~combout )))) ) ) ) # ( 
// !\cpu_inst|datapath|br_adder|Add0~21_sumout  & ( \cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( (!\cpu_inst|control|WideOr16~combout  & ((!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [6])) # (\cpu_inst|control|WideOr15~combout  
// & ((\cpu_inst|datapath|mdrOutModifier|Mux9~0_combout ))))) ) ) ) # ( \cpu_inst|datapath|br_adder|Add0~21_sumout  & ( !\cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( ((!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [6])) # 
// (\cpu_inst|control|WideOr15~combout  & ((\cpu_inst|datapath|mdrOutModifier|Mux9~0_combout )))) # (\cpu_inst|control|WideOr16~combout ) ) ) ) # ( !\cpu_inst|datapath|br_adder|Add0~21_sumout  & ( !\cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( 
// (!\cpu_inst|control|WideOr16~combout  & ((!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [6])) # (\cpu_inst|control|WideOr15~combout  & ((\cpu_inst|datapath|mdrOutModifier|Mux9~0_combout ))))) # (\cpu_inst|control|WideOr16~combout  & 
// (((\cpu_inst|control|WideOr15~combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|pc|data [6]),
	.datab(!\cpu_inst|control|WideOr16~combout ),
	.datac(!\cpu_inst|control|WideOr15~combout ),
	.datad(!\cpu_inst|datapath|mdrOutModifier|Mux9~0_combout ),
	.datae(!\cpu_inst|datapath|br_adder|Add0~21_sumout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux9~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux9~0 .lut_mask = 64'h434F737F404C707C;
defparam \cpu_inst|datapath|regfilemux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N4
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~86feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~86feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~86feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N5
dffeas \cpu_inst|datapath|regfile_inst|data~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~86 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N11
dffeas \cpu_inst|datapath|regfile_inst|data~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~102 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N8
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~54feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~54feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~54feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~54feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~54feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~54feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y24_N9
dffeas \cpu_inst|datapath|regfile_inst|data~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~54 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N9
dffeas \cpu_inst|datapath|regfile_inst|data~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~38 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N16
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~22feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~22feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~22feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N17
dffeas \cpu_inst|datapath|regfile_inst|data~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~22 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N11
dffeas \cpu_inst|datapath|regfile_inst|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~6 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N32
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~280 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~280_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~6_q  & (!\cpu_inst|datapath|IR|data [2]))) # (\cpu_inst|datapath|IR|data [0] & 
// (((\cpu_inst|datapath|regfile_inst|data~22_q ) # (\cpu_inst|datapath|IR|data [2]))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|regfile_inst|data~38_q  & (!\cpu_inst|datapath|IR|data [2]))))) # 
// (\cpu_inst|datapath|IR|data [0] & ((((\cpu_inst|datapath|IR|data [2]))) # (\cpu_inst|datapath|regfile_inst|data~54_q ))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~54_q ),
	.datab(!\cpu_inst|datapath|IR|data [0]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~38_q ),
	.datad(!\cpu_inst|datapath|IR|data [2]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~22_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~280 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~280 .lut_mask = 64'h0C331D333F331D33;
defparam \cpu_inst|datapath|regfile_inst|data~280 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N17
dffeas \cpu_inst|datapath|regfile_inst|data~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~118 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N19
dffeas \cpu_inst|datapath|regfile_inst|data~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~70 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N12
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~284 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~284_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|regfile_inst|data~280_combout ))))) # (\cpu_inst|datapath|IR|data [2] & 
// ((!\cpu_inst|datapath|regfile_inst|data~280_combout  & (((\cpu_inst|datapath|regfile_inst|data~70_q )))) # (\cpu_inst|datapath|regfile_inst|data~280_combout  & (\cpu_inst|datapath|regfile_inst|data~86_q )))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( 
// ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~280_combout )))) # (\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|regfile_inst|data~280_combout  & (\cpu_inst|datapath|regfile_inst|data~102_q )) # 
// (\cpu_inst|datapath|regfile_inst|data~280_combout  & ((\cpu_inst|datapath|regfile_inst|data~118_q )))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~86_q ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~102_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~280_combout ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~118_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~284 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~284 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \cpu_inst|datapath|regfile_inst|data~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N8
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux9~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux9~0_combout  = ( \cpu_inst|datapath|alumux|Mux3~1_combout  ) # ( !\cpu_inst|datapath|alumux|Mux3~1_combout  & ( (\cpu_inst|datapath|alumux|Mux3~0_combout  & \cpu_inst|datapath|regfile_inst|data~284_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alumux|Mux3~0_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|regfile_inst|data~284_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux9~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux9~0 .lut_mask = 64'h00330033FFFFFFFF;
defparam \cpu_inst|datapath|alumux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N10
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~344 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~344_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[0]~2_combout  & (\cpu_inst|datapath|regfile_inst|data~6_q  & (!\cpu_inst|datapath|storemux|f[2]~0_combout ))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|regfile_inst|data~22_q ) # (\cpu_inst|datapath|storemux|f[2]~0_combout ))))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & 
// (((\cpu_inst|datapath|regfile_inst|data~38_q  & (!\cpu_inst|datapath|storemux|f[2]~0_combout ))))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|storemux|f[2]~0_combout ))) # (\cpu_inst|datapath|regfile_inst|data~54_q ))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~54_q ),
	.datab(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~38_q ),
	.datad(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~22_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~344 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~344 .lut_mask = 64'h0C331D333F331D33;
defparam \cpu_inst|datapath|regfile_inst|data~344 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N16
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~348 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~348_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~344_combout  & (((\cpu_inst|datapath|regfile_inst|data~70_q  & (\cpu_inst|datapath|storemux|f[2]~0_combout ))))) 
// # (\cpu_inst|datapath|regfile_inst|data~344_combout  & ((((!\cpu_inst|datapath|storemux|f[2]~0_combout ))) # (\cpu_inst|datapath|regfile_inst|data~86_q ))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( 
// ((!\cpu_inst|datapath|regfile_inst|data~344_combout  & (\cpu_inst|datapath|regfile_inst|data~102_q  & (\cpu_inst|datapath|storemux|f[2]~0_combout ))) # (\cpu_inst|datapath|regfile_inst|data~344_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout ) # 
// (\cpu_inst|datapath|regfile_inst|data~118_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~86_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~344_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~102_q ),
	.datad(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~118_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~348 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~348 .lut_mask = 64'h331D330C331D333F;
defparam \cpu_inst|datapath|regfile_inst|data~348 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N10
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux10~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux10~0_combout  = ( \cpu_inst|datapath|alu_inst|Selector10~9_combout  & ( \cpu_inst|control|WideOr16~combout  & ( (\cpu_inst|datapath|br_adder|Add0~17_sumout  & !\cpu_inst|control|WideOr15~combout ) ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|Selector10~9_combout  & ( \cpu_inst|control|WideOr16~combout  & ( (\cpu_inst|control|WideOr15~combout ) # (\cpu_inst|datapath|br_adder|Add0~17_sumout ) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector10~9_combout  & ( 
// !\cpu_inst|control|WideOr16~combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [5])) # (\cpu_inst|control|WideOr15~combout  & ((\cpu_inst|datapath|mdrOutModifier|Mux10~0_combout ))) ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|Selector10~9_combout  & ( !\cpu_inst|control|WideOr16~combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [5])) # (\cpu_inst|control|WideOr15~combout  & 
// ((\cpu_inst|datapath|mdrOutModifier|Mux10~0_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|pc|data [5]),
	.datab(!\cpu_inst|datapath|mdrOutModifier|Mux10~0_combout ),
	.datac(!\cpu_inst|datapath|br_adder|Add0~17_sumout ),
	.datad(!\cpu_inst|control|WideOr15~combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector10~9_combout ),
	.dataf(!\cpu_inst|control|WideOr16~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux10~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux10~0 .lut_mask = 64'h553355330FFF0F00;
defparam \cpu_inst|datapath|regfilemux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N21
dffeas \cpu_inst|datapath|regfile_inst|data~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~117 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~117 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N2
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~85feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~85feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~85feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N3
dffeas \cpu_inst|datapath|regfile_inst|data~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~85 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N35
dffeas \cpu_inst|datapath|regfile_inst|data~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~101 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N27
dffeas \cpu_inst|datapath|regfile_inst|data~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~21 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N21
dffeas \cpu_inst|datapath|regfile_inst|data~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~37 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N20
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~53feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~53feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~53feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~53feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~53feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~53feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N21
dffeas \cpu_inst|datapath|regfile_inst|data~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~53 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N23
dffeas \cpu_inst|datapath|regfile_inst|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~5 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N22
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~336 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~336_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[2]~0_combout  & (((!\cpu_inst|datapath|storemux|f[0]~2_combout  & ((\cpu_inst|datapath|regfile_inst|data~5_q ))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & (\cpu_inst|datapath|regfile_inst|data~21_q ))))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  & ((((\cpu_inst|datapath|storemux|f[0]~2_combout ))))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( 
// (!\cpu_inst|datapath|storemux|f[2]~0_combout  & (((!\cpu_inst|datapath|storemux|f[0]~2_combout  & (\cpu_inst|datapath|regfile_inst|data~37_q )) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((\cpu_inst|datapath|regfile_inst|data~53_q )))))) # 
// (\cpu_inst|datapath|storemux|f[2]~0_combout  & ((((\cpu_inst|datapath|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~21_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~37_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~53_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~336 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~336 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \cpu_inst|datapath|regfile_inst|data~336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N23
dffeas \cpu_inst|datapath|regfile_inst|data~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~69 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N20
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~340 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~340_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|regfile_inst|data~336_combout  & (((\cpu_inst|datapath|regfile_inst|data~69_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|regfile_inst|data~336_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~85_q )))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( 
// ((!\cpu_inst|datapath|regfile_inst|data~336_combout  & (((\cpu_inst|datapath|regfile_inst|data~101_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # (\cpu_inst|datapath|regfile_inst|data~336_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout 
// )) # (\cpu_inst|datapath|regfile_inst|data~117_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~117_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~85_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~101_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~336_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~340 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~340 .lut_mask = 64'h00FF00FF0F330F55;
defparam \cpu_inst|datapath|regfile_inst|data~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N26
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux11~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux11~0_combout  = ( \cpu_inst|control|WideOr16~combout  & ( \cpu_inst|datapath|pc|data [4] & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|br_adder|Add0~13_sumout )) # (\cpu_inst|control|WideOr15~combout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector11~2_combout ))) ) ) ) # ( !\cpu_inst|control|WideOr16~combout  & ( \cpu_inst|datapath|pc|data [4] & ( (!\cpu_inst|control|WideOr15~combout ) # (\cpu_inst|datapath|mdrOutModifier|Mux11~0_combout ) ) ) ) # ( 
// \cpu_inst|control|WideOr16~combout  & ( !\cpu_inst|datapath|pc|data [4] & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|br_adder|Add0~13_sumout )) # (\cpu_inst|control|WideOr15~combout  & ((!\cpu_inst|datapath|alu_inst|Selector11~2_combout 
// ))) ) ) ) # ( !\cpu_inst|control|WideOr16~combout  & ( !\cpu_inst|datapath|pc|data [4] & ( (\cpu_inst|datapath|mdrOutModifier|Mux11~0_combout  & \cpu_inst|control|WideOr15~combout ) ) ) )

	.dataa(!\cpu_inst|datapath|br_adder|Add0~13_sumout ),
	.datab(!\cpu_inst|datapath|mdrOutModifier|Mux11~0_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector11~2_combout ),
	.datad(!\cpu_inst|control|WideOr15~combout ),
	.datae(!\cpu_inst|control|WideOr16~combout ),
	.dataf(!\cpu_inst|datapath|pc|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux11~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux11~0 .lut_mask = 64'h003355F0FF3355F0;
defparam \cpu_inst|datapath|regfilemux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N33
dffeas \cpu_inst|datapath|regfile_inst|data~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~116 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N9
dffeas \cpu_inst|datapath|regfile_inst|data~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~100 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~100 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N0
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~84feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~84feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~84feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N1
dffeas \cpu_inst|datapath|regfile_inst|data~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~84 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~84 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N22
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~52feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~52feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~52feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N23
dffeas \cpu_inst|datapath|regfile_inst|data~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~52 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N33
dffeas \cpu_inst|datapath|regfile_inst|data~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~36 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~36 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N8
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~20feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~20feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~20feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N9
dffeas \cpu_inst|datapath|regfile_inst|data~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~20 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \cpu_inst|datapath|regfile_inst|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~4 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N4
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~136 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~136_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[2]~0_combout  & (((!\cpu_inst|datapath|storemux|f[0]~2_combout  & (\cpu_inst|datapath|regfile_inst|data~4_q )) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((\cpu_inst|datapath|regfile_inst|data~20_q )))))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  & ((((\cpu_inst|datapath|storemux|f[0]~2_combout ))))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( 
// (!\cpu_inst|datapath|storemux|f[2]~0_combout  & ((!\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|regfile_inst|data~36_q )))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & (\cpu_inst|datapath|regfile_inst|data~52_q )))) # 
// (\cpu_inst|datapath|storemux|f[2]~0_combout  & ((((\cpu_inst|datapath|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~52_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~36_q ),
	.datad(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~20_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~136 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~136 .lut_mask = 64'h0A550A770AFF0A77;
defparam \cpu_inst|datapath|regfile_inst|data~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N1
dffeas \cpu_inst|datapath|regfile_inst|data~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~68 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N20
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~140 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~140_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[2]~0_combout  & (((\cpu_inst|datapath|regfile_inst|data~136_combout )))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  
// & ((!\cpu_inst|datapath|regfile_inst|data~136_combout  & (\cpu_inst|datapath|regfile_inst|data~68_q )) # (\cpu_inst|datapath|regfile_inst|data~136_combout  & ((\cpu_inst|datapath|regfile_inst|data~84_q )))))) ) ) # ( 
// \cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[2]~0_combout  & ((((\cpu_inst|datapath|regfile_inst|data~136_combout ))))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  & 
// (((!\cpu_inst|datapath|regfile_inst|data~136_combout  & ((\cpu_inst|datapath|regfile_inst|data~100_q ))) # (\cpu_inst|datapath|regfile_inst|data~136_combout  & (\cpu_inst|datapath|regfile_inst|data~116_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~116_q ),
	.datab(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~100_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~84_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~136_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~140 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~140 .lut_mask = 64'h03030303CCFFDDDD;
defparam \cpu_inst|datapath|regfile_inst|data~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N32
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~128 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~128_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~4_q )) # (\cpu_inst|datapath|IR|data [0] & 
// ((\cpu_inst|datapath|regfile_inst|data~20_q )))))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & 
// (((\cpu_inst|datapath|regfile_inst|data~36_q )))) # (\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~52_q )))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [2]),
	.datab(!\cpu_inst|datapath|regfile_inst|data~52_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~36_q ),
	.datad(!\cpu_inst|datapath|IR|data [0]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~20_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~128 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~128 .lut_mask = 64'h0A550A770AFF0A77;
defparam \cpu_inst|datapath|regfile_inst|data~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N0
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~132 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~132_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~128_combout )))) # (\cpu_inst|datapath|IR|data [2] & 
// ((!\cpu_inst|datapath|regfile_inst|data~128_combout  & (\cpu_inst|datapath|regfile_inst|data~68_q )) # (\cpu_inst|datapath|regfile_inst|data~128_combout  & ((\cpu_inst|datapath|regfile_inst|data~84_q )))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( 
// (!\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|regfile_inst|data~128_combout ))))) # (\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|regfile_inst|data~128_combout  & ((\cpu_inst|datapath|regfile_inst|data~100_q ))) # 
// (\cpu_inst|datapath|regfile_inst|data~128_combout  & (\cpu_inst|datapath|regfile_inst|data~116_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~116_q ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~100_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~84_q ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~128_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~132 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~132 .lut_mask = 64'h03030303CCFFDDDD;
defparam \cpu_inst|datapath|regfile_inst|data~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N2
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux11~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux11~0_combout  = ( \cpu_inst|datapath|IR|data [4] & ( \cpu_inst|control|WideOr8~combout  & ( (!\cpu_inst|datapath|alumux|Mux10~0_combout  & ((\cpu_inst|control|state.calc_addr_b~q ) # (\cpu_inst|datapath|IR|data [3]))) ) ) ) # 
// ( !\cpu_inst|datapath|IR|data [4] & ( \cpu_inst|control|WideOr8~combout  & ( (\cpu_inst|datapath|IR|data [3] & (!\cpu_inst|control|state.calc_addr_b~q  & !\cpu_inst|datapath|alumux|Mux10~0_combout )) ) ) ) # ( \cpu_inst|datapath|IR|data [4] & ( 
// !\cpu_inst|control|WideOr8~combout  & ( ((\cpu_inst|datapath|alumux|Mux10~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~132_combout )) # (\cpu_inst|control|state.calc_addr_b~q ) ) ) ) # ( !\cpu_inst|datapath|IR|data [4] & ( 
// !\cpu_inst|control|WideOr8~combout  & ( (!\cpu_inst|control|state.calc_addr_b~q  & (\cpu_inst|datapath|regfile_inst|data~132_combout  & !\cpu_inst|datapath|alumux|Mux10~0_combout )) ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [3]),
	.datab(!\cpu_inst|control|state.calc_addr_b~q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~132_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datae(!\cpu_inst|datapath|IR|data [4]),
	.dataf(!\cpu_inst|control|WideOr8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux11~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux11~0 .lut_mask = 64'h0C003FFF44007700;
defparam \cpu_inst|datapath|alumux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N36
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux12~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux12~0_combout  = ( \cpu_inst|datapath|regfile_inst|data~156_combout  & ( (!\cpu_inst|control|WideOr8~combout ) # (\cpu_inst|datapath|IR|data [2]) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~156_combout  & ( 
// (\cpu_inst|control|WideOr8~combout  & \cpu_inst|datapath|IR|data [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|control|WideOr8~combout ),
	.datad(!\cpu_inst|datapath|IR|data [2]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux12~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux12~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu_inst|datapath|alumux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N26
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux13~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux13~0_combout  = (!\cpu_inst|control|WideOr8~combout  & ((\cpu_inst|datapath|regfile_inst|data~172_combout ))) # (\cpu_inst|control|WideOr8~combout  & (\cpu_inst|datapath|IR|data [1]))

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|IR|data [1]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~172_combout ),
	.datad(!\cpu_inst|control|WideOr8~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux13~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux13~0 .lut_mask = 64'h0F330F330F330F33;
defparam \cpu_inst|datapath|alumux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N28
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~160 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~160_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|regfile_inst|data~2_q  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout )))))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|storemux|f[2]~0_combout ))) # (\cpu_inst|datapath|regfile_inst|data~18_q ))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & 
// (((\cpu_inst|datapath|regfile_inst|data~34_q  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout )))))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|storemux|f[2]~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~50_q ))))) ) )

	.dataa(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~18_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~34_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~50_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~160 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~160 .lut_mask = 64'h1B1B0A5F55555555;
defparam \cpu_inst|datapath|regfile_inst|data~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N24
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~164 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~164_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[2]~0_combout  & (((\cpu_inst|datapath|regfile_inst|data~160_combout )))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  
// & ((!\cpu_inst|datapath|regfile_inst|data~160_combout  & ((\cpu_inst|datapath|regfile_inst|data~66_q ))) # (\cpu_inst|datapath|regfile_inst|data~160_combout  & (\cpu_inst|datapath|regfile_inst|data~82_q ))))) ) ) # ( 
// \cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[2]~0_combout  & (((\cpu_inst|datapath|regfile_inst|data~160_combout )))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  & ((!\cpu_inst|datapath|regfile_inst|data~160_combout  
// & ((\cpu_inst|datapath|regfile_inst|data~98_q ))) # (\cpu_inst|datapath|regfile_inst|data~160_combout  & (\cpu_inst|datapath|regfile_inst|data~114_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~82_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~114_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~98_q ),
	.datad(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~160_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~164 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~164 .lut_mask = 64'h000F000FFF55FF33;
defparam \cpu_inst|datapath|regfile_inst|data~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N7
dffeas \cpu_inst|datapath|regfile_inst|data~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~113 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \cpu_inst|datapath|regfile_inst|data~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~97 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N3
dffeas \cpu_inst|datapath|regfile_inst|data~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~49 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N1
dffeas \cpu_inst|datapath|regfile_inst|data~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~33 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N37
dffeas \cpu_inst|datapath|regfile_inst|data~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~17 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N3
dffeas \cpu_inst|datapath|regfile_inst|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~1 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N12
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~184 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~184_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[0]~2_combout  & (\cpu_inst|datapath|regfile_inst|data~1_q  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|storemux|f[2]~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~17_q ))))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & 
// (((\cpu_inst|datapath|regfile_inst|data~33_q  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout )))))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|storemux|f[2]~0_combout ))) # (\cpu_inst|datapath|regfile_inst|data~49_q ))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~49_q ),
	.datab(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~33_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~17_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~184 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~184 .lut_mask = 64'h0C3F1D1D33333333;
defparam \cpu_inst|datapath|regfile_inst|data~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N11
dffeas \cpu_inst|datapath|regfile_inst|data~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~65 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N36
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~188 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~188_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|regfile_inst|data~184_combout  & (((\cpu_inst|datapath|regfile_inst|data~65_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|regfile_inst|data~184_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~81_q )))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( 
// ((!\cpu_inst|datapath|regfile_inst|data~184_combout  & (((\cpu_inst|datapath|regfile_inst|data~97_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # (\cpu_inst|datapath|regfile_inst|data~184_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout )) 
// # (\cpu_inst|datapath|regfile_inst|data~113_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~81_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~113_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~97_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~184_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~188 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~188 .lut_mask = 64'h00FF00FF0F550F33;
defparam \cpu_inst|datapath|regfile_inst|data~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y24_N27
dffeas \cpu_inst|datapath|regfile_inst|data~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~112 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N13
dffeas \cpu_inst|datapath|regfile_inst|data~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~96 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~96 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N22
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~16feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~16feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~16feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y24_N23
dffeas \cpu_inst|datapath|regfile_inst|data~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~16 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N9
dffeas \cpu_inst|datapath|regfile_inst|data~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~32 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N16
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~48feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~48feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~48feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \cpu_inst|datapath|regfile_inst|data~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~48 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N11
dffeas \cpu_inst|datapath|regfile_inst|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~0 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N4
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~192 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~192_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|regfile_inst|data~0_q  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout )))))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|storemux|f[2]~0_combout ))) # (\cpu_inst|datapath|regfile_inst|data~16_q ))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & 
// (((\cpu_inst|datapath|regfile_inst|data~32_q  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout )))))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|storemux|f[2]~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~48_q ))))) ) )

	.dataa(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~16_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~32_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~48_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~192 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~192 .lut_mask = 64'h1B1B0A5F55555555;
defparam \cpu_inst|datapath|regfile_inst|data~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y24_N5
dffeas \cpu_inst|datapath|regfile_inst|data~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~64 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y24_N32
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~196 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~196_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|regfile_inst|data~192_combout  & (((\cpu_inst|datapath|regfile_inst|data~64_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|regfile_inst|data~192_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~80_q )))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( 
// ((!\cpu_inst|datapath|regfile_inst|data~192_combout  & (((\cpu_inst|datapath|regfile_inst|data~96_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # (\cpu_inst|datapath|regfile_inst|data~192_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout )) 
// # (\cpu_inst|datapath|regfile_inst|data~112_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~80_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~112_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~96_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~192_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~196 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~196 .lut_mask = 64'h00FF00FF0F550F33;
defparam \cpu_inst|datapath|regfile_inst|data~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N0
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~1_sumout  = SUM(( \cpu_inst|datapath|regfile_inst|data~196_combout  ) + ( \cpu_inst|datapath|alumux|Mux15~0_combout  ) + ( !VCC ))
// \cpu_inst|datapath|alu_inst|Add0~2  = CARRY(( \cpu_inst|datapath|regfile_inst|data~196_combout  ) + ( \cpu_inst|datapath|alumux|Mux15~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~196_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~1_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \cpu_inst|datapath|alu_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N2
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~5_sumout  = SUM(( \cpu_inst|datapath|regfile_inst|data~188_combout  ) + ( (!\cpu_inst|control|state.calc_addr_b~q  & ((!\cpu_inst|datapath|alumux|Mux10~0_combout  & ((\cpu_inst|datapath|alumux|Mux14~0_combout ))) # 
// (\cpu_inst|datapath|alumux|Mux10~0_combout  & (\cpu_inst|datapath|IR|data [1])))) # (\cpu_inst|control|state.calc_addr_b~q  & (\cpu_inst|datapath|IR|data [1])) ) + ( \cpu_inst|datapath|alu_inst|Add0~2  ))
// \cpu_inst|datapath|alu_inst|Add0~6  = CARRY(( \cpu_inst|datapath|regfile_inst|data~188_combout  ) + ( (!\cpu_inst|control|state.calc_addr_b~q  & ((!\cpu_inst|datapath|alumux|Mux10~0_combout  & ((\cpu_inst|datapath|alumux|Mux14~0_combout ))) # 
// (\cpu_inst|datapath|alumux|Mux10~0_combout  & (\cpu_inst|datapath|IR|data [1])))) # (\cpu_inst|control|state.calc_addr_b~q  & (\cpu_inst|datapath|IR|data [1])) ) + ( \cpu_inst|datapath|alu_inst|Add0~2  ))

	.dataa(!\cpu_inst|control|state.calc_addr_b~q ),
	.datab(!\cpu_inst|datapath|IR|data [1]),
	.datac(!\cpu_inst|datapath|alumux|Mux14~0_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~188_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~5_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~5 .lut_mask = 64'h0000E4CC000000FF;
defparam \cpu_inst|datapath|alu_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N4
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~9 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~9_sumout  = SUM(( (!\cpu_inst|control|state.calc_addr_b~q  & ((!\cpu_inst|datapath|alumux|Mux10~0_combout  & ((\cpu_inst|datapath|alumux|Mux13~0_combout ))) # (\cpu_inst|datapath|alumux|Mux10~0_combout  & 
// (\cpu_inst|datapath|IR|data [2])))) # (\cpu_inst|control|state.calc_addr_b~q  & (((\cpu_inst|datapath|IR|data [2])))) ) + ( \cpu_inst|datapath|regfile_inst|data~164_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~6  ))
// \cpu_inst|datapath|alu_inst|Add0~10  = CARRY(( (!\cpu_inst|control|state.calc_addr_b~q  & ((!\cpu_inst|datapath|alumux|Mux10~0_combout  & ((\cpu_inst|datapath|alumux|Mux13~0_combout ))) # (\cpu_inst|datapath|alumux|Mux10~0_combout  & 
// (\cpu_inst|datapath|IR|data [2])))) # (\cpu_inst|control|state.calc_addr_b~q  & (((\cpu_inst|datapath|IR|data [2])))) ) + ( \cpu_inst|datapath|regfile_inst|data~164_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~6  ))

	.dataa(!\cpu_inst|control|state.calc_addr_b~q ),
	.datab(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datac(!\cpu_inst|datapath|IR|data [2]),
	.datad(!\cpu_inst|datapath|alumux|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~164_combout ),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~9_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~9 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~9 .lut_mask = 64'h0000FF000000078F;
defparam \cpu_inst|datapath|alu_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N6
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~13 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~13_sumout  = SUM(( \cpu_inst|datapath|regfile_inst|data~148_combout  ) + ( (!\cpu_inst|control|state.calc_addr_b~q  & ((!\cpu_inst|datapath|alumux|Mux10~0_combout  & ((\cpu_inst|datapath|alumux|Mux12~0_combout ))) # 
// (\cpu_inst|datapath|alumux|Mux10~0_combout  & (\cpu_inst|datapath|IR|data [3])))) # (\cpu_inst|control|state.calc_addr_b~q  & (((\cpu_inst|datapath|IR|data [3])))) ) + ( \cpu_inst|datapath|alu_inst|Add0~10  ))
// \cpu_inst|datapath|alu_inst|Add0~14  = CARRY(( \cpu_inst|datapath|regfile_inst|data~148_combout  ) + ( (!\cpu_inst|control|state.calc_addr_b~q  & ((!\cpu_inst|datapath|alumux|Mux10~0_combout  & ((\cpu_inst|datapath|alumux|Mux12~0_combout ))) # 
// (\cpu_inst|datapath|alumux|Mux10~0_combout  & (\cpu_inst|datapath|IR|data [3])))) # (\cpu_inst|control|state.calc_addr_b~q  & (((\cpu_inst|datapath|IR|data [3])))) ) + ( \cpu_inst|datapath|alu_inst|Add0~10  ))

	.dataa(!\cpu_inst|control|state.calc_addr_b~q ),
	.datab(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datac(!\cpu_inst|datapath|IR|data [3]),
	.datad(!\cpu_inst|datapath|regfile_inst|data~148_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~13_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~13 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~13 .lut_mask = 64'h0000F870000000FF;
defparam \cpu_inst|datapath|alu_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N8
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~17 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~17_sumout  = SUM(( \cpu_inst|datapath|regfile_inst|data~140_combout  ) + ( \cpu_inst|datapath|alumux|Mux11~0_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~14  ))
// \cpu_inst|datapath|alu_inst|Add0~18  = CARRY(( \cpu_inst|datapath|regfile_inst|data~140_combout  ) + ( \cpu_inst|datapath|alumux|Mux11~0_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|regfile_inst|data~140_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux11~0_combout ),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~17_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~17 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \cpu_inst|datapath|alu_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N10
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~21 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~21_sumout  = SUM(( \cpu_inst|datapath|alumux|Mux10~1_combout  ) + ( \cpu_inst|datapath|regfile_inst|data~340_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~18  ))
// \cpu_inst|datapath|alu_inst|Add0~22  = CARRY(( \cpu_inst|datapath|alumux|Mux10~1_combout  ) + ( \cpu_inst|datapath|regfile_inst|data~340_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux10~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~340_combout ),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~21_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~21 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \cpu_inst|datapath|alu_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N12
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~25 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~25_sumout  = SUM(( \cpu_inst|datapath|alumux|Mux9~0_combout  ) + ( \cpu_inst|datapath|regfile_inst|data~348_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~22  ))
// \cpu_inst|datapath|alu_inst|Add0~26  = CARRY(( \cpu_inst|datapath|alumux|Mux9~0_combout  ) + ( \cpu_inst|datapath|regfile_inst|data~348_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~348_combout ),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~25_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~25 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \cpu_inst|datapath|alu_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N14
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~29 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~29_sumout  = SUM(( \cpu_inst|datapath|alumux|Mux8~0_combout  ) + ( \cpu_inst|datapath|regfile_inst|data~332_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~26  ))
// \cpu_inst|datapath|alu_inst|Add0~30  = CARRY(( \cpu_inst|datapath|alumux|Mux8~0_combout  ) + ( \cpu_inst|datapath|regfile_inst|data~332_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~332_combout ),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~29_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~29 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \cpu_inst|datapath|alu_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N16
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~33 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~33_sumout  = SUM(( \cpu_inst|datapath|alumux|Mux7~0_combout  ) + ( \cpu_inst|datapath|regfile_inst|data~316_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~30  ))
// \cpu_inst|datapath|alu_inst|Add0~34  = CARRY(( \cpu_inst|datapath|alumux|Mux7~0_combout  ) + ( \cpu_inst|datapath|regfile_inst|data~316_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|alumux|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~316_combout ),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~33_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~33 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~33 .lut_mask = 64'h0000FF00000000FF;
defparam \cpu_inst|datapath|alu_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N18
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~37 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~37_sumout  = SUM(( \cpu_inst|datapath|regfile_inst|data~324_combout  ) + ( \cpu_inst|datapath|alumux|Mux6~0_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~34  ))
// \cpu_inst|datapath|alu_inst|Add0~38  = CARRY(( \cpu_inst|datapath|regfile_inst|data~324_combout  ) + ( \cpu_inst|datapath|alumux|Mux6~0_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|regfile_inst|data~324_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux6~0_combout ),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~37_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~37 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~37 .lut_mask = 64'h0000FF00000000FF;
defparam \cpu_inst|datapath|alu_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N20
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~41 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~41_sumout  = SUM(( \cpu_inst|datapath|regfile_inst|data~300_combout  ) + ( \cpu_inst|datapath|alumux|Mux5~0_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~38  ))
// \cpu_inst|datapath|alu_inst|Add0~42  = CARRY(( \cpu_inst|datapath|regfile_inst|data~300_combout  ) + ( \cpu_inst|datapath|alumux|Mux5~0_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~300_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux5~0_combout ),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~41_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~41 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \cpu_inst|datapath|alu_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N22
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~45 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~45_sumout  = SUM(( \cpu_inst|datapath|regfile_inst|data~308_combout  ) + ( \cpu_inst|datapath|alumux|Mux4~0_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~42  ))
// \cpu_inst|datapath|alu_inst|Add0~46  = CARRY(( \cpu_inst|datapath|regfile_inst|data~308_combout  ) + ( \cpu_inst|datapath|alumux|Mux4~0_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~308_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux4~0_combout ),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~45_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~45 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \cpu_inst|datapath|alu_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N24
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~49 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~49_sumout  = SUM(( \cpu_inst|datapath|alumux|Mux3~2_combout  ) + ( \cpu_inst|datapath|regfile_inst|data~372_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~46  ))
// \cpu_inst|datapath|alu_inst|Add0~50  = CARRY(( \cpu_inst|datapath|alumux|Mux3~2_combout  ) + ( \cpu_inst|datapath|regfile_inst|data~372_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~46  ))

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|regfile_inst|data~372_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|alumux|Mux3~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~49_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~49 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \cpu_inst|datapath|alu_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N26
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~53 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~53_sumout  = SUM(( \cpu_inst|datapath|regfile_inst|data~380_combout  ) + ( \cpu_inst|datapath|alumux|Mux2~0_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~50  ))
// \cpu_inst|datapath|alu_inst|Add0~54  = CARRY(( \cpu_inst|datapath|regfile_inst|data~380_combout  ) + ( \cpu_inst|datapath|alumux|Mux2~0_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~50  ))

	.dataa(!\cpu_inst|datapath|regfile_inst|data~380_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux2~0_combout ),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~53_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~53 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~53 .lut_mask = 64'h0000FF0000005555;
defparam \cpu_inst|datapath|alu_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N28
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~57 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~57_sumout  = SUM(( \cpu_inst|datapath|alumux|Mux1~0_combout  ) + ( \cpu_inst|datapath|regfile_inst|data~356_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~54  ))
// \cpu_inst|datapath|alu_inst|Add0~58  = CARRY(( \cpu_inst|datapath|alumux|Mux1~0_combout  ) + ( \cpu_inst|datapath|regfile_inst|data~356_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~356_combout ),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~57_sumout ),
	.cout(\cpu_inst|datapath|alu_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~57 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \cpu_inst|datapath|alu_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N16
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux1~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux1~0_combout  = ( \cpu_inst|datapath|regfilemux|Mux1~2_combout  & ( \cpu_inst|datapath|alu_inst|Add0~57_sumout  & ( (!\cpu_inst|datapath|regfilemux|Mux1~1_combout  & ((!\cpu_inst|control|WideOr16~combout ) # 
// ((!\cpu_inst|datapath|alu_inst|Selector1~6_combout ) # (\cpu_inst|datapath|alu_inst|Equal0~0_combout )))) ) ) ) # ( !\cpu_inst|datapath|regfilemux|Mux1~2_combout  & ( \cpu_inst|datapath|alu_inst|Add0~57_sumout  & ( 
// !\cpu_inst|datapath|regfilemux|Mux1~1_combout  ) ) ) # ( \cpu_inst|datapath|regfilemux|Mux1~2_combout  & ( !\cpu_inst|datapath|alu_inst|Add0~57_sumout  & ( (!\cpu_inst|datapath|regfilemux|Mux1~1_combout  & ((!\cpu_inst|control|WideOr16~combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector1~6_combout ))) ) ) ) # ( !\cpu_inst|datapath|regfilemux|Mux1~2_combout  & ( !\cpu_inst|datapath|alu_inst|Add0~57_sumout  & ( !\cpu_inst|datapath|regfilemux|Mux1~1_combout  ) ) )

	.dataa(!\cpu_inst|control|WideOr16~combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datac(!\cpu_inst|datapath|regfilemux|Mux1~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector1~6_combout ),
	.datae(!\cpu_inst|datapath|regfilemux|Mux1~2_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux1~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux1~0 .lut_mask = 64'hF0F0F0A0F0F0F0B0;
defparam \cpu_inst|datapath|regfilemux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N15
dffeas \cpu_inst|datapath|regfile_inst|data~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~30 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N2
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~352 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~352_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|regfile_inst|data~14_q  & (!\cpu_inst|datapath|storemux|f[2]~0_combout ))))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|storemux|f[2]~0_combout ))) # (\cpu_inst|datapath|regfile_inst|data~30_q ))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & 
// (((\cpu_inst|datapath|regfile_inst|data~46_q  & (!\cpu_inst|datapath|storemux|f[2]~0_combout ))))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|regfile_inst|data~62_q ) # (\cpu_inst|datapath|storemux|f[2]~0_combout ))))) ) )

	.dataa(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~30_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~46_q ),
	.datad(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~62_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~352 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~352 .lut_mask = 64'h1B550A551B555F55;
defparam \cpu_inst|datapath|regfile_inst|data~352 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N28
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~356 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~356_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~352_combout  & (\cpu_inst|datapath|storemux|f[2]~0_combout  & (\cpu_inst|datapath|regfile_inst|data~78_q ))) # 
// (\cpu_inst|datapath|regfile_inst|data~352_combout  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout ) # (((\cpu_inst|datapath|regfile_inst|data~94_q ))))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( 
// (!\cpu_inst|datapath|regfile_inst|data~352_combout  & (\cpu_inst|datapath|storemux|f[2]~0_combout  & (\cpu_inst|datapath|regfile_inst|data~110_q ))) # (\cpu_inst|datapath|regfile_inst|data~352_combout  & ((!\cpu_inst|datapath|storemux|f[2]~0_combout ) # 
// (((\cpu_inst|datapath|regfile_inst|data~126_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~352_combout ),
	.datab(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~110_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~94_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~126_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~356 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~356 .lut_mask = 64'h4657464646575757;
defparam \cpu_inst|datapath|regfile_inst|data~356 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y23_N34
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector1~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector1~1_combout  = ( \cpu_inst|datapath|regfile_inst|data~372_combout  & ( (\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~356_combout ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~372_combout  & ( (\cpu_inst|datapath|regfile_inst|data~356_combout  & !\cpu_inst|datapath|alumux|Mux14~1_combout ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~356_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector1~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector1~1 .lut_mask = 64'h4444444477777777;
defparam \cpu_inst|datapath|alu_inst|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N8
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector1~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector1~0_combout  = ( \cpu_inst|datapath|alumux|Mux12~1_combout  & ( !\cpu_inst|datapath|alumux|Mux13~1_combout  ) ) # ( !\cpu_inst|datapath|alumux|Mux12~1_combout  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout  & 
// \cpu_inst|datapath|alumux|Mux15~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector1~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector1~0 .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \cpu_inst|datapath|alu_inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N0
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~18 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~18_combout  = ( \cpu_inst|datapath|regfile_inst|data~300_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~316_combout ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~300_combout  & ( (\cpu_inst|datapath|alumux|Mux14~1_combout  & \cpu_inst|datapath|regfile_inst|data~316_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~316_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~18 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~18 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N32
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~36 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~36_combout  = ( !\cpu_inst|control|WideOr8~combout  & ( (\cpu_inst|datapath|regfile_inst|data~188_combout  & ((!\cpu_inst|control|state.calc_addr_b~q  & ((!\cpu_inst|datapath|alumux|Mux10~0_combout  & 
// (!\cpu_inst|datapath|regfile_inst|data~180_combout )) # (\cpu_inst|datapath|alumux|Mux10~0_combout  & ((!\cpu_inst|datapath|IR|data [1]))))) # (\cpu_inst|control|state.calc_addr_b~q  & (((!\cpu_inst|datapath|IR|data [1])))))) ) ) # ( 
// \cpu_inst|control|WideOr8~combout  & ( (\cpu_inst|datapath|regfile_inst|data~188_combout  & ((!\cpu_inst|control|state.calc_addr_b~q  & ((!\cpu_inst|datapath|alumux|Mux10~0_combout  & (!\cpu_inst|datapath|IR|data [0])) # 
// (\cpu_inst|datapath|alumux|Mux10~0_combout  & ((!\cpu_inst|datapath|IR|data [1]))))) # (\cpu_inst|control|state.calc_addr_b~q  & (((!\cpu_inst|datapath|IR|data [1])))))) ) )

	.dataa(!\cpu_inst|control|state.calc_addr_b~q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~188_combout ),
	.datac(!\cpu_inst|datapath|IR|data [0]),
	.datad(!\cpu_inst|datapath|IR|data [1]),
	.datae(!\cpu_inst|control|WideOr8~combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~180_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~36 .extended_lut = "on";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~36 .lut_mask = 64'h3120312033003300;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N30
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~16 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~16_combout  = ( \cpu_inst|datapath|regfile_inst|data~324_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~332_combout ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~324_combout  & ( (\cpu_inst|datapath|alumux|Mux14~1_combout  & \cpu_inst|datapath|regfile_inst|data~332_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~332_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~16 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~16 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N2
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~12 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout  = ( \cpu_inst|datapath|regfile_inst|data~164_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~196_combout ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~164_combout  & ( (\cpu_inst|datapath|alumux|Mux14~1_combout  & \cpu_inst|datapath|regfile_inst|data~196_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~196_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~12 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N12
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~19 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~19_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~16_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & 
// (((\cpu_inst|datapath|alumux|Mux15~0_combout )) # (\cpu_inst|datapath|alu_inst|ShiftLeft0~18_combout ))) # (\cpu_inst|datapath|alumux|Mux12~1_combout  & (((!\cpu_inst|datapath|alumux|Mux15~0_combout ) # (\cpu_inst|datapath|alu_inst|ShiftLeft0~36_combout 
// )))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~16_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~18_combout  & 
// ((!\cpu_inst|datapath|alumux|Mux15~0_combout )))) # (\cpu_inst|datapath|alumux|Mux12~1_combout  & (((!\cpu_inst|datapath|alumux|Mux15~0_combout ) # (\cpu_inst|datapath|alu_inst|ShiftLeft0~36_combout )))) ) ) ) # ( 
// \cpu_inst|datapath|alu_inst|ShiftLeft0~16_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & (((\cpu_inst|datapath|alumux|Mux15~0_combout )) # 
// (\cpu_inst|datapath|alu_inst|ShiftLeft0~18_combout ))) # (\cpu_inst|datapath|alumux|Mux12~1_combout  & (((\cpu_inst|datapath|alu_inst|ShiftLeft0~36_combout  & \cpu_inst|datapath|alumux|Mux15~0_combout )))) ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|ShiftLeft0~16_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~18_combout  & 
// ((!\cpu_inst|datapath|alumux|Mux15~0_combout )))) # (\cpu_inst|datapath|alumux|Mux12~1_combout  & (((\cpu_inst|datapath|alu_inst|ShiftLeft0~36_combout  & \cpu_inst|datapath|alumux|Mux15~0_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftLeft0~18_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~36_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|ShiftLeft0~16_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~19 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~19 .lut_mask = 64'h440344CF770377CF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N2
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector1~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector1~2_combout  = ( \cpu_inst|datapath|alu_inst|Selector1~0_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~19_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & 
// ((\cpu_inst|datapath|alu_inst|ShiftLeft0~11_combout ))) # (\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & (\cpu_inst|datapath|alu_inst|Selector2~1_combout )) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector1~0_combout  & ( 
// \cpu_inst|datapath|alu_inst|ShiftLeft0~19_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout ) # (\cpu_inst|datapath|alu_inst|Selector1~1_combout ) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector1~0_combout  & ( 
// !\cpu_inst|datapath|alu_inst|ShiftLeft0~19_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~11_combout ))) # (\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & 
// (\cpu_inst|datapath|alu_inst|Selector2~1_combout )) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector1~0_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~19_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & 
// \cpu_inst|datapath|alu_inst|Selector1~1_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector2~1_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector1~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~11_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector1~0_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector1~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector1~2 .lut_mask = 64'h030311DDCFCF11DD;
defparam \cpu_inst|datapath|alu_inst|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N28
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector1~7 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector1~7_combout  = ( \cpu_inst|datapath|alu_inst|Add0~57_sumout  & ( \cpu_inst|datapath|alu_inst|Selector3~0_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector1~2_combout  & (!\cpu_inst|datapath|alu_inst|Equal0~0_combout  
// & \cpu_inst|datapath|alu_inst|Selector1~6_combout )) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Add0~57_sumout  & ( \cpu_inst|datapath|alu_inst|Selector3~0_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector1~2_combout  & 
// \cpu_inst|datapath|alu_inst|Selector1~6_combout ) ) ) ) # ( \cpu_inst|datapath|alu_inst|Add0~57_sumout  & ( !\cpu_inst|datapath|alu_inst|Selector3~0_combout  & ( (!\cpu_inst|datapath|alu_inst|Equal0~0_combout  & 
// \cpu_inst|datapath|alu_inst|Selector1~6_combout ) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Add0~57_sumout  & ( !\cpu_inst|datapath|alu_inst|Selector3~0_combout  & ( \cpu_inst|datapath|alu_inst|Selector1~6_combout  ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector1~2_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector1~6_combout ),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|alu_inst|Add0~57_sumout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector1~7 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector1~7 .lut_mask = 64'h0F0F0C0C0A0A0808;
defparam \cpu_inst|datapath|alu_inst|Selector1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N26
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux1~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux1~0_combout  = ( \cpu_inst|datapath|MDR|data [14] & ( \cpu_inst|control|Selector0~0_combout  & ( (!\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|br_adder|Add0~53_sumout )) # (\cpu_inst|control|Selector1~0_combout 
//  & ((\cpu_inst|datapath|pcPlus2|Add0~53_sumout ))) ) ) ) # ( !\cpu_inst|datapath|MDR|data [14] & ( \cpu_inst|control|Selector0~0_combout  & ( (!\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|br_adder|Add0~53_sumout )) # 
// (\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|pcPlus2|Add0~53_sumout ))) ) ) ) # ( \cpu_inst|datapath|MDR|data [14] & ( !\cpu_inst|control|Selector0~0_combout  & ( (!\cpu_inst|control|Selector1~0_combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector1~7_combout ) ) ) ) # ( !\cpu_inst|datapath|MDR|data [14] & ( !\cpu_inst|control|Selector0~0_combout  & ( (\cpu_inst|control|Selector1~0_combout  & !\cpu_inst|datapath|alu_inst|Selector1~7_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|br_adder|Add0~53_sumout ),
	.datab(!\cpu_inst|datapath|pcPlus2|Add0~53_sumout ),
	.datac(!\cpu_inst|control|Selector1~0_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector1~7_combout ),
	.datae(!\cpu_inst|datapath|MDR|data [14]),
	.dataf(!\cpu_inst|control|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux1~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux1~0 .lut_mask = 64'h0F00FFF053535353;
defparam \cpu_inst|datapath|pcmux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \cpu_inst|datapath|pc|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[14] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N24
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux1~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux1~0_combout  = ( \cpu_inst|control|marmux_sel [0] & ( \cpu_inst|datapath|alu_inst|Selector1~7_combout  & ( (\cpu_inst|datapath|MDR|data [14] & !\cpu_inst|control|WideOr0~0_combout ) ) ) ) # ( !\cpu_inst|control|marmux_sel [0] 
// & ( \cpu_inst|datapath|alu_inst|Selector1~7_combout  & ( (!\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|MDR|data [14])) # (\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|pc|data [14]))) ) ) ) # ( \cpu_inst|control|marmux_sel [0] 
// & ( !\cpu_inst|datapath|alu_inst|Selector1~7_combout  & ( (\cpu_inst|control|WideOr0~0_combout ) # (\cpu_inst|datapath|MDR|data [14]) ) ) ) # ( !\cpu_inst|control|marmux_sel [0] & ( !\cpu_inst|datapath|alu_inst|Selector1~7_combout  & ( 
// (!\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|MDR|data [14])) # (\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|pc|data [14]))) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [14]),
	.datab(!\cpu_inst|datapath|pc|data [14]),
	.datac(gnd),
	.datad(!\cpu_inst|control|WideOr0~0_combout ),
	.datae(!\cpu_inst|control|marmux_sel [0]),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux1~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux1~0 .lut_mask = 64'h553355FF55335500;
defparam \cpu_inst|datapath|marmux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N25
dffeas \cpu_inst|datapath|MAR|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|marmux|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|datapath|MAR|data[11]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[14] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X9_Y19_N0
stratixiii_ram_block \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cache_inst|control|load_TD1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\cpu_inst|control|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|datapath|MAR|data [15],\cpu_inst|datapath|MAR|data [14],\cpu_inst|datapath|MAR|data [13],\cpu_inst|datapath|MAR|data [12],\cpu_inst|datapath|MAR|data [11],\cpu_inst|datapath|MAR|data [10],\cpu_inst|datapath|MAR|data [9],\cpu_inst|datapath|MAR|data [8],\cpu_inst|datapath|MAR|data [7],
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux7~0_combout }),
	.portaaddr({\cpu_inst|datapath|MAR|data [6],\cpu_inst|datapath|MAR|data [5],\cpu_inst|datapath|MAR|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu_inst|datapath|marmux|Mux9~0_combout ,\cpu_inst|datapath|marmux|Mux10~0_combout ,\cpu_inst|datapath|marmux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .init_file = "db/mp2.ram0_array_533d4e44.hdl.mif";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0|altsyncram_57o1:auto_generated|ALTSYNCRAM";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 128;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 128;
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[26]~78 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[26]~78_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [59] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a26  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [59] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a26  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [60] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [59] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a26  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [60]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [60]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [59]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[26]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[26]~78 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[26]~78 .lut_mask = 64'h0000FF4100BEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[26]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y21_N32
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[60]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y21_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y21_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: M9K_X9_Y20_N0
stratixiii_ram_block \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(!\cache_inst|control|load_TD0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\cpu_inst|control|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_inst|datapath|MAR|data [15],\cpu_inst|datapath|MAR|data [14],\cpu_inst|datapath|MAR|data [13],\cpu_inst|datapath|MAR|data [12],\cpu_inst|datapath|MAR|data [11],\cpu_inst|datapath|MAR|data [10],\cpu_inst|datapath|MAR|data [9],\cpu_inst|datapath|MAR|data [8],\cpu_inst|datapath|MAR|data [7],
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux7~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux0~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux1~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux2~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux3~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux4~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux5~0_combout ,\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux6~0_combout ,
\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux7~0_combout }),
	.portaaddr({\cpu_inst|datapath|MAR|data [6],\cpu_inst|datapath|MAR|data [5],\cpu_inst|datapath|MAR|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu_inst|datapath|marmux|Mux9~0_combout ,\cpu_inst|datapath|marmux|Mux10~0_combout ,\cpu_inst|datapath|marmux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .init_file = "db/mp2.ram0_array_533d4e44.hdl.mif";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache:cache_inst|cache_datapath:datapath|way:way0|array:data|altsyncram:data_rtl_0|altsyncram_57o1:auto_generated|ALTSYNCRAM";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 128;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 128;
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[26]~79 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[26]~79_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [59] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a26  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [59] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a26  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [60] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [59] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a26  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [60]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [60]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [59]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[26]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[26]~79 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[26]~79 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[26]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[26]~80 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[26]~80_combout  = ( \cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[26]~79_combout  & ( (((!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~1_combout )) # 
// (\cache_inst|datapath|wayselector_mux|f[26]~78_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[26]~79_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[26]~78_combout ) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( \cache_inst|datapath|hit0~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[26]~79_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[26]~78_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[26]~79_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[26]~78_combout ) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[26]~78_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|hit0~0_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[26]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[26]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[26]~80 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[26]~80 .lut_mask = 64'h22222202777777F7;
defparam \cache_inst|datapath|wayselector_mux|f[26]~80 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N1
stratixiii_io_ibuf \pmem_rdata[26]~input (
	.i(pmem_rdata[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[26]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[26]~input .bus_hold = "false";
defparam \pmem_rdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N30
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux5~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~6_combout  & (\pmem_rdata[26]~input_o )) # 
// (\cache_inst|datapath|writelogic|comb~6_combout  & ((\cpu_inst|datapath|MDR|data [10]))) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~6_combout  & (\cache_inst|datapath|wayselector_mux|f[26]~80_combout )) # 
// (\cache_inst|datapath|writelogic|comb~6_combout  & ((\cpu_inst|datapath|MDR|data [10]))) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[26]~80_combout ),
	.datab(!\pmem_rdata[26]~input_o ),
	.datac(!\cache_inst|datapath|writelogic|comb~6_combout ),
	.datad(!\cpu_inst|datapath|MDR|data [10]),
	.datae(gnd),
	.dataf(!\cache_inst|control|state.fetch_cline~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux5~0 .lut_mask = 64'h505F505F303F303F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[25]~75 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[25]~75_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [57] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a25  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [57] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a25  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [58] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [57] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a25  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [58]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [58]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [57]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[25]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[25]~75 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[25]~75 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[25]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y17_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N22
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[58]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y17_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[25]~76 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[25]~76_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a25  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [58] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]) # (!\cache_inst|datapath|way0|data|data~0_combout )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [57]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a25  & 
// ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [57] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [58]) # ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a25  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [58] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [57]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a25  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [57] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [58]) # ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [57]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [58]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a25 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[25]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[25]~76 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[25]~76 .lut_mask = 64'h330233F7330133FB;
defparam \cache_inst|datapath|wayselector_mux|f[25]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[25]~77 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[25]~77_combout  = ( \cache_inst|datapath|wayselector_mux|f[25]~75_combout  & ( \cache_inst|datapath|wayselector_mux|f[25]~76_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[25]~75_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[25]~76_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[25]~75_combout  & ( !\cache_inst|datapath|wayselector_mux|f[25]~76_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|hit0~1_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[25]~75_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[25]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[25]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[25]~77 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[25]~77 .lut_mask = 64'h0000AA8A5575FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[25]~77 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N1
stratixiii_io_ibuf \pmem_rdata[25]~input (
	.i(pmem_rdata[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[25]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[25]~input .bus_hold = "false";
defparam \pmem_rdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N6
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux6~0_combout  = ( \pmem_rdata[25]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~6_combout  & (((\cache_inst|datapath|wayselector_mux|f[25]~77_combout ) # 
// (\cache_inst|control|state.fetch_cline~q )))) # (\cache_inst|datapath|writelogic|comb~6_combout  & (\cpu_inst|datapath|MDR|data [9])) ) ) # ( !\pmem_rdata[25]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~6_combout  & 
// (((!\cache_inst|control|state.fetch_cline~q  & \cache_inst|datapath|wayselector_mux|f[25]~77_combout )))) # (\cache_inst|datapath|writelogic|comb~6_combout  & (\cpu_inst|datapath|MDR|data [9])) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~6_combout ),
	.datab(!\cpu_inst|datapath|MDR|data [9]),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[25]~77_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux6~0 .lut_mask = 64'h11B111B11BBB1BBB;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y21_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y22_N22
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[56]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y22_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y21_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[24]~72 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[24]~72_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [55] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [56] & ( ((\cache_inst|datapath|way1|data|data~0_combout  & 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a24 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [55] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [56] & ( (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a24  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [55] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [56] ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a24 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [55]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [56]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[24]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[24]~72 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[24]~72 .lut_mask = 64'h0000FFFF00DE21FF;
defparam \cache_inst|datapath|wayselector_mux|f[24]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y24_N10
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[56]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y24_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y23_N29
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y23_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[24]~73 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[24]~73_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [55] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a24  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [55] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a24  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [56] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [55] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a24  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [56]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [56]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [55]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[24]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[24]~73 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[24]~73 .lut_mask = 64'h0000F4F10B0EFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[24]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y23_N18
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[24]~74 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[24]~74_combout  = ( \cache_inst|datapath|wayselector_mux|f[24]~72_combout  & ( \cache_inst|datapath|wayselector_mux|f[24]~73_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[24]~72_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[24]~73_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[24]~72_combout  & ( !\cache_inst|datapath|wayselector_mux|f[24]~73_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )) 
// # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[24]~72_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[24]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[24]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[24]~74 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[24]~74 .lut_mask = 64'h0000F0D00F2FFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[24]~74 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X9_Y51_N32
stratixiii_io_ibuf \pmem_rdata[24]~input (
	.i(pmem_rdata[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[24]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[24]~input .bus_hold = "false";
defparam \pmem_rdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N36
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux7~0_combout  = ( \pmem_rdata[24]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~6_combout  & (((\cache_inst|control|state.fetch_cline~q )) # 
// (\cache_inst|datapath|wayselector_mux|f[24]~74_combout ))) # (\cache_inst|datapath|writelogic|comb~6_combout  & (((\cpu_inst|datapath|MDR|data [8])))) ) ) # ( !\pmem_rdata[24]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~6_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[24]~74_combout  & (!\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~6_combout  & (((\cpu_inst|datapath|MDR|data [8])))) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[24]~74_combout ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cpu_inst|datapath|MDR|data [8]),
	.datad(!\cache_inst|datapath|writelogic|comb~6_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux7~0 .lut_mask = 64'h440F440F770F770F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_highbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y21_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[23]~70 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[23]~70_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [53] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a23  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [53] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a23  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [54] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [53] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a23  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [54]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [54]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [53]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[23]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[23]~70 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[23]~70 .lut_mask = 64'h0000F2F10D0EFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[23]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N10
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[54]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y18_N11
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y21_N27
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y21_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[23]~69 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[23]~69_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [53] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a23  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [53] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a23  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [54] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [53] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a23  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [54]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [54]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [53]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[23]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[23]~69 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[23]~69 .lut_mask = 64'h0000F2F10D0EFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[23]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y21_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[23]~71 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[23]~71_combout  = ( \cache_inst|datapath|wayselector_mux|f[23]~69_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) # (\cache_inst|datapath|wayselector_mux|f[23]~70_combout ) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[23]~69_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[23]~70_combout  & (((\cache_inst|datapath|hit0~1_combout  & !\cache_inst|datapath|Equal0~0_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[23]~69_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[23]~70_combout ) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[23]~69_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[23]~70_combout ) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[23]~70_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[23]~69_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[23]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[23]~71 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[23]~71 .lut_mask = 64'h1111BBBB1311B3BB;
defparam \cache_inst|datapath|wayselector_mux|f[23]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y21_N28
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux0~0_combout  = ( \cache_inst|datapath|writelogic|comb~5_combout  & ( \cpu_inst|datapath|MDR|data [7] ) ) # ( !\cache_inst|datapath|writelogic|comb~5_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[23]~71_combout ))) # (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[23]~input_o )) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [7]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\pmem_rdata[23]~input_o ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[23]~71_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux0~0 .lut_mask = 64'h03CF03CF55555555;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y24_N5
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N4
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[22]~66 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[22]~66_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [51] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [52]) # 
// (((\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a22 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [51] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [52] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a22  & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]) # 
// (!\cache_inst|datapath|way1|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [51] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [52]) # 
// (((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a22 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [51] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [52] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a22  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [52]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a22 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [51]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[22]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[22]~66 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[22]~66 .lut_mask = 64'h000DF2FF000EF1FF;
defparam \cache_inst|datapath|wayselector_mux|f[22]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N2
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[52]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y24_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y24_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[22]~67 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[22]~67_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [51] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [52]) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a22 )) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [51] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [52]) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a22 ) ) ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [51] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [52] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a22  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [51] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [52] & 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a22 ) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [52]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[22]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[22]~67 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[22]~67 .lut_mask = 64'h03030102CFCFEFDF;
defparam \cache_inst|datapath|wayselector_mux|f[22]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[22]~68 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[22]~68_combout  = ( \cache_inst|datapath|wayselector_mux|f[22]~66_combout  & ( \cache_inst|datapath|wayselector_mux|f[22]~67_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[22]~66_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[22]~67_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[22]~66_combout  & ( !\cache_inst|datapath|wayselector_mux|f[22]~67_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout )) 
// # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[22]~66_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[22]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[22]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[22]~68 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[22]~68 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[22]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N36
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux1~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[22]~68_combout  & ( (!\cache_inst|datapath|writelogic|comb~5_combout  & (((!\cache_inst|control|state.fetch_cline~q )) # 
// (\pmem_rdata[22]~input_o ))) # (\cache_inst|datapath|writelogic|comb~5_combout  & (((\cpu_inst|datapath|MDR|data [6])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[22]~68_combout  & ( (!\cache_inst|datapath|writelogic|comb~5_combout  & 
// (\pmem_rdata[22]~input_o  & (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~5_combout  & (((\cpu_inst|datapath|MDR|data [6])))) ) )

	.dataa(!\pmem_rdata[22]~input_o ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~5_combout ),
	.datad(!\cpu_inst|datapath|MDR|data [6]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[22]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux1~0 .lut_mask = 64'h101F101FD0DFD0DF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y22_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[21]~64 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[21]~64_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [49] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a21  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [49] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a21  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [50] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [49] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a21  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [50]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [50]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [49]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[21]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[21]~64 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[21]~64 .lut_mask = 64'h0000FF0900F6FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[21]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y22_N10
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[50]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y22_N11
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y22_N5
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y22_N4
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[21]~63 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[21]~63_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [49] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a21  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [49] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a21  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [50] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [49] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a21  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [50]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [50]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [49]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[21]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[21]~63 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[21]~63 .lut_mask = 64'h0000FF2100DEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[21]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y22_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[21]~65 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[21]~65_combout  = ( \cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|Equal0~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[21]~64_combout )) # (\cache_inst|datapath|Equal0~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[21]~63_combout ))))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (((\cache_inst|datapath|wayselector_mux|f[21]~64_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[21]~63_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[21]~64_combout )) ) ) ) # ( \cache_inst|datapath|hit0~0_combout  & ( 
// !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[21]~63_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[21]~64_combout )) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[21]~63_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[21]~64_combout )) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[21]~64_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[21]~63_combout ),
	.datae(!\cache_inst|datapath|hit0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[21]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[21]~65 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[21]~65 .lut_mask = 64'h05AF05AF05AF0D2F;
defparam \cache_inst|datapath|wayselector_mux|f[21]~65 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N32
stratixiii_io_ibuf \pmem_rdata[21]~input (
	.i(pmem_rdata[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[21]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[21]~input .bus_hold = "false";
defparam \pmem_rdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y22_N32
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux2~0_combout  = ( \pmem_rdata[21]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~5_combout  & (((\cache_inst|control|state.fetch_cline~q )) # 
// (\cache_inst|datapath|wayselector_mux|f[21]~65_combout ))) # (\cache_inst|datapath|writelogic|comb~5_combout  & (((\cpu_inst|datapath|MDR|data [5])))) ) ) # ( !\pmem_rdata[21]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~5_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[21]~65_combout  & (!\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~5_combout  & (((\cpu_inst|datapath|MDR|data [5])))) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~5_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[21]~65_combout ),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\cpu_inst|datapath|MDR|data [5]),
	.datae(gnd),
	.dataf(!\pmem_rdata[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux2~0 .lut_mask = 64'h207520752A7F2A7F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y18_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y18_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[20]~61 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[20]~61_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [47] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [48]) # 
// (((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a20 )) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [47] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [48] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a20  & ((!\cache_inst|datapath|way0|data|data~0_combout ) # 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [47] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [48]) # 
// (((\cache_inst|datapath|way0|data|data~0_combout  & !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a20 )) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [47] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [48] & (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a20  & ((!\cache_inst|datapath|way0|data|data~0_combout ) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [48]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [47]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[20]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[20]~61 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[20]~61 .lut_mask = 64'h0023DCFF0032CDFF;
defparam \cache_inst|datapath|wayselector_mux|f[20]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y18_N18
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[48]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y18_N19
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y18_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y18_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[20]~60 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[20]~60_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [47] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a20  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [47] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a20  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [48] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [47] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a20  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [48]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [48]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [47]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[20]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[20]~60 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[20]~60 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[20]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y18_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[20]~62 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[20]~62_combout  = ( \cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|Equal0~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[20]~61_combout )) # (\cache_inst|datapath|Equal0~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[20]~60_combout ))))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[20]~61_combout )) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[20]~60_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[20]~61_combout )) ) ) ) # ( \cache_inst|datapath|hit0~1_combout  & ( 
// !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[20]~60_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[20]~61_combout )) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[20]~60_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[20]~61_combout )) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[20]~61_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[20]~60_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|hit0~1_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[20]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[20]~62 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[20]~62 .lut_mask = 64'h1B1B1B1B1B1B331B;
defparam \cache_inst|datapath|wayselector_mux|f[20]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y18_N24
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux3~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[20]~62_combout  & ( (!\cache_inst|datapath|writelogic|comb~5_combout  & (((!\cache_inst|control|state.fetch_cline~q ) # 
// (\pmem_rdata[20]~input_o )))) # (\cache_inst|datapath|writelogic|comb~5_combout  & (\cpu_inst|datapath|MDR|data [4])) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[20]~62_combout  & ( (!\cache_inst|datapath|writelogic|comb~5_combout  & 
// (((\pmem_rdata[20]~input_o  & \cache_inst|control|state.fetch_cline~q )))) # (\cache_inst|datapath|writelogic|comb~5_combout  & (\cpu_inst|datapath|MDR|data [4])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [4]),
	.datab(!\pmem_rdata[20]~input_o ),
	.datac(!\cache_inst|datapath|writelogic|comb~5_combout ),
	.datad(!\cache_inst|control|state.fetch_cline~q ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[20]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux3~0 .lut_mask = 64'h05350535F535F535;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[19]~57 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[19]~57_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [45] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a19  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [45] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a19  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [46] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [45] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a19  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [46]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [46]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [45]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[19]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[19]~57 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[19]~57 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[19]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y24_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y24_N36
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[46]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y24_N37
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y20_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[19]~58 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[19]~58_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a19  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [46] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [45]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a19 
//  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [45] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [46]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a19  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [46]) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [45]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a19  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [45] & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [46]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [45]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [46]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a19 ),
	.dataf(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[19]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[19]~58 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[19]~58 .lut_mask = 64'h50505F5F5451575D;
defparam \cache_inst|datapath|wayselector_mux|f[19]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y20_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[19]~59 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[19]~59_combout  = ( \cache_inst|datapath|wayselector_mux|f[19]~57_combout  & ( \cache_inst|datapath|wayselector_mux|f[19]~58_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[19]~57_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[19]~58_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[19]~57_combout  & ( !\cache_inst|datapath|wayselector_mux|f[19]~58_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )) 
// # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[19]~57_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[19]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[19]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[19]~59 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[19]~59 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[19]~59 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y51_N1
stratixiii_io_ibuf \pmem_rdata[19]~input (
	.i(pmem_rdata[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[19]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[19]~input .bus_hold = "false";
defparam \pmem_rdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y24_N36
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux4~0_combout  = ( \pmem_rdata[19]~input_o  & ( \cpu_inst|datapath|MDR|data [3] & ( ((\cache_inst|datapath|wayselector_mux|f[19]~59_combout ) # 
// (\cache_inst|datapath|writelogic|comb~5_combout )) # (\cache_inst|control|state.fetch_cline~q ) ) ) ) # ( !\pmem_rdata[19]~input_o  & ( \cpu_inst|datapath|MDR|data [3] & ( ((!\cache_inst|control|state.fetch_cline~q  & 
// \cache_inst|datapath|wayselector_mux|f[19]~59_combout )) # (\cache_inst|datapath|writelogic|comb~5_combout ) ) ) ) # ( \pmem_rdata[19]~input_o  & ( !\cpu_inst|datapath|MDR|data [3] & ( (!\cache_inst|datapath|writelogic|comb~5_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[19]~59_combout ) # (\cache_inst|control|state.fetch_cline~q ))) ) ) ) # ( !\pmem_rdata[19]~input_o  & ( !\cpu_inst|datapath|MDR|data [3] & ( (!\cache_inst|control|state.fetch_cline~q  & 
// (!\cache_inst|datapath|writelogic|comb~5_combout  & \cache_inst|datapath|wayselector_mux|f[19]~59_combout )) ) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cache_inst|datapath|writelogic|comb~5_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[19]~59_combout ),
	.datad(gnd),
	.datae(!\pmem_rdata[19]~input_o ),
	.dataf(!\cpu_inst|datapath|MDR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux4~0 .lut_mask = 64'h08084C4C3B3B7F7F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y16_N15
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[18]~54 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[18]~54_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [43] & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [44]) # 
// ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a18 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [43] 
// & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [44] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a18  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [43] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [44]) # 
// (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a18 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [43] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [44] & 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a18 ) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [44]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a18 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [43]),
	.dataf(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[18]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[18]~54 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[18]~54 .lut_mask = 64'h000FF0FF0006F9FF;
defparam \cache_inst|datapath|wayselector_mux|f[18]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y16_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N24
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[44]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y16_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[18]~55 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[18]~55_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [43] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [44] & ( ((\cache_inst|datapath|way0|data|data~0_combout  & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a18 ) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [43] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [44] & ( (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a18  & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [43] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [44] ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a18 ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [43]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [44]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[18]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[18]~55 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[18]~55 .lut_mask = 64'h0000FFFF00F609FF;
defparam \cache_inst|datapath|wayselector_mux|f[18]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[18]~56 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[18]~56_combout  = ( \cache_inst|datapath|wayselector_mux|f[18]~54_combout  & ( \cache_inst|datapath|wayselector_mux|f[18]~55_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[18]~54_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[18]~55_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[18]~54_combout  & ( !\cache_inst|datapath|wayselector_mux|f[18]~55_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout )) 
// # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[18]~54_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[18]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[18]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[18]~56 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[18]~56 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[18]~56 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
stratixiii_io_ibuf \pmem_rdata[18]~input (
	.i(pmem_rdata[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[18]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[18]~input .bus_hold = "false";
defparam \pmem_rdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y16_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux5~0_combout  = ( \pmem_rdata[18]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~5_combout  & (((\cache_inst|datapath|wayselector_mux|f[18]~56_combout )) # 
// (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~5_combout  & (((\cpu_inst|datapath|MDR|data [2])))) ) ) # ( !\pmem_rdata[18]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~5_combout  & 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[18]~56_combout )))) # (\cache_inst|datapath|writelogic|comb~5_combout  & (((\cpu_inst|datapath|MDR|data [2])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [2]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[18]~56_combout ),
	.datad(!\cache_inst|datapath|writelogic|comb~5_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux5~0 .lut_mask = 64'h0A330A335F335F33;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[17]~51 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[17]~51_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [41] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a17  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [41] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a17  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [42] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [41] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a17  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [42]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [42]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [41]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[17]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[17]~51 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[17]~51 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[17]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y14_N16
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[42]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[17]~52 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[17]~52_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [41] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a17  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [41] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a17  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [42] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [41] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a17  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [42]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [42]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [41]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[17]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[17]~52 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[17]~52 .lut_mask = 64'h0000FF2100DEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[17]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[17]~53 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[17]~53_combout  = ( \cache_inst|datapath|wayselector_mux|f[17]~51_combout  & ( \cache_inst|datapath|wayselector_mux|f[17]~52_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[17]~51_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[17]~52_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[17]~51_combout  & ( !\cache_inst|datapath|wayselector_mux|f[17]~52_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[17]~51_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[17]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[17]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[17]~53 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[17]~53 .lut_mask = 64'h0000A8AA5755FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[17]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N38
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux6~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[17]~53_combout  & ( (!\cache_inst|datapath|writelogic|comb~5_combout  & (((!\cache_inst|control|state.fetch_cline~q ) # 
// (\pmem_rdata[17]~input_o )))) # (\cache_inst|datapath|writelogic|comb~5_combout  & (\cpu_inst|datapath|MDR|data [1])) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[17]~53_combout  & ( (!\cache_inst|datapath|writelogic|comb~5_combout  & 
// (((\cache_inst|control|state.fetch_cline~q  & \pmem_rdata[17]~input_o )))) # (\cache_inst|datapath|writelogic|comb~5_combout  & (\cpu_inst|datapath|MDR|data [1])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [1]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\pmem_rdata[17]~input_o ),
	.datad(!\cache_inst|datapath|writelogic|comb~5_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[17]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux6~0 .lut_mask = 64'h03550355CF55CF55;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[16]~48 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[16]~48_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [39] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [40]) # 
// (((\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a16 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [39] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [40] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a16  & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]) # 
// (!\cache_inst|datapath|way1|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [39] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [40]) # 
// (((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a16 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [39] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [40] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a16  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [40]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a16 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [39]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[16]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[16]~48 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[16]~48 .lut_mask = 64'h0051AEFF0054ABFF;
defparam \cache_inst|datapath|wayselector_mux|f[16]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N4
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[40]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N5
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[16]~49 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[16]~49_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a16  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [40] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [39]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a16  & 
// ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [39] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [40]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a16  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [40] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [39]) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a16  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [39] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [40]) # 
// ((\cache_inst|datapath|way0|data|data~0_combout  & !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [39]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [40]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[16]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[16]~49 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[16]~49 .lut_mask = 64'h331033BF330133FB;
defparam \cache_inst|datapath|wayselector_mux|f[16]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N18
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[16]~50 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[16]~50_combout  = ( \cache_inst|datapath|wayselector_mux|f[16]~48_combout  & ( \cache_inst|datapath|wayselector_mux|f[16]~49_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[16]~48_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[16]~49_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[16]~48_combout  & ( !\cache_inst|datapath|wayselector_mux|f[16]~49_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[16]~48_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[16]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[16]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[16]~50 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[16]~50 .lut_mask = 64'h0000AA8A5575FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[16]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N22
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux7~0_combout  = ( \cache_inst|datapath|writelogic|comb~5_combout  & ( \cpu_inst|datapath|MDR|data [0] ) ) # ( !\cache_inst|datapath|writelogic|comb~5_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[16]~50_combout ))) # (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[16]~input_o )) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [0]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\pmem_rdata[16]~input_o ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[16]~50_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux7~0 .lut_mask = 64'h03CF03CF55555555;
defparam \cache_inst|datapath|writelogic|module_instant_loop[1].writelogic_lowbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[15]~46 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[15]~46_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a15  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [38] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [37]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a15 
//  & ( \cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [37] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [38]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a15  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [37]) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [38]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a15  & ( !\cache_inst|datapath|way0|data|data~0_combout  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [38] & 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [37]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [38]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [37]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a15 ),
	.dataf(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[15]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[15]~46 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[15]~46 .lut_mask = 64'h2222777732233773;
defparam \cache_inst|datapath|wayselector_mux|f[15]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y23_N16
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[38]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y23_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N35
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[15]~45 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[15]~45_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [37] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a15  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [37] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a15  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [38] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [37] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a15  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [38]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [38]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [37]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[15]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[15]~45 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[15]~45 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[15]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y21_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[15]~47 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[15]~47_combout  = ( \cache_inst|datapath|wayselector_mux|f[15]~46_combout  & ( \cache_inst|datapath|wayselector_mux|f[15]~45_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[15]~46_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[15]~45_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # ((!\cache_inst|datapath|hit0~1_combout ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[15]~46_combout  & ( !\cache_inst|datapath|wayselector_mux|f[15]~45_combout  & ( ((\cache_inst|datapath|hit0~0_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[15]~46_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[15]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[15]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[15]~47 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[15]~47 .lut_mask = 64'h00003373CC8CFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[15]~47 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N32
stratixiii_io_ibuf \pmem_rdata[15]~input (
	.i(pmem_rdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[15]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[15]~input .bus_hold = "false";
defparam \pmem_rdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N0
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux0~0_combout  = ( \pmem_rdata[15]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~3_combout  & (((\cache_inst|datapath|wayselector_mux|f[15]~47_combout )) # 
// (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~3_combout  & (((\cpu_inst|datapath|MDR|data [15])))) ) ) # ( !\pmem_rdata[15]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~3_combout  & 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[15]~47_combout )))) # (\cache_inst|datapath|writelogic|comb~3_combout  & (((\cpu_inst|datapath|MDR|data [15])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [15]),
	.datac(!\cache_inst|datapath|writelogic|comb~3_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[15]~47_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux0~0 .lut_mask = 64'h03A303A353F353F3;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[14]~42 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[14]~42_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [35] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a14  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [35] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a14  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [36] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [35] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a14  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [36]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [36]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [35]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[14]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[14]~42 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[14]~42 .lut_mask = 64'h0000AEAB5154FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[14]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N28
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[36]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[14]~43 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[14]~43_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [36] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a14  & ( (!\cache_inst|datapath|way0|data|data~0_combout ) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [35])) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [36] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a14  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [35] ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [36] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a14  & ( (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [35] & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [36] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a14  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [35] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [35]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [36]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[14]~43 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[14]~43 .lut_mask = 64'h00FF004100FFBEFF;
defparam \cache_inst|datapath|wayselector_mux|f[14]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[14]~44 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[14]~44_combout  = ( \cache_inst|datapath|wayselector_mux|f[14]~42_combout  & ( \cache_inst|datapath|wayselector_mux|f[14]~43_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[14]~42_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[14]~43_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[14]~42_combout  & ( !\cache_inst|datapath|wayselector_mux|f[14]~43_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )) 
// # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[14]~42_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[14]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[14]~44 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[14]~44 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[14]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y23_N34
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux1~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[14]~44_combout  & ( \cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~3_combout  & 
// (\pmem_rdata[14]~input_o )) # (\cache_inst|datapath|writelogic|comb~3_combout  & ((\cpu_inst|datapath|MDR|data [14]))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[14]~44_combout  & ( \cache_inst|control|state.fetch_cline~q  & ( 
// (!\cache_inst|datapath|writelogic|comb~3_combout  & (\pmem_rdata[14]~input_o )) # (\cache_inst|datapath|writelogic|comb~3_combout  & ((\cpu_inst|datapath|MDR|data [14]))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[14]~44_combout  & ( 
// !\cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~3_combout ) # (\cpu_inst|datapath|MDR|data [14]) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[14]~44_combout  & ( !\cache_inst|control|state.fetch_cline~q  & ( 
// (\cpu_inst|datapath|MDR|data [14] & \cache_inst|datapath|writelogic|comb~3_combout ) ) ) )

	.dataa(!\pmem_rdata[14]~input_o ),
	.datab(!\cpu_inst|datapath|MDR|data [14]),
	.datac(gnd),
	.datad(!\cache_inst|datapath|writelogic|comb~3_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[14]~44_combout ),
	.dataf(!\cache_inst|control|state.fetch_cline~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux1~0 .lut_mask = 64'h0033FF3355335533;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y18_N31
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[12]~36 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[12]~36_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [31] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [32]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & \cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a12 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [31] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [32] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a12  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [31] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [32]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a12 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [31] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [32] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a12  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [32]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [31]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[12]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[12]~36 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[12]~36 .lut_mask = 64'h0405BFAF0504AFBF;
defparam \cache_inst|datapath|wayselector_mux|f[12]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N26
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[32]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y18_N27
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[12]~37 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[12]~37_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [31] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a12  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [31] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a12  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [32] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [31] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a12  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [32]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [32]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [31]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[12]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[12]~37 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[12]~37 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[12]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[12]~38 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[12]~38_combout  = ( \cache_inst|datapath|wayselector_mux|f[12]~36_combout  & ( \cache_inst|datapath|wayselector_mux|f[12]~37_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[12]~36_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[12]~37_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|hit0~0_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[12]~36_combout  & ( !\cache_inst|datapath|wayselector_mux|f[12]~37_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[12]~36_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[12]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[12]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[12]~38 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[12]~38 .lut_mask = 64'h0000E0F01F0FFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[12]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux3~0_combout  = ( \cache_inst|datapath|writelogic|comb~3_combout  & ( \cpu_inst|datapath|MDR|data [12] ) ) # ( !\cache_inst|datapath|writelogic|comb~3_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[12]~38_combout ))) # (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[12]~input_o )) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [12]),
	.datac(!\pmem_rdata[12]~input_o ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[12]~38_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux3~0 .lut_mask = 64'h05AF05AF33333333;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y28_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[11]~34 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[11]~34_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a11  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [30] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [29]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a11  & 
// ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [29] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [30]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// \cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a11  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [30] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [29]) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a11  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [29] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [30]) # 
// ((\cache_inst|datapath|way0|data|data~0_combout  & !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [30]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [29]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[11]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[11]~34 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[11]~34 .lut_mask = 64'h2322737722237773;
defparam \cache_inst|datapath|wayselector_mux|f[11]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y28_N16
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[30]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y28_N17
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y28_N21
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y28_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[11]~33 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[11]~33_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [29] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a11  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [29] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a11  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [30] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [29] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a11  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [30]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [30]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [29]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[11]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[11]~33 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[11]~33 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[11]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y28_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[11]~35 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[11]~35_combout  = ( \cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[11]~33_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) # (\cache_inst|datapath|wayselector_mux|f[11]~34_combout ) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[11]~33_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[11]~34_combout ) ) ) ) # ( \cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|datapath|wayselector_mux|f[11]~33_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[11]~34_combout  & (((!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[11]~33_combout  & ( (\cache_inst|datapath|wayselector_mux|f[11]~34_combout  & \cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[11]~34_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|hit0~1_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[11]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[11]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[11]~35 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[11]~35 .lut_mask = 64'h11111151DDDDDD5D;
defparam \cache_inst|datapath|wayselector_mux|f[11]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y28_N34
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux4~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[11]~35_combout  & ( \cpu_inst|datapath|MDR|data [11] & ( ((!\cache_inst|control|state.fetch_cline~q ) # 
// (\pmem_rdata[11]~input_o )) # (\cache_inst|datapath|writelogic|comb~3_combout ) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[11]~35_combout  & ( \cpu_inst|datapath|MDR|data [11] & ( ((\cache_inst|control|state.fetch_cline~q  & \pmem_rdata[11]~input_o 
// )) # (\cache_inst|datapath|writelogic|comb~3_combout ) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[11]~35_combout  & ( !\cpu_inst|datapath|MDR|data [11] & ( (!\cache_inst|datapath|writelogic|comb~3_combout  & 
// ((!\cache_inst|control|state.fetch_cline~q ) # (\pmem_rdata[11]~input_o ))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[11]~35_combout  & ( !\cpu_inst|datapath|MDR|data [11] & ( (!\cache_inst|datapath|writelogic|comb~3_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & \pmem_rdata[11]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|writelogic|comb~3_combout ),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\pmem_rdata[11]~input_o ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[11]~35_combout ),
	.dataf(!\cpu_inst|datapath|MDR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux4~0 .lut_mask = 64'h000CC0CC333FF3FF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y15_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[10]~30 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[10]~30_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [27] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a10  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [27] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a10  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [28] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [27] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a10  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [28]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [28]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [27]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[10]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[10]~30 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[10]~30 .lut_mask = 64'h0000AEAB5154FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[10]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N2
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[28]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y15_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[10]~31 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[10]~31_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [27] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a10  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [27] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a10  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [28] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [27] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a10  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [28]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [28]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [27]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[10]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[10]~31 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[10]~31 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[10]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y15_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[10]~32 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[10]~32_combout  = ( \cache_inst|datapath|wayselector_mux|f[10]~30_combout  & ( \cache_inst|datapath|wayselector_mux|f[10]~31_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[10]~30_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[10]~31_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[10]~30_combout  & ( !\cache_inst|datapath|wayselector_mux|f[10]~31_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[10]~30_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[10]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[10]~32 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[10]~32 .lut_mask = 64'h0000CC8C3373FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[10]~32 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X13_Y51_N63
stratixiii_io_ibuf \pmem_rdata[10]~input (
	.i(pmem_rdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[10]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[10]~input .bus_hold = "false";
defparam \pmem_rdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X8_Y18_N18
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux5~0_combout  = ( \pmem_rdata[10]~input_o  & ( \cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~3_combout ) # (\cpu_inst|datapath|MDR|data 
// [10]) ) ) ) # ( !\pmem_rdata[10]~input_o  & ( \cache_inst|control|state.fetch_cline~q  & ( (\cache_inst|datapath|writelogic|comb~3_combout  & \cpu_inst|datapath|MDR|data [10]) ) ) ) # ( \pmem_rdata[10]~input_o  & ( !\cache_inst|control|state.fetch_cline~q 
//  & ( (!\cache_inst|datapath|writelogic|comb~3_combout  & (\cache_inst|datapath|wayselector_mux|f[10]~32_combout )) # (\cache_inst|datapath|writelogic|comb~3_combout  & ((\cpu_inst|datapath|MDR|data [10]))) ) ) ) # ( !\pmem_rdata[10]~input_o  & ( 
// !\cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~3_combout  & (\cache_inst|datapath|wayselector_mux|f[10]~32_combout )) # (\cache_inst|datapath|writelogic|comb~3_combout  & ((\cpu_inst|datapath|MDR|data [10]))) ) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~3_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[10]~32_combout ),
	.datac(!\cpu_inst|datapath|MDR|data [10]),
	.datad(gnd),
	.datae(!\pmem_rdata[10]~input_o ),
	.dataf(!\cache_inst|control|state.fetch_cline~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux5~0 .lut_mask = 64'h272727270505AFAF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y16_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[9]~27 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[9]~27_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [25] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a9  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [25] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a9  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [26] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [25] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a9  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [26]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [26]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [25]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[9]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[9]~27 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[9]~27 .lut_mask = 64'h0000FF0900F6FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[9]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y16_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N8
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[26]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y16_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[9]~28 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[9]~28_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a9  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [26] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [25]) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a9  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [26]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [25]) ) ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a9  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [25] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [26]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a9  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [25] & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [26]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [25]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [26]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[9]~28 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[9]~28 .lut_mask = 64'h505054515F5F575D;
defparam \cache_inst|datapath|wayselector_mux|f[9]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y16_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[9]~29 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[9]~29_combout  = ( \cache_inst|datapath|wayselector_mux|f[9]~27_combout  & ( \cache_inst|datapath|wayselector_mux|f[9]~28_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[9]~27_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[9]~28_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[9]~27_combout  & ( !\cache_inst|datapath|wayselector_mux|f[9]~28_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout )) # 
// (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[9]~27_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[9]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[9]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[9]~29 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[9]~29 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[9]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y16_N10
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux6~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[9]~29_combout  & ( (!\cache_inst|datapath|writelogic|comb~3_combout  & (((!\cache_inst|control|state.fetch_cline~q ) # 
// (\pmem_rdata[9]~input_o )))) # (\cache_inst|datapath|writelogic|comb~3_combout  & (\cpu_inst|datapath|MDR|data [9])) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[9]~29_combout  & ( (!\cache_inst|datapath|writelogic|comb~3_combout  & 
// (((\cache_inst|control|state.fetch_cline~q  & \pmem_rdata[9]~input_o )))) # (\cache_inst|datapath|writelogic|comb~3_combout  & (\cpu_inst|datapath|MDR|data [9])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [9]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~3_combout ),
	.datad(!\pmem_rdata[9]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[9]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux6~0 .lut_mask = 64'h05350535C5F5C5F5;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N32
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[24]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y23_N33
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[8]~24 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[8]~24_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a8  & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [24] & ( (!\cache_inst|datapath|way1|data|data~0_combout ) # 
// ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0_bypass [23])) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a8  
// & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [24] & ( (\cache_inst|datapath|way1|data|data~0_combout  & (\cache_inst|datapath|way1|data|data_rtl_0_bypass [23] & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a8  & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [24] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [23] 
// ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a8  & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [24] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [23] ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [23]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[8]~24 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[8]~24 .lut_mask = 64'h00FF00FF0041BEFF;
defparam \cache_inst|datapath|wayselector_mux|f[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y22_N24
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[24]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y22_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y23_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y23_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[8]~25 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[8]~25_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a8  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [24] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [23]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a8  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [24] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [23]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a8  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [23] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [24]) # ((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a8  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [23] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [24]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [24]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [23]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[8]~25 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[8]~25 .lut_mask = 64'h2322222373777773;
defparam \cache_inst|datapath|wayselector_mux|f[8]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[8]~26 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[8]~26_combout  = ( \cache_inst|datapath|wayselector_mux|f[8]~24_combout  & ( \cache_inst|datapath|wayselector_mux|f[8]~25_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[8]~24_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[8]~25_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[8]~24_combout  & ( !\cache_inst|datapath|wayselector_mux|f[8]~25_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )) # 
// (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[8]~24_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[8]~26 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[8]~26 .lut_mask = 64'h0000FD0002FFFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[8]~26 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X3_Y51_N1
stratixiii_io_ibuf \pmem_rdata[8]~input (
	.i(pmem_rdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[8]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[8]~input .bus_hold = "false";
defparam \pmem_rdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N6
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux7~0_combout  = ( \cpu_inst|datapath|MDR|data [8] & ( ((!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[8]~26_combout )) # 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[8]~input_o )))) # (\cache_inst|datapath|writelogic|comb~3_combout ) ) ) # ( !\cpu_inst|datapath|MDR|data [8] & ( (!\cache_inst|datapath|writelogic|comb~3_combout  & 
// ((!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|datapath|wayselector_mux|f[8]~26_combout )) # (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[8]~input_o ))))) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~3_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[8]~26_combout ),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\pmem_rdata[8]~input_o ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MDR|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux7~0 .lut_mask = 64'h202A202A757F757F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y23_N31
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[34]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y23_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[13]~39 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[13]~39_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [33] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [34] & ( ((\cache_inst|datapath|way1|data|data~0_combout  & 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a13 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [33] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [34] & ( (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a13  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [33] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [34] ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [33]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[13]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[13]~39 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[13]~39 .lut_mask = 64'h0000FFFF0B0E4F1F;
defparam \cache_inst|datapath|wayselector_mux|f[13]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y23_N19
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_highbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y23_N16
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[34]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y23_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y23_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[13]~40 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[13]~40_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [34] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a13  & ( ((!\cache_inst|datapath|way0|data|data~0_combout ) # 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [33]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [34] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a13  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [33] ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [34] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a13  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [33] & (\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [34] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a13  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [33] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [33]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [34]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[13]~40 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[13]~40 .lut_mask = 64'h555504015555F7FD;
defparam \cache_inst|datapath|wayselector_mux|f[13]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y23_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[13]~41 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[13]~41_combout  = ( \cache_inst|datapath|wayselector_mux|f[13]~39_combout  & ( \cache_inst|datapath|wayselector_mux|f[13]~40_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[13]~39_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[13]~40_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[13]~39_combout  & ( !\cache_inst|datapath|wayselector_mux|f[13]~40_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )) 
// # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[13]~39_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[13]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[13]~41 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[13]~41 .lut_mask = 64'h0000FD0002FFFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[13]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y23_N14
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[13]~27 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[13]~27_combout  = ( \cache_inst|datapath|wayselector_mux|f[45]~137_combout  & ( \cache_inst|datapath|wayselector_mux|f[61]~185_combout  & ( ((!\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[13]~41_combout ))) # (\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[29]~89_combout ))) # (\cpu_inst|datapath|MAR|data [2]) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[45]~137_combout  & ( \cache_inst|datapath|wayselector_mux|f[61]~185_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[13]~41_combout ))) # 
// (\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[29]~89_combout )))) # (\cpu_inst|datapath|MAR|data [2] & (((\cpu_inst|datapath|MAR|data [1])))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[45]~137_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[61]~185_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[13]~41_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[29]~89_combout )))) # (\cpu_inst|datapath|MAR|data [2] & (((!\cpu_inst|datapath|MAR|data [1])))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[45]~137_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[61]~185_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[13]~41_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[29]~89_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[29]~89_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [2]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[13]~41_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [1]),
	.datae(!\cache_inst|datapath|wayselector_mux|f[45]~137_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[61]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[13]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[13]~27 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[13]~27 .lut_mask = 64'h0C443F440C773F77;
defparam \cpu_inst|datapath|mdrmux|f[13]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N30
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~8 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~8_combout  = ( \cpu_inst|datapath|regfile_inst|data~148_combout  & ( \cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (((\cpu_inst|datapath|alumux|Mux14~1_combout ) 
// # (\cpu_inst|datapath|regfile_inst|data~340_combout )))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (((!\cpu_inst|datapath|alumux|Mux14~1_combout )) # (\cpu_inst|datapath|regfile_inst|data~164_combout ))) ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~148_combout  & ( \cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (((\cpu_inst|datapath|regfile_inst|data~340_combout  & !\cpu_inst|datapath|alumux|Mux14~1_combout 
// )))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (((!\cpu_inst|datapath|alumux|Mux14~1_combout )) # (\cpu_inst|datapath|regfile_inst|data~164_combout ))) ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~148_combout  & ( 
// !\cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (((\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~340_combout )))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// (\cpu_inst|datapath|regfile_inst|data~164_combout  & ((\cpu_inst|datapath|alumux|Mux14~1_combout )))) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~148_combout  & ( !\cpu_inst|datapath|regfile_inst|data~140_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (((\cpu_inst|datapath|regfile_inst|data~340_combout  & !\cpu_inst|datapath|alumux|Mux14~1_combout )))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~164_combout  & 
// ((\cpu_inst|datapath|alumux|Mux14~1_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~164_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~340_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~148_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~8 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~8 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N4
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~31 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~31_combout  = ( \cpu_inst|datapath|regfile_inst|data~316_combout  & ( \cpu_inst|datapath|alumux|Mux15~0_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~348_combout ) 
// ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~316_combout  & ( \cpu_inst|datapath|alumux|Mux15~0_combout  & ( (\cpu_inst|datapath|regfile_inst|data~348_combout  & \cpu_inst|datapath|alumux|Mux14~1_combout ) ) ) ) # ( 
// \cpu_inst|datapath|regfile_inst|data~316_combout  & ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & (\cpu_inst|datapath|regfile_inst|data~324_combout )) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & 
// ((\cpu_inst|datapath|regfile_inst|data~332_combout ))) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~316_combout  & ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & 
// (\cpu_inst|datapath|regfile_inst|data~324_combout )) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & ((\cpu_inst|datapath|regfile_inst|data~332_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~324_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~332_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~348_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~316_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~31 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~31 .lut_mask = 64'h55335533000FFF0F;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N26
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~17 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~17_combout  = ( \cpu_inst|datapath|regfile_inst|data~188_combout  & ( \cpu_inst|datapath|alumux|Mux12~1_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & ((!\cpu_inst|datapath|alumux|Mux15~0_combout ) # 
// (\cpu_inst|datapath|regfile_inst|data~196_combout ))) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~188_combout  & ( \cpu_inst|datapath|alumux|Mux12~1_combout  & ( (\cpu_inst|datapath|regfile_inst|data~196_combout  & 
// (\cpu_inst|datapath|alumux|Mux15~0_combout  & !\cpu_inst|datapath|alumux|Mux14~1_combout )) ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~188_combout  & ( !\cpu_inst|datapath|alumux|Mux12~1_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~31_combout  
// ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~188_combout  & ( !\cpu_inst|datapath|alumux|Mux12~1_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~31_combout  ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~196_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~31_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~188_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~17 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~17 .lut_mask = 64'h00FF00FF1010D0D0;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y23_N20
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~23 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~23_combout  = ( \cpu_inst|datapath|regfile_inst|data~372_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~300_combout ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~372_combout  & ( (\cpu_inst|datapath|alumux|Mux14~1_combout  & \cpu_inst|datapath|regfile_inst|data~300_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~300_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~23 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~23 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N22
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector2~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector2~2_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~23_combout  & ( \cpu_inst|datapath|alu_inst|Selector1~0_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftLeft0~8_combout ) # 
// (\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout ) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~23_combout  & ( \cpu_inst|datapath|alu_inst|Selector1~0_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & 
// \cpu_inst|datapath|alu_inst|ShiftLeft0~8_combout ) ) ) ) # ( \cpu_inst|datapath|alu_inst|ShiftLeft0~23_combout  & ( !\cpu_inst|datapath|alu_inst|Selector1~0_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & 
// ((\cpu_inst|datapath|alu_inst|ShiftLeft0~17_combout ))) # (\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & (\cpu_inst|datapath|alu_inst|Selector2~1_combout )) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~23_combout  & ( 
// !\cpu_inst|datapath|alu_inst|Selector1~0_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~17_combout ))) # (\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & 
// (\cpu_inst|datapath|alu_inst|Selector2~1_combout )) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector2~1_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~8_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~17_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|ShiftLeft0~23_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector2~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector2~2 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \cpu_inst|datapath|alu_inst|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y23_N0
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector2~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector2~4_combout  = ( \cpu_inst|control|Selector4~0_combout  & ( \cpu_inst|datapath|alumux|Mux2~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & (!\cpu_inst|control|Selector3~1_combout  & 
// !\cpu_inst|datapath|regfile_inst|data~380_combout )) ) ) ) # ( !\cpu_inst|control|Selector4~0_combout  & ( \cpu_inst|datapath|alumux|Mux2~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & \cpu_inst|datapath|regfile_inst|data~380_combout ) ) ) ) # ( 
// \cpu_inst|control|Selector4~0_combout  & ( !\cpu_inst|datapath|alumux|Mux2~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & (!\cpu_inst|control|Selector3~1_combout  & !\cpu_inst|datapath|regfile_inst|data~380_combout )) ) ) ) # ( 
// !\cpu_inst|control|Selector4~0_combout  & ( !\cpu_inst|datapath|alumux|Mux2~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & (!\cpu_inst|control|Selector3~1_combout  & \cpu_inst|datapath|regfile_inst|data~380_combout )) ) ) )

	.dataa(!\cpu_inst|control|state.s_shf~q ),
	.datab(!\cpu_inst|control|Selector3~1_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|regfile_inst|data~380_combout ),
	.datae(!\cpu_inst|control|Selector4~0_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector2~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector2~4 .lut_mask = 64'h0088880000AA8800;
defparam \cpu_inst|datapath|alu_inst|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N6
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector2~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector2~3_combout  = ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & ( (\cpu_inst|datapath|alu_inst|Equal0~2_combout  & 
// (((!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & \cpu_inst|datapath|alu_inst|Selector2~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~364_combout ))) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( 
// \cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & ( (\cpu_inst|datapath|alu_inst|Equal0~2_combout  & ((!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ((\cpu_inst|datapath|alu_inst|Selector2~0_combout ))) # 
// (\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & (\cpu_inst|datapath|regfile_inst|data~364_combout )))) ) ) ) # ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & ( 
// (\cpu_inst|datapath|regfile_inst|data~364_combout  & \cpu_inst|datapath|alu_inst|Equal0~2_combout ) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & ( 
// (\cpu_inst|datapath|regfile_inst|data~364_combout  & \cpu_inst|datapath|alu_inst|Equal0~2_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector2~0_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.datae(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector2~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector2~3 .lut_mask = 64'h00330033001B003B;
defparam \cpu_inst|datapath|alu_inst|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y23_N32
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight0~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight0~0_combout  = ( \cpu_inst|datapath|alumux|Mux15~0_combout  & ( (\cpu_inst|datapath|regfile_inst|data~356_combout  & !\cpu_inst|datapath|alumux|Mux14~1_combout ) ) ) # ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux14~1_combout  & ((\cpu_inst|datapath|regfile_inst|data~380_combout ))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & (\cpu_inst|datapath|regfile_inst|data~364_combout )) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~356_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~380_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~0 .lut_mask = 64'h03CF03CF44444444;
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N22
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight1~7 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight1~7_combout  = ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~7 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N14
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector2~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector2~5_combout  = ( \cpu_inst|datapath|alu_inst|ShiftRight1~7_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector2~4_combout  & (!\cpu_inst|datapath|alu_inst|Selector2~3_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Equal0~1_combout ) # (!\cpu_inst|datapath|alu_inst|ShiftRight0~0_combout )))) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftRight1~7_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector2~4_combout  & 
// !\cpu_inst|datapath|alu_inst|Selector2~3_combout ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector2~4_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector2~3_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector2~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector2~5 .lut_mask = 64'hA0A0A0A0A080A080;
defparam \cpu_inst|datapath|alu_inst|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N20
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector2~6 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector2~6_combout  = ( \cpu_inst|datapath|alu_inst|Selector2~5_combout  & ( (!\cpu_inst|datapath|alu_inst|Equal0~0_combout  & ((!\cpu_inst|datapath|alu_inst|Selector3~0_combout ) # 
// ((!\cpu_inst|datapath|alu_inst|Selector2~2_combout )))) # (\cpu_inst|datapath|alu_inst|Equal0~0_combout  & (!\cpu_inst|datapath|alu_inst|Add0~53_sumout  & ((!\cpu_inst|datapath|alu_inst|Selector3~0_combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector2~2_combout )))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector3~0_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector2~2_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector2~6 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector2~6 .lut_mask = 64'h00000000FCA8FCA8;
defparam \cpu_inst|datapath|alu_inst|Selector2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y12_N34
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[13]~29 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[13]~29_combout  = ( \cpu_inst|datapath|alu_inst|Selector10~9_combout  & ( \cpu_inst|datapath|alu_inst|Selector2~6_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|MDR|data[10]~0_combout  & 
// ((\cpu_inst|datapath|mdrmux|f[13]~27_combout ))) # (\cpu_inst|datapath|MDR|data[10]~0_combout  & (\cpu_inst|datapath|mdrmux|f[13]~28_combout )))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector10~9_combout  & ( 
// \cpu_inst|datapath|alu_inst|Selector2~6_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|MDR|data[10]~0_combout  & ((\cpu_inst|datapath|mdrmux|f[13]~27_combout ))) # (\cpu_inst|datapath|MDR|data[10]~0_combout  & 
// (\cpu_inst|datapath|mdrmux|f[13]~28_combout )))) # (\cpu_inst|control|WideOr25~1_combout  & (\cpu_inst|datapath|MDR|data[10]~0_combout )) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector10~9_combout  & ( !\cpu_inst|datapath|alu_inst|Selector2~6_combout  & ( 
// (!\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|MDR|data[10]~0_combout  & ((\cpu_inst|datapath|mdrmux|f[13]~27_combout ))) # (\cpu_inst|datapath|MDR|data[10]~0_combout  & (\cpu_inst|datapath|mdrmux|f[13]~28_combout )))) # 
// (\cpu_inst|control|WideOr25~1_combout  & (!\cpu_inst|datapath|MDR|data[10]~0_combout )) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector10~9_combout  & ( !\cpu_inst|datapath|alu_inst|Selector2~6_combout  & ( ((!\cpu_inst|datapath|MDR|data[10]~0_combout  & 
// ((\cpu_inst|datapath|mdrmux|f[13]~27_combout ))) # (\cpu_inst|datapath|MDR|data[10]~0_combout  & (\cpu_inst|datapath|mdrmux|f[13]~28_combout ))) # (\cpu_inst|control|WideOr25~1_combout ) ) ) )

	.dataa(!\cpu_inst|control|WideOr25~1_combout ),
	.datab(!\cpu_inst|datapath|MDR|data[10]~0_combout ),
	.datac(!\cpu_inst|datapath|mdrmux|f[13]~28_combout ),
	.datad(!\cpu_inst|datapath|mdrmux|f[13]~27_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector10~9_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[13]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[13]~29 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[13]~29 .lut_mask = 64'h57DF46CE139B028A;
defparam \cpu_inst|datapath|mdrmux|f[13]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N32
stratixiii_lcell_comb \cpu_inst|control|mdrInModifier_sel[0]~1 (
// Equation(s):
// \cpu_inst|control|mdrInModifier_sel[0]~1_combout  = ( \cpu_inst|control|state.stb1~q  & ( !\cpu_inst|datapath|MAR|data [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|MAR|data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.stb1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|mdrInModifier_sel[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|mdrInModifier_sel[0]~1 .extended_lut = "off";
defparam \cpu_inst|control|mdrInModifier_sel[0]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu_inst|control|mdrInModifier_sel[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N28
stratixiii_lcell_comb \cpu_inst|control|WideOr6 (
// Equation(s):
// \cpu_inst|control|WideOr6~combout  = ( \cpu_inst|control|state.str1~q  ) # ( !\cpu_inst|control|state.str1~q  & ( (!\cpu_inst|control|WideOr25~1_combout ) # ((\cpu_inst|control|state.stb1~q ) # (\cpu_inst|control|state.sti3~q )) ) )

	.dataa(!\cpu_inst|control|WideOr25~1_combout ),
	.datab(!\cpu_inst|control|state.sti3~q ),
	.datac(!\cpu_inst|control|state.stb1~q ),
	.datad(gnd),
	.datae(!\cpu_inst|control|state.str1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr6 .extended_lut = "off";
defparam \cpu_inst|control|WideOr6 .lut_mask = 64'hBFBFFFFFBFBFFFFF;
defparam \cpu_inst|control|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y12_N35
dffeas \cpu_inst|datapath|MDR|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[0]~1_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[13] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N18
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux2~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux2~0_combout  = ( \cpu_inst|datapath|pcPlus2|Add0~49_sumout  & ( \cpu_inst|datapath|br_adder|Add0~49_sumout  & ( ((!\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|MDR|data [13])) # 
// (\cpu_inst|control|Selector1~0_combout  & ((!\cpu_inst|datapath|alu_inst|Selector2~6_combout )))) # (\cpu_inst|control|Selector0~0_combout ) ) ) ) # ( !\cpu_inst|datapath|pcPlus2|Add0~49_sumout  & ( \cpu_inst|datapath|br_adder|Add0~49_sumout  & ( 
// (!\cpu_inst|control|Selector1~0_combout  & (((\cpu_inst|control|Selector0~0_combout )) # (\cpu_inst|datapath|MDR|data [13]))) # (\cpu_inst|control|Selector1~0_combout  & (((!\cpu_inst|control|Selector0~0_combout  & 
// !\cpu_inst|datapath|alu_inst|Selector2~6_combout )))) ) ) ) # ( \cpu_inst|datapath|pcPlus2|Add0~49_sumout  & ( !\cpu_inst|datapath|br_adder|Add0~49_sumout  & ( (!\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|MDR|data [13] & 
// (!\cpu_inst|control|Selector0~0_combout ))) # (\cpu_inst|control|Selector1~0_combout  & (((!\cpu_inst|datapath|alu_inst|Selector2~6_combout ) # (\cpu_inst|control|Selector0~0_combout )))) ) ) ) # ( !\cpu_inst|datapath|pcPlus2|Add0~49_sumout  & ( 
// !\cpu_inst|datapath|br_adder|Add0~49_sumout  & ( (!\cpu_inst|control|Selector0~0_combout  & ((!\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|MDR|data [13])) # (\cpu_inst|control|Selector1~0_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector2~6_combout ))))) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [13]),
	.datab(!\cpu_inst|control|Selector1~0_combout ),
	.datac(!\cpu_inst|control|Selector0~0_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector2~6_combout ),
	.datae(!\cpu_inst|datapath|pcPlus2|Add0~49_sumout ),
	.dataf(!\cpu_inst|datapath|br_adder|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux2~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux2~0 .lut_mask = 64'h704073437C4C7F4F;
defparam \cpu_inst|datapath|pcmux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y20_N19
dffeas \cpu_inst|datapath|pc|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[13] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N6
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux2~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux2~0_combout  = ( \cpu_inst|datapath|pc|data [13] & ( \cpu_inst|datapath|alu_inst|Selector2~6_combout  & ( (!\cpu_inst|control|WideOr16~combout  & (((!\cpu_inst|control|WideOr15~combout ) # 
// (\cpu_inst|datapath|mdrOutModifier|Mux2~0_combout )))) # (\cpu_inst|control|WideOr16~combout  & (\cpu_inst|datapath|br_adder|Add0~49_sumout  & ((!\cpu_inst|control|WideOr15~combout )))) ) ) ) # ( !\cpu_inst|datapath|pc|data [13] & ( 
// \cpu_inst|datapath|alu_inst|Selector2~6_combout  & ( (!\cpu_inst|control|WideOr16~combout  & (((\cpu_inst|datapath|mdrOutModifier|Mux2~0_combout  & \cpu_inst|control|WideOr15~combout )))) # (\cpu_inst|control|WideOr16~combout  & 
// (\cpu_inst|datapath|br_adder|Add0~49_sumout  & ((!\cpu_inst|control|WideOr15~combout )))) ) ) ) # ( \cpu_inst|datapath|pc|data [13] & ( !\cpu_inst|datapath|alu_inst|Selector2~6_combout  & ( (!\cpu_inst|control|WideOr16~combout  & 
// (((!\cpu_inst|control|WideOr15~combout ) # (\cpu_inst|datapath|mdrOutModifier|Mux2~0_combout )))) # (\cpu_inst|control|WideOr16~combout  & (((\cpu_inst|control|WideOr15~combout )) # (\cpu_inst|datapath|br_adder|Add0~49_sumout ))) ) ) ) # ( 
// !\cpu_inst|datapath|pc|data [13] & ( !\cpu_inst|datapath|alu_inst|Selector2~6_combout  & ( (!\cpu_inst|control|WideOr16~combout  & (((\cpu_inst|datapath|mdrOutModifier|Mux2~0_combout  & \cpu_inst|control|WideOr15~combout )))) # 
// (\cpu_inst|control|WideOr16~combout  & (((\cpu_inst|control|WideOr15~combout )) # (\cpu_inst|datapath|br_adder|Add0~49_sumout ))) ) ) )

	.dataa(!\cpu_inst|datapath|br_adder|Add0~49_sumout ),
	.datab(!\cpu_inst|datapath|mdrOutModifier|Mux2~0_combout ),
	.datac(!\cpu_inst|control|WideOr16~combout ),
	.datad(!\cpu_inst|control|WideOr15~combout ),
	.datae(!\cpu_inst|datapath|pc|data [13]),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux2~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux2~0 .lut_mask = 64'h053FF53F0530F530;
defparam \cpu_inst|datapath|regfilemux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y23_N15
dffeas \cpu_inst|datapath|regfile_inst|data~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~93 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N0
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~376 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~376_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[2]~0_combout  & (((!\cpu_inst|datapath|storemux|f[0]~2_combout  & (\cpu_inst|datapath|regfile_inst|data~13_q )) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((\cpu_inst|datapath|regfile_inst|data~29_q )))))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  & ((((\cpu_inst|datapath|storemux|f[0]~2_combout ))))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( 
// (!\cpu_inst|datapath|storemux|f[2]~0_combout  & (((!\cpu_inst|datapath|storemux|f[0]~2_combout  & ((\cpu_inst|datapath|regfile_inst|data~45_q ))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & (\cpu_inst|datapath|regfile_inst|data~61_q ))))) # 
// (\cpu_inst|datapath|storemux|f[2]~0_combout  & ((((\cpu_inst|datapath|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~61_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~45_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~29_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~376 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~376 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \cpu_inst|datapath|regfile_inst|data~376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N24
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~380 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~380_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|regfile_inst|data~376_combout  & (((\cpu_inst|datapath|regfile_inst|data~77_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|regfile_inst|data~376_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~93_q )))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( 
// ((!\cpu_inst|datapath|regfile_inst|data~376_combout  & (((\cpu_inst|datapath|regfile_inst|data~109_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # (\cpu_inst|datapath|regfile_inst|data~376_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout 
// )) # (\cpu_inst|datapath|regfile_inst|data~125_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~93_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~125_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~109_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~376_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~380 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~380 .lut_mask = 64'h00FF00FF0F550F33;
defparam \cpu_inst|datapath|regfile_inst|data~380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y23_N24
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight1~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight1~4_combout  = ( \cpu_inst|datapath|regfile_inst|data~380_combout  & ( \cpu_inst|datapath|regfile_inst|data~372_combout  & ( ((!\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// ((\cpu_inst|datapath|regfile_inst|data~300_combout ))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~308_combout ))) # (\cpu_inst|datapath|alumux|Mux14~1_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~380_combout  & ( \cpu_inst|datapath|regfile_inst|data~372_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (((\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~300_combout 
// )))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~308_combout  & ((!\cpu_inst|datapath|alumux|Mux14~1_combout )))) ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~380_combout  & ( 
// !\cpu_inst|datapath|regfile_inst|data~372_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (((\cpu_inst|datapath|regfile_inst|data~300_combout  & !\cpu_inst|datapath|alumux|Mux14~1_combout )))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// (((\cpu_inst|datapath|alumux|Mux14~1_combout )) # (\cpu_inst|datapath|regfile_inst|data~308_combout ))) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~380_combout  & ( !\cpu_inst|datapath|regfile_inst|data~372_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux14~1_combout  & ((!\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~300_combout ))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~308_combout )))) ) 
// ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~308_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~300_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~380_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~4 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N22
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector9~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector9~5_combout  = ( \cpu_inst|datapath|alumux|Mux9~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & ((!\cpu_inst|control|Selector4~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~348_combout ))) # 
// (\cpu_inst|control|Selector4~0_combout  & (!\cpu_inst|control|Selector3~1_combout  & !\cpu_inst|datapath|regfile_inst|data~348_combout )))) ) ) # ( !\cpu_inst|datapath|alumux|Mux9~0_combout  & ( (!\cpu_inst|control|Selector3~1_combout  & 
// (!\cpu_inst|control|state.s_shf~q  & (!\cpu_inst|control|Selector4~0_combout  $ (!\cpu_inst|datapath|regfile_inst|data~348_combout )))) ) )

	.dataa(!\cpu_inst|control|Selector3~1_combout ),
	.datab(!\cpu_inst|control|Selector4~0_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~348_combout ),
	.datad(!\cpu_inst|control|state.s_shf~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector9~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector9~5 .lut_mask = 64'h280028002C002C00;
defparam \cpu_inst|datapath|alu_inst|Selector9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N24
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector9~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector9~4_combout  = ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( \cpu_inst|datapath|regfile_inst|data~316_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~324_combout ) ) 
// ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( \cpu_inst|datapath|regfile_inst|data~316_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~348_combout )) # (\cpu_inst|datapath|alumux|Mux15~0_combout  
// & ((\cpu_inst|datapath|regfile_inst|data~332_combout ))) ) ) ) # ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( !\cpu_inst|datapath|regfile_inst|data~316_combout  & ( (\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// \cpu_inst|datapath|regfile_inst|data~324_combout ) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( !\cpu_inst|datapath|regfile_inst|data~316_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// (\cpu_inst|datapath|regfile_inst|data~348_combout )) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~332_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~348_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~332_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~324_combout ),
	.datae(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector9~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector9~4 .lut_mask = 64'h5353000F5353F0FF;
defparam \cpu_inst|datapath|alu_inst|Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N2
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector9~6 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector9~6_combout  = ( \cpu_inst|datapath|alu_inst|Selector9~4_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector9~5_combout  & ((!\cpu_inst|datapath|alu_inst|Selector10~6_combout ) # 
// ((!\cpu_inst|datapath|alu_inst|ShiftRight1~4_combout  & \cpu_inst|datapath|alumux|Mux13~1_combout )))) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector9~4_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector9~5_combout  & 
// ((!\cpu_inst|datapath|alu_inst|ShiftRight1~4_combout ) # ((!\cpu_inst|datapath|alumux|Mux13~1_combout ) # (!\cpu_inst|datapath|alu_inst|Selector10~6_combout )))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftRight1~4_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector10~6_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector9~5_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector9~6 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector9~6 .lut_mask = 64'hFE00FE00F200F200;
defparam \cpu_inst|datapath|alu_inst|Selector9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N0
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector9~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector9~1_combout  = ( \cpu_inst|datapath|regfile_inst|data~188_combout  & ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & \cpu_inst|datapath|regfile_inst|data~196_combout ) ) ) 
// ) # ( !\cpu_inst|datapath|regfile_inst|data~188_combout  & ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & \cpu_inst|datapath|regfile_inst|data~196_combout ) ) ) ) # ( 
// \cpu_inst|datapath|regfile_inst|data~188_combout  & ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( (\cpu_inst|datapath|regfile_inst|data~164_combout ) # (\cpu_inst|datapath|alumux|Mux15~0_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~188_combout  & ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & \cpu_inst|datapath|regfile_inst|data~164_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~164_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~196_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~188_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector9~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector9~1 .lut_mask = 64'h0A0A5F5F00AA00AA;
defparam \cpu_inst|datapath|alu_inst|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N30
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector9~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector9~2_combout  = ( \cpu_inst|datapath|alumux|Mux13~1_combout  & ( \cpu_inst|datapath|alu_inst|Equal0~3_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & (!\cpu_inst|datapath|alumux|Mux12~1_combout  & 
// \cpu_inst|datapath|alu_inst|Selector9~1_combout )) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux13~1_combout  & ( \cpu_inst|datapath|alu_inst|Equal0~3_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & 
// (!\cpu_inst|datapath|alumux|Mux12~1_combout  & \cpu_inst|datapath|alu_inst|ShiftLeft0~11_combout )) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector9~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~11_combout ),
	.datae(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector9~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector9~2 .lut_mask = 64'h0000000000880808;
defparam \cpu_inst|datapath|alu_inst|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y23_N12
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector8~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector8~0_combout  = ( !\cpu_inst|datapath|alumux|Mux13~1_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector8~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector8~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \cpu_inst|datapath|alu_inst|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N12
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector10~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector10~3_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( \cpu_inst|datapath|alu_inst|Equal0~1_combout  ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( 
// (\cpu_inst|datapath|alu_inst|Equal0~1_combout  & \cpu_inst|datapath|alumux|Mux12~1_combout ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~1_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector10~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector10~3 .lut_mask = 64'h1111111155555555;
defparam \cpu_inst|datapath|alu_inst|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N32
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector10~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector10~0_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( \cpu_inst|datapath|alu_inst|Equal0~2_combout  ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( 
// (\cpu_inst|datapath|alu_inst|Equal0~2_combout  & \cpu_inst|datapath|alumux|Mux12~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector10~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector10~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \cpu_inst|datapath|alu_inst|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N24
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector9~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector9~3_combout  = ( \cpu_inst|datapath|alu_inst|Selector10~3_combout  & ( \cpu_inst|datapath|alu_inst|Selector10~0_combout  & ( (\cpu_inst|datapath|alu_inst|Selector8~0_combout  & 
// (((\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout  & \cpu_inst|datapath|regfile_inst|data~356_combout )) # (\cpu_inst|datapath|alu_inst|ShiftRight0~1_combout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector10~3_combout  & ( 
// \cpu_inst|datapath|alu_inst|Selector10~0_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout  & (\cpu_inst|datapath|regfile_inst|data~356_combout  & \cpu_inst|datapath|alu_inst|Selector8~0_combout )) ) ) ) # ( 
// \cpu_inst|datapath|alu_inst|Selector10~3_combout  & ( !\cpu_inst|datapath|alu_inst|Selector10~0_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftRight0~1_combout  & \cpu_inst|datapath|alu_inst|Selector8~0_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~356_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftRight0~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector8~0_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector10~3_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector9~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector9~3 .lut_mask = 64'h0000000F0011001F;
defparam \cpu_inst|datapath|alu_inst|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N22
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector9~7 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector9~7_combout  = ( !\cpu_inst|datapath|alu_inst|Selector9~2_combout  & ( !\cpu_inst|datapath|alu_inst|Selector9~3_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector9~0_combout  & 
// (\cpu_inst|datapath|alu_inst|Selector9~6_combout  & ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~25_sumout )))) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector9~0_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector9~6_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Add0~25_sumout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector9~2_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector9~7 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector9~7 .lut_mask = 64'h0A08000000000000;
defparam \cpu_inst|datapath|alu_inst|Selector9~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N38
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux9~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux9~0_combout  = ( \cpu_inst|datapath|MDR|data [6] & ( \cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( (!\cpu_inst|control|Selector1~0_combout  & (((!\cpu_inst|control|Selector0~0_combout )) # 
// (\cpu_inst|datapath|br_adder|Add0~21_sumout ))) # (\cpu_inst|control|Selector1~0_combout  & (((\cpu_inst|control|Selector0~0_combout  & \cpu_inst|datapath|pcPlus2|Add0~21_sumout )))) ) ) ) # ( !\cpu_inst|datapath|MDR|data [6] & ( 
// \cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( (\cpu_inst|control|Selector0~0_combout  & ((!\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|br_adder|Add0~21_sumout )) # (\cpu_inst|control|Selector1~0_combout  & 
// ((\cpu_inst|datapath|pcPlus2|Add0~21_sumout ))))) ) ) ) # ( \cpu_inst|datapath|MDR|data [6] & ( !\cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( (!\cpu_inst|control|Selector0~0_combout ) # ((!\cpu_inst|control|Selector1~0_combout  & 
// (\cpu_inst|datapath|br_adder|Add0~21_sumout )) # (\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|pcPlus2|Add0~21_sumout )))) ) ) ) # ( !\cpu_inst|datapath|MDR|data [6] & ( !\cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( 
// (!\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|br_adder|Add0~21_sumout  & (\cpu_inst|control|Selector0~0_combout ))) # (\cpu_inst|control|Selector1~0_combout  & (((!\cpu_inst|control|Selector0~0_combout ) # 
// (\cpu_inst|datapath|pcPlus2|Add0~21_sumout )))) ) ) )

	.dataa(!\cpu_inst|datapath|br_adder|Add0~21_sumout ),
	.datab(!\cpu_inst|control|Selector1~0_combout ),
	.datac(!\cpu_inst|control|Selector0~0_combout ),
	.datad(!\cpu_inst|datapath|pcPlus2|Add0~21_sumout ),
	.datae(!\cpu_inst|datapath|MDR|data [6]),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux9~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux9~0 .lut_mask = 64'h3437F4F70407C4C7;
defparam \cpu_inst|datapath|pcmux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y25_N39
dffeas \cpu_inst|datapath|pc|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[6] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N12
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~25 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~25_sumout  = SUM(( \cpu_inst|datapath|pc|data [7] ) + ( GND ) + ( \cpu_inst|datapath|pcPlus2|Add0~22  ))
// \cpu_inst|datapath|pcPlus2|Add0~26  = CARRY(( \cpu_inst|datapath|pc|data [7] ) + ( GND ) + ( \cpu_inst|datapath|pcPlus2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|pc|data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~25_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~25 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu_inst|datapath|pcPlus2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N10
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux8~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux8~0_combout  = ( \cpu_inst|datapath|pcPlus2|Add0~25_sumout  & ( \cpu_inst|datapath|alu_inst|Selector8~8_combout  & ( (!\cpu_inst|control|Selector1~0_combout  & ((!\cpu_inst|control|Selector0~0_combout  & 
// ((\cpu_inst|datapath|MDR|data [7]))) # (\cpu_inst|control|Selector0~0_combout  & (\cpu_inst|datapath|br_adder|Add0~25_sumout )))) # (\cpu_inst|control|Selector1~0_combout  & (((\cpu_inst|control|Selector0~0_combout )))) ) ) ) # ( 
// !\cpu_inst|datapath|pcPlus2|Add0~25_sumout  & ( \cpu_inst|datapath|alu_inst|Selector8~8_combout  & ( (!\cpu_inst|control|Selector1~0_combout  & ((!\cpu_inst|control|Selector0~0_combout  & ((\cpu_inst|datapath|MDR|data [7]))) # 
// (\cpu_inst|control|Selector0~0_combout  & (\cpu_inst|datapath|br_adder|Add0~25_sumout )))) ) ) ) # ( \cpu_inst|datapath|pcPlus2|Add0~25_sumout  & ( !\cpu_inst|datapath|alu_inst|Selector8~8_combout  & ( ((!\cpu_inst|control|Selector0~0_combout  & 
// ((\cpu_inst|datapath|MDR|data [7]))) # (\cpu_inst|control|Selector0~0_combout  & (\cpu_inst|datapath|br_adder|Add0~25_sumout ))) # (\cpu_inst|control|Selector1~0_combout ) ) ) ) # ( !\cpu_inst|datapath|pcPlus2|Add0~25_sumout  & ( 
// !\cpu_inst|datapath|alu_inst|Selector8~8_combout  & ( (!\cpu_inst|control|Selector1~0_combout  & ((!\cpu_inst|control|Selector0~0_combout  & ((\cpu_inst|datapath|MDR|data [7]))) # (\cpu_inst|control|Selector0~0_combout  & 
// (\cpu_inst|datapath|br_adder|Add0~25_sumout )))) # (\cpu_inst|control|Selector1~0_combout  & (((!\cpu_inst|control|Selector0~0_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|br_adder|Add0~25_sumout ),
	.datab(!\cpu_inst|datapath|MDR|data [7]),
	.datac(!\cpu_inst|control|Selector1~0_combout ),
	.datad(!\cpu_inst|control|Selector0~0_combout ),
	.datae(!\cpu_inst|datapath|pcPlus2|Add0~25_sumout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector8~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux8~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux8~0 .lut_mask = 64'h3F503F5F3050305F;
defparam \cpu_inst|datapath|pcmux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \cpu_inst|datapath|pc|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[7] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N26
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux8~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux8~0_combout  = ( \cpu_inst|datapath|br_adder|Add0~25_sumout  & ( \cpu_inst|datapath|mdrOutModifier|Mux8~0_combout  & ( (!\cpu_inst|control|WideOr15~combout  & (((\cpu_inst|control|WideOr16~combout )) # 
// (\cpu_inst|datapath|pc|data [7]))) # (\cpu_inst|control|WideOr15~combout  & (((!\cpu_inst|control|WideOr16~combout ) # (!\cpu_inst|datapath|alu_inst|Selector8~8_combout )))) ) ) ) # ( !\cpu_inst|datapath|br_adder|Add0~25_sumout  & ( 
// \cpu_inst|datapath|mdrOutModifier|Mux8~0_combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [7] & (!\cpu_inst|control|WideOr16~combout ))) # (\cpu_inst|control|WideOr15~combout  & (((!\cpu_inst|control|WideOr16~combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector8~8_combout )))) ) ) ) # ( \cpu_inst|datapath|br_adder|Add0~25_sumout  & ( !\cpu_inst|datapath|mdrOutModifier|Mux8~0_combout  & ( (!\cpu_inst|control|WideOr15~combout  & (((\cpu_inst|control|WideOr16~combout )) # 
// (\cpu_inst|datapath|pc|data [7]))) # (\cpu_inst|control|WideOr15~combout  & (((\cpu_inst|control|WideOr16~combout  & !\cpu_inst|datapath|alu_inst|Selector8~8_combout )))) ) ) ) # ( !\cpu_inst|datapath|br_adder|Add0~25_sumout  & ( 
// !\cpu_inst|datapath|mdrOutModifier|Mux8~0_combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [7] & (!\cpu_inst|control|WideOr16~combout ))) # (\cpu_inst|control|WideOr15~combout  & (((\cpu_inst|control|WideOr16~combout  & 
// !\cpu_inst|datapath|alu_inst|Selector8~8_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|pc|data [7]),
	.datab(!\cpu_inst|control|WideOr15~combout ),
	.datac(!\cpu_inst|control|WideOr16~combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector8~8_combout ),
	.datae(!\cpu_inst|datapath|br_adder|Add0~25_sumout ),
	.dataf(!\cpu_inst|datapath|mdrOutModifier|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux8~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux8~0 .lut_mask = 64'h43404F4C73707F7C;
defparam \cpu_inst|datapath|regfilemux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N33
dffeas \cpu_inst|datapath|regfile_inst|data~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~119 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~119 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N8
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~240 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~240_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~7_q )) # (\cpu_inst|datapath|IR|data [0] & 
// ((\cpu_inst|datapath|regfile_inst|data~23_q )))))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & 
// (((\cpu_inst|datapath|regfile_inst|data~39_q )))) # (\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~55_q )))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [2]),
	.datab(!\cpu_inst|datapath|regfile_inst|data~55_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~39_q ),
	.datad(!\cpu_inst|datapath|IR|data [0]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~23_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~240 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~240 .lut_mask = 64'h0A550A770AFF0A77;
defparam \cpu_inst|datapath|regfile_inst|data~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N24
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~244 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~244_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~240_combout )))) # (\cpu_inst|datapath|IR|data [2] & 
// ((!\cpu_inst|datapath|regfile_inst|data~240_combout  & (\cpu_inst|datapath|regfile_inst|data~71_q )) # (\cpu_inst|datapath|regfile_inst|data~240_combout  & ((\cpu_inst|datapath|regfile_inst|data~87_q )))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( 
// (!\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|regfile_inst|data~240_combout ))))) # (\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|regfile_inst|data~240_combout  & ((\cpu_inst|datapath|regfile_inst|data~103_q ))) # 
// (\cpu_inst|datapath|regfile_inst|data~240_combout  & (\cpu_inst|datapath|regfile_inst|data~119_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~119_q ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~103_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~87_q ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~240_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~244 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~244 .lut_mask = 64'h03030303CCFFDDDD;
defparam \cpu_inst|datapath|regfile_inst|data~244 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N34
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux8~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux8~0_combout  = ((\cpu_inst|datapath|alumux|Mux3~0_combout  & \cpu_inst|datapath|regfile_inst|data~244_combout )) # (\cpu_inst|datapath|alumux|Mux3~1_combout )

	.dataa(!\cpu_inst|datapath|alumux|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~244_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux3~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux8~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux8~0 .lut_mask = 64'h05FF05FF05FF05FF;
defparam \cpu_inst|datapath|alumux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N2
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector8~6 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector8~6_combout  = ( \cpu_inst|datapath|regfile_inst|data~332_combout  & ( (!\cpu_inst|control|Selector4~0_combout  & (!\cpu_inst|control|state.s_shf~q  & ((!\cpu_inst|control|Selector3~1_combout ) # 
// (\cpu_inst|datapath|alumux|Mux8~0_combout )))) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~332_combout  & ( (!\cpu_inst|control|Selector3~1_combout  & (\cpu_inst|control|Selector4~0_combout  & !\cpu_inst|control|state.s_shf~q )) ) )

	.dataa(!\cpu_inst|control|Selector3~1_combout ),
	.datab(!\cpu_inst|control|Selector4~0_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux8~0_combout ),
	.datad(!\cpu_inst|control|state.s_shf~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector8~6 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector8~6 .lut_mask = 64'h220022008C008C00;
defparam \cpu_inst|datapath|alu_inst|Selector8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N36
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector8~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector8~5_combout  = ( \cpu_inst|datapath|regfile_inst|data~364_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout  & ( (\cpu_inst|datapath|alu_inst|Equal0~1_combout  & \cpu_inst|datapath|alumux|Mux12~1_combout ) 
// ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~1_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector8~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector8~5 .lut_mask = 64'h0000000000001111;
defparam \cpu_inst|datapath|alu_inst|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N36
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector8~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector8~1_combout  = ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( !\cpu_inst|datapath|alumux|Mux12~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector8~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector8~1 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu_inst|datapath|alu_inst|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N30
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector8~7 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector8~7_combout  = ( \cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( \cpu_inst|datapath|alu_inst|Selector8~1_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector8~6_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector8~5_combout ) # (!\cpu_inst|datapath|alu_inst|Selector8~0_combout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( \cpu_inst|datapath|alu_inst|Selector8~1_combout  & ( 
// (!\cpu_inst|datapath|alu_inst|Selector8~6_combout  & ((!\cpu_inst|datapath|alu_inst|Selector8~5_combout ) # (!\cpu_inst|datapath|alu_inst|Selector8~0_combout ))) ) ) ) # ( \cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( 
// !\cpu_inst|datapath|alu_inst|Selector8~1_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~364_combout  & (!\cpu_inst|datapath|alu_inst|Selector8~6_combout  & ((!\cpu_inst|datapath|alu_inst|Selector8~5_combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector8~0_combout )))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( !\cpu_inst|datapath|alu_inst|Selector8~1_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector8~6_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector8~5_combout ) # (!\cpu_inst|datapath|alu_inst|Selector8~0_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector8~6_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector8~5_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector8~0_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector8~7 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector8~7 .lut_mask = 64'hCCC08880CCC0CCC0;
defparam \cpu_inst|datapath|alu_inst|Selector8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N28
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight1~6 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight1~6_combout  = ( \cpu_inst|datapath|regfile_inst|data~324_combout  & ( \cpu_inst|datapath|regfile_inst|data~316_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & (((\cpu_inst|datapath|alumux|Mux15~0_combout 
// )) # (\cpu_inst|datapath|regfile_inst|data~332_combout ))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & (((!\cpu_inst|datapath|alumux|Mux15~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~300_combout )))) ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~324_combout  & ( \cpu_inst|datapath|regfile_inst|data~316_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & (((\cpu_inst|datapath|alumux|Mux15~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~332_combout 
// ))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & (((\cpu_inst|datapath|alumux|Mux15~0_combout  & \cpu_inst|datapath|regfile_inst|data~300_combout )))) ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~324_combout  & ( 
// !\cpu_inst|datapath|regfile_inst|data~316_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & (\cpu_inst|datapath|regfile_inst|data~332_combout  & (!\cpu_inst|datapath|alumux|Mux15~0_combout ))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & 
// (((!\cpu_inst|datapath|alumux|Mux15~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~300_combout )))) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~324_combout  & ( !\cpu_inst|datapath|regfile_inst|data~316_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux14~1_combout  & (\cpu_inst|datapath|regfile_inst|data~332_combout  & (!\cpu_inst|datapath|alumux|Mux15~0_combout ))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & (((\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// \cpu_inst|datapath|regfile_inst|data~300_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~332_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~300_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~324_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~6 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~6 .lut_mask = 64'h202570752A2F7A7F;
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N0
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector6~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector6~0_combout  = ( \cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & !\cpu_inst|datapath|alumux|Mux12~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector6~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector6~0 .lut_mask = 64'h00000000F000F000;
defparam \cpu_inst|datapath|alu_inst|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y23_N16
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight1~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight1~5_combout  = ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( \cpu_inst|datapath|regfile_inst|data~356_combout  & ( (\cpu_inst|datapath|regfile_inst|data~380_combout ) # (\cpu_inst|datapath|alumux|Mux15~0_combout ) 
// ) ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( \cpu_inst|datapath|regfile_inst|data~356_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~308_combout ))) # 
// (\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~372_combout )) ) ) ) # ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( !\cpu_inst|datapath|regfile_inst|data~356_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  
// & \cpu_inst|datapath|regfile_inst|data~380_combout ) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( !\cpu_inst|datapath|regfile_inst|data~356_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// ((\cpu_inst|datapath|regfile_inst|data~308_combout ))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~372_combout )) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~372_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~308_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~380_combout ),
	.datae(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~5 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N16
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector8~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector8~3_combout  = ( \cpu_inst|datapath|alu_inst|ShiftRight1~5_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftRight1~6_combout  & (\cpu_inst|datapath|alumux|Mux13~1_combout  & 
// ((\cpu_inst|datapath|alu_inst|Selector8~2_combout ) # (\cpu_inst|datapath|alu_inst|Selector6~0_combout )))) # (\cpu_inst|datapath|alu_inst|ShiftRight1~6_combout  & (((\cpu_inst|datapath|alu_inst|Selector8~2_combout ) # 
// (\cpu_inst|datapath|alu_inst|Selector6~0_combout )))) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftRight1~5_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftRight1~6_combout  & (!\cpu_inst|datapath|alumux|Mux13~1_combout  & 
// ((\cpu_inst|datapath|alu_inst|Selector8~2_combout ) # (\cpu_inst|datapath|alu_inst|Selector6~0_combout )))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftRight1~6_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector6~0_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector8~2_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector8~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector8~3 .lut_mask = 64'h0444044407770777;
defparam \cpu_inst|datapath|alu_inst|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y24_N24
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~14 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~14_combout  = ( \cpu_inst|datapath|regfile_inst|data~348_combout  & ( \cpu_inst|datapath|regfile_inst|data~140_combout  & ( ((!\cpu_inst|datapath|alumux|Mux14~1_combout  & 
// ((\cpu_inst|datapath|regfile_inst|data~332_combout ))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & (\cpu_inst|datapath|regfile_inst|data~340_combout ))) # (\cpu_inst|datapath|alumux|Mux15~0_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~348_combout  & ( \cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & (!\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~332_combout 
// )))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & (((\cpu_inst|datapath|regfile_inst|data~340_combout )) # (\cpu_inst|datapath|alumux|Mux15~0_combout ))) ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~348_combout  & ( 
// !\cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & (((\cpu_inst|datapath|regfile_inst|data~332_combout )) # (\cpu_inst|datapath|alumux|Mux15~0_combout ))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & 
// (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~340_combout ))) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~348_combout  & ( !\cpu_inst|datapath|regfile_inst|data~140_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux15~0_combout  & ((!\cpu_inst|datapath|alumux|Mux14~1_combout  & ((\cpu_inst|datapath|regfile_inst|data~332_combout ))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & (\cpu_inst|datapath|regfile_inst|data~340_combout )))) ) 
// ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~340_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~332_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~348_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~14 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~14 .lut_mask = 64'h048C26AE159D37BF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N18
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~4_combout  = ( \cpu_inst|datapath|regfile_inst|data~148_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~188_combout ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~148_combout  & ( (\cpu_inst|datapath|alumux|Mux14~1_combout  & \cpu_inst|datapath|regfile_inst|data~188_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~188_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~4 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N14
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector12~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector12~0_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftLeft0~4_combout ) # (\cpu_inst|datapath|alumux|Mux15~0_combout ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & \cpu_inst|datapath|alu_inst|ShiftLeft0~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector12~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector12~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu_inst|datapath|alu_inst|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N34
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector8~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector8~4_combout  = ( \cpu_inst|datapath|alu_inst|Selector12~0_combout  & ( \cpu_inst|datapath|alu_inst|Selector8~1_combout  & ( (\cpu_inst|datapath|alu_inst|Equal0~3_combout  & 
// ((\cpu_inst|datapath|alu_inst|ShiftLeft0~14_combout ) # (\cpu_inst|datapath|alumux|Mux13~1_combout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector12~0_combout  & ( \cpu_inst|datapath|alu_inst|Selector8~1_combout  & ( 
// (\cpu_inst|datapath|alu_inst|Equal0~3_combout  & (!\cpu_inst|datapath|alumux|Mux13~1_combout  & \cpu_inst|datapath|alu_inst|ShiftLeft0~14_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~3_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~14_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector12~0_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector8~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector8~4 .lut_mask = 64'h0000000000300333;
defparam \cpu_inst|datapath|alu_inst|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N2
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector8~8 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector8~8_combout  = ( \cpu_inst|datapath|alu_inst|Add0~29_sumout  & ( (!\cpu_inst|datapath|alu_inst|Equal0~0_combout  & (\cpu_inst|datapath|alu_inst|Selector8~7_combout  & (!\cpu_inst|datapath|alu_inst|Selector8~3_combout  & 
// !\cpu_inst|datapath|alu_inst|Selector8~4_combout ))) ) ) # ( !\cpu_inst|datapath|alu_inst|Add0~29_sumout  & ( (\cpu_inst|datapath|alu_inst|Selector8~7_combout  & (!\cpu_inst|datapath|alu_inst|Selector8~3_combout  & 
// !\cpu_inst|datapath|alu_inst|Selector8~4_combout )) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector8~7_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector8~3_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector8~4_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector8~8 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector8~8 .lut_mask = 64'h3000300020002000;
defparam \cpu_inst|datapath|alu_inst|Selector8~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y21_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N32
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[22]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y22_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y21_N38
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[7]~22 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[7]~22_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [22] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a7  & ( (!\cache_inst|datapath|way0|data|data~0_combout ) # 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [21])) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [22] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a7  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [21] ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [22] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a7  & ( (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [21] & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [22] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a7  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [21] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [21]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [22]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[7]~22 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[7]~22 .lut_mask = 64'h0F0F02010F0FDFEF;
defparam \cache_inst|datapath|wayselector_mux|f[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[22]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y20_N13
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y20_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[7]~21 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[7]~21_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [21] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a7  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [21] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a7  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [22] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [21] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a7  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [22]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [22]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [21]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[7]~21 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[7]~21 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[7]~23 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[7]~23_combout  = ( \cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|Equal0~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[7]~22_combout )) # (\cache_inst|datapath|Equal0~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[7]~21_combout ))))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[7]~22_combout )) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[7]~21_combout 
// ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[7]~22_combout )) ) ) ) # ( \cache_inst|datapath|hit0~0_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  
// & ((\cache_inst|datapath|wayselector_mux|f[7]~21_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[7]~22_combout )) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( 
// !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[7]~21_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[7]~22_combout )) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[7]~22_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[7]~21_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|hit0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[7]~23 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[7]~23 .lut_mask = 64'h1D1D1D1D1D1D551D;
defparam \cache_inst|datapath|wayselector_mux|f[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y16_N6
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[7]~10 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[7]~10_combout  = ( \cache_inst|datapath|wayselector_mux|f[55]~167_combout  & ( \cpu_inst|datapath|MAR|data [1] & ( (\cache_inst|datapath|wayselector_mux|f[23]~71_combout ) # (\cpu_inst|datapath|MAR|data [2]) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[55]~167_combout  & ( \cpu_inst|datapath|MAR|data [1] & ( (!\cpu_inst|datapath|MAR|data [2] & \cache_inst|datapath|wayselector_mux|f[23]~71_combout ) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[55]~167_combout  
// & ( !\cpu_inst|datapath|MAR|data [1] & ( (!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[7]~23_combout )) # (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[39]~119_combout ))) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[55]~167_combout  & ( !\cpu_inst|datapath|MAR|data [1] & ( (!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[7]~23_combout )) # (\cpu_inst|datapath|MAR|data [2] & 
// ((\cache_inst|datapath|wayselector_mux|f[39]~119_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[7]~23_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [2]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[23]~71_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[39]~119_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[55]~167_combout ),
	.dataf(!\cpu_inst|datapath|MAR|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[7]~10 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[7]~10 .lut_mask = 64'h447744770C0C3F3F;
defparam \cpu_inst|datapath|mdrmux|f[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y16_N10
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[7]~9 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[7]~9_combout  = ( \cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[103]~311_combout  & ( (!\cpu_inst|datapath|MAR|data [1]) # (\cache_inst|datapath|wayselector_mux|f[119]~359_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[103]~311_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[71]~215_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[87]~263_combout )) ) ) ) # ( \cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[103]~311_combout  & ( (\cache_inst|datapath|wayselector_mux|f[119]~359_combout  & \cpu_inst|datapath|MAR|data 
// [1]) ) ) ) # ( !\cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[103]~311_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[71]~215_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[87]~263_combout )) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[119]~359_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[87]~263_combout ),
	.datac(!\cpu_inst|datapath|MAR|data [1]),
	.datad(!\cache_inst|datapath|wayselector_mux|f[71]~215_combout ),
	.datae(!\cpu_inst|datapath|MAR|data [2]),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[103]~311_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[7]~9 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[7]~9 .lut_mask = 64'h03F3050503F3F5F5;
defparam \cpu_inst|datapath|mdrmux|f[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y16_N34
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[7]~11 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[7]~11_combout  = ( \cpu_inst|datapath|MAR|data [3] & ( \cpu_inst|datapath|mdrmux|f[7]~9_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector8~8_combout ) # (!\cpu_inst|control|WideOr25~1_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|MAR|data [3] & ( \cpu_inst|datapath|mdrmux|f[7]~9_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & ((\cpu_inst|datapath|mdrmux|f[7]~10_combout ))) # (\cpu_inst|control|WideOr25~1_combout  & 
// (!\cpu_inst|datapath|alu_inst|Selector8~8_combout )) ) ) ) # ( \cpu_inst|datapath|MAR|data [3] & ( !\cpu_inst|datapath|mdrmux|f[7]~9_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector8~8_combout  & \cpu_inst|control|WideOr25~1_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|MAR|data [3] & ( !\cpu_inst|datapath|mdrmux|f[7]~9_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & ((\cpu_inst|datapath|mdrmux|f[7]~10_combout ))) # (\cpu_inst|control|WideOr25~1_combout  & 
// (!\cpu_inst|datapath|alu_inst|Selector8~8_combout )) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector8~8_combout ),
	.datab(!\cpu_inst|control|WideOr25~1_combout ),
	.datac(!\cpu_inst|datapath|mdrmux|f[7]~10_combout ),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|MAR|data [3]),
	.dataf(!\cpu_inst|datapath|mdrmux|f[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[7]~11 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[7]~11 .lut_mask = 64'h2E2E22222E2EEEEE;
defparam \cpu_inst|datapath|mdrmux|f[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N35
dffeas \cpu_inst|datapath|MDR|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[7]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[1]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[7] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
stratixiii_io_ibuf \pmem_rdata[7]~input (
	.i(pmem_rdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[7]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[7]~input .bus_hold = "false";
defparam \pmem_rdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y23_N24
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux0~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[7]~23_combout  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & (((!\cache_inst|control|state.fetch_cline~q ) # 
// (\pmem_rdata[7]~input_o )))) # (\cache_inst|datapath|writelogic|comb~1_combout  & (\cpu_inst|datapath|MDR|data [7])) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[7]~23_combout  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & 
// (((\cache_inst|control|state.fetch_cline~q  & \pmem_rdata[7]~input_o )))) # (\cache_inst|datapath|writelogic|comb~1_combout  & (\cpu_inst|datapath|MDR|data [7])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [7]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~1_combout ),
	.datad(!\pmem_rdata[7]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux0~0 .lut_mask = 64'h05350535C5F5C5F5;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y22_N23
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y22_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[5]~15 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[5]~15_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [17] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [18]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & \cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a5 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [17] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [18] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a5  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [17] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [18]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a5 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [17] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [18] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a5  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [18]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [17]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[5]~15 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[5]~15 .lut_mask = 64'h0405BFAF0504AFBF;
defparam \cache_inst|datapath|wayselector_mux|f[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y22_N2
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y22_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y22_N27
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y22_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[5]~16 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[5]~16_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [17] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a5  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [17] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a5  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [18] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [17] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a5  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [18]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [18]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [17]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[5]~16 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[5]~16 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y22_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[5]~17 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[5]~17_combout  = ( \cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|Equal0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[5]~15_combout )) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[5]~16_combout ))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( \cache_inst|datapath|Equal0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[5]~15_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[5]~16_combout ))) ) ) ) # ( \cache_inst|datapath|hit0~0_combout  & ( 
// !\cache_inst|datapath|Equal0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|wayselector_mux|f[5]~15_combout )) # (\cache_inst|datapath|hit0~1_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[5]~16_combout ))))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((\cache_inst|datapath|wayselector_mux|f[5]~16_combout )))) ) ) ) # ( !\cache_inst|datapath|hit0~0_combout  & ( 
// !\cache_inst|datapath|Equal0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[5]~15_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[5]~16_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[5]~15_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[5]~16_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|hit0~0_combout ),
	.dataf(!\cache_inst|datapath|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[5]~17 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[5]~17 .lut_mask = 64'h2727270F27272727;
defparam \cache_inst|datapath|wayselector_mux|f[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X7_Y51_N1
stratixiii_io_ibuf \pmem_rdata[5]~input (
	.i(pmem_rdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[5]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[5]~input .bus_hold = "false";
defparam \pmem_rdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y22_N8
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux2~0_combout  = ( \pmem_rdata[5]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & (((\cache_inst|datapath|wayselector_mux|f[5]~17_combout )) # 
// (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~1_combout  & (((\cpu_inst|datapath|MDR|data [5])))) ) ) # ( !\pmem_rdata[5]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[5]~17_combout )))) # (\cache_inst|datapath|writelogic|comb~1_combout  & (((\cpu_inst|datapath|MDR|data [5])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [5]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[5]~17_combout ),
	.datad(!\cache_inst|datapath|writelogic|comb~1_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux2~0 .lut_mask = 64'h0A330A335F335F33;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y18_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y21_N2
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y18_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[4]~13 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[4]~13_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [15] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [16] & ( ((\cache_inst|datapath|way0|data|data~0_combout  & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a4 ) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [15] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [16] & ( (\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a4  & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [15] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [16] ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [15]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[4]~13 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[4]~13 .lut_mask = 64'h0000FFFF00BE41FF;
defparam \cache_inst|datapath|wayselector_mux|f[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y18_N26
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y18_N27
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y18_N3
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y18_N2
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[4]~12 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[4]~12_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [15] & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [16]) # 
// ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a4 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [15] 
// & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [16] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a4  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [15] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [16]) # 
// (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a4 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [15] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [16] & 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a4 ) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [16]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [15]),
	.dataf(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[4]~12 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[4]~12 .lut_mask = 64'h0303CFCF0102EFDF;
defparam \cache_inst|datapath|wayselector_mux|f[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y18_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[4]~14 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[4]~14_combout  = ( \cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[4]~12_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) # (\cache_inst|datapath|wayselector_mux|f[4]~13_combout ) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( \cache_inst|datapath|wayselector_mux|f[4]~12_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[4]~13_combout ) ) ) ) # ( \cache_inst|datapath|hit0~1_combout  & ( !\cache_inst|datapath|wayselector_mux|f[4]~12_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[4]~13_combout  & (((\cache_inst|datapath|hit0~0_combout  & !\cache_inst|datapath|Equal0~0_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) ) ) ) # ( !\cache_inst|datapath|hit0~1_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[4]~12_combout  & ( (\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[4]~13_combout ) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[4]~13_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|hit0~1_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[4]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[4]~14 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[4]~14 .lut_mask = 64'h11111311BBBBB3BB;
defparam \cache_inst|datapath|wayselector_mux|f[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y19_N1
stratixiii_io_ibuf \pmem_rdata[4]~input (
	.i(pmem_rdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[4]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[4]~input .bus_hold = "false";
defparam \pmem_rdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y18_N8
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux3~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[4]~14_combout  & ( \pmem_rdata[4]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~1_combout ) # 
// (\cpu_inst|datapath|MDR|data [4]) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[4]~14_combout  & ( \pmem_rdata[4]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & ((\cache_inst|control|state.fetch_cline~q ))) # 
// (\cache_inst|datapath|writelogic|comb~1_combout  & (\cpu_inst|datapath|MDR|data [4])) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[4]~14_combout  & ( !\pmem_rdata[4]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & 
// ((!\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~1_combout  & (\cpu_inst|datapath|MDR|data [4])) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[4]~14_combout  & ( !\pmem_rdata[4]~input_o  & ( 
// (\cache_inst|datapath|writelogic|comb~1_combout  & \cpu_inst|datapath|MDR|data [4]) ) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~1_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|MDR|data [4]),
	.datad(!\cache_inst|control|state.fetch_cline~q ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[4]~14_combout ),
	.dataf(!\pmem_rdata[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux3~0 .lut_mask = 64'h0505AF0505AFAFAF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y20_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[3]~9 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[3]~9_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [13] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a3  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [13] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a3  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [14] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [13] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a3  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [14]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [14]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [13]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[3]~9 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[3]~9 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N2
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N3
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y20_N21
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y20_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[3]~10 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[3]~10_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [13] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a3  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [13] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a3  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [14] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [13] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a3  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [14]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [14]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [13]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[3]~10 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[3]~10 .lut_mask = 64'h0000AEAB5154FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y20_N18
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[3]~11 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[3]~11_combout  = ( \cache_inst|datapath|wayselector_mux|f[3]~9_combout  & ( \cache_inst|datapath|wayselector_mux|f[3]~10_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[3]~9_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[3]~10_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[3]~9_combout  & ( !\cache_inst|datapath|wayselector_mux|f[3]~10_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout )) # 
// (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[3]~9_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[3]~11 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[3]~11 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N32
stratixiii_io_ibuf \pmem_rdata[3]~input (
	.i(pmem_rdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[3]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[3]~input .bus_hold = "false";
defparam \pmem_rdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X7_Y20_N4
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux4~0_combout  = ( \pmem_rdata[3]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & (((\cache_inst|datapath|wayselector_mux|f[3]~11_combout )) # 
// (\cache_inst|control|state.fetch_cline~q ))) # (\cache_inst|datapath|writelogic|comb~1_combout  & (((\cpu_inst|datapath|MDR|data [3])))) ) ) # ( !\pmem_rdata[3]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[3]~11_combout )))) # (\cache_inst|datapath|writelogic|comb~1_combout  & (((\cpu_inst|datapath|MDR|data [3])))) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~1_combout ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cpu_inst|datapath|MDR|data [3]),
	.datad(!\cache_inst|datapath|wayselector_mux|f[3]~11_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux4~0 .lut_mask = 64'h058D058D27AF27AF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[2]~6 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[2]~6_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [11] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a2  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [11] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a2  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [12] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [11] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a2  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [12]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [12]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [11]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[2]~6 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[2]~6 .lut_mask = 64'h0000FF0900F6FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N0
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N1
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[2]~7 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[2]~7_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [11] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a2  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [11] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a2  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [12] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [11] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a2  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [12]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [12]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [11]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[2]~7 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[2]~7 .lut_mask = 64'h0000FF2100DEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[2]~8 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[2]~8_combout  = ( \cache_inst|datapath|wayselector_mux|f[2]~6_combout  & ( \cache_inst|datapath|wayselector_mux|f[2]~7_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[2]~6_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[2]~7_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[2]~6_combout  & ( !\cache_inst|datapath|wayselector_mux|f[2]~7_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )) # 
// (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[2]~6_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[2]~8 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[2]~8 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N2
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux5~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[2]~8_combout  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & (((!\cache_inst|control|state.fetch_cline~q ) # 
// (\pmem_rdata[2]~input_o )))) # (\cache_inst|datapath|writelogic|comb~1_combout  & (\cpu_inst|datapath|MDR|data [2])) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[2]~8_combout  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & 
// (((\pmem_rdata[2]~input_o  & \cache_inst|control|state.fetch_cline~q )))) # (\cache_inst|datapath|writelogic|comb~1_combout  & (\cpu_inst|datapath|MDR|data [2])) ) )

	.dataa(!\cache_inst|datapath|writelogic|comb~1_combout ),
	.datab(!\cpu_inst|datapath|MDR|data [2]),
	.datac(!\pmem_rdata[2]~input_o ),
	.datad(!\cache_inst|control|state.fetch_cline~q ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux5~0 .lut_mask = 64'h111B111BBB1BBB1B;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[1]~3 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[1]~3_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [9] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [10]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & \cache_inst|datapath|way1|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a1 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [9] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [10] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a1  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [9] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [10]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a1 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [9] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [10] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a1  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [10]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [9]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[1]~3 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[1]~3 .lut_mask = 64'h0203DFCF0302CFDF;
defparam \cache_inst|datapath|wayselector_mux|f[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N10
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[10]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[1]~4 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[1]~4_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [9] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a1  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [9] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a1  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [10] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [9] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a1  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [10]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [10]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [9]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[1]~4 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[1]~4 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[1]~5 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[1]~5_combout  = ( \cache_inst|datapath|wayselector_mux|f[1]~3_combout  & ( \cache_inst|datapath|wayselector_mux|f[1]~4_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[1]~3_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[1]~4_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[1]~3_combout  & ( !\cache_inst|datapath|wayselector_mux|f[1]~4_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )) # 
// (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[1]~3_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[1]~5 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[1]~5 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X15_Y51_N1
stratixiii_io_ibuf \pmem_rdata[1]~input (
	.i(pmem_rdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[1]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[1]~input .bus_hold = "false";
defparam \pmem_rdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N30
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux6~0_combout  = ( \pmem_rdata[1]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & (((\cache_inst|datapath|wayselector_mux|f[1]~5_combout ) # 
// (\cache_inst|control|state.fetch_cline~q )))) # (\cache_inst|datapath|writelogic|comb~1_combout  & (\cpu_inst|datapath|MDR|data [1])) ) ) # ( !\pmem_rdata[1]~input_o  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & 
// (((!\cache_inst|control|state.fetch_cline~q  & \cache_inst|datapath|wayselector_mux|f[1]~5_combout )))) # (\cache_inst|datapath|writelogic|comb~1_combout  & (\cpu_inst|datapath|MDR|data [1])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [1]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~1_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[1]~5_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux6~0 .lut_mask = 64'h05C505C535F535F5;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y21_N30
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[0]~0 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[0]~0_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [7] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [7] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [8] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [6] $ (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [7] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [8]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [8]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [7]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[0]~0 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[0]~0 .lut_mask = 64'h0000F2F10D0EFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y21_N10
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[8]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y21_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y21_N25
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y21_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[0]~1 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[0]~1_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [7] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [7] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [8] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [7] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [8]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [8]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [7]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[0]~1 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[0]~1 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y21_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[0]~2 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[0]~2_combout  = ( \cache_inst|datapath|wayselector_mux|f[0]~0_combout  & ( \cache_inst|datapath|wayselector_mux|f[0]~1_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[0]~0_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[0]~1_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[0]~0_combout  & ( !\cache_inst|datapath|wayselector_mux|f[0]~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )) # 
// (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[0]~0_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[0]~2 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[0]~2 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y21_N8
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux7~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & ((\pmem_rdata[0]~input_o ))) # 
// (\cache_inst|datapath|writelogic|comb~1_combout  & (\cpu_inst|datapath|MDR|data [0])) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( (!\cache_inst|datapath|writelogic|comb~1_combout  & ((\cache_inst|datapath|wayselector_mux|f[0]~2_combout ))) # 
// (\cache_inst|datapath|writelogic|comb~1_combout  & (\cpu_inst|datapath|MDR|data [0])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [0]),
	.datab(!\pmem_rdata[0]~input_o ),
	.datac(!\cache_inst|datapath|writelogic|comb~1_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[0]~2_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|control|state.fetch_cline~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux7~0 .lut_mask = 64'h05F505F535353535;
defparam \cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N22
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[6]~18 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[6]~18_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [19] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a6  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [19] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a6  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [20] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [19] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a6  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [20]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [20]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [19]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[6]~18 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[6]~18 .lut_mask = 64'h0000FF0900F6FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N10
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[20]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y24_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y24_N17
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[0].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[6]~19 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[6]~19_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [19] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a6  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [19] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a6  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [20] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [19] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a6  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [20]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [20]),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [19]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[6]~19 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[6]~19 .lut_mask = 64'h0000F0F90F06FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[6]~20 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[6]~20_combout  = ( \cache_inst|datapath|wayselector_mux|f[6]~18_combout  & ( \cache_inst|datapath|wayselector_mux|f[6]~19_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[6]~18_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[6]~19_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[6]~18_combout  & ( !\cache_inst|datapath|wayselector_mux|f[6]~19_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )) # 
// (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[6]~18_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[6]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[6]~20 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[6]~20 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y24_N28
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[6]~7 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[6]~7_combout  = ( \cache_inst|datapath|wayselector_mux|f[54]~164_combout  & ( \cache_inst|datapath|wayselector_mux|f[22]~68_combout  & ( ((!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[6]~20_combout 
// )) # (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[38]~116_combout )))) # (\cpu_inst|datapath|MAR|data [1]) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[54]~164_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[22]~68_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & (((\cpu_inst|datapath|MAR|data [1])) # (\cache_inst|datapath|wayselector_mux|f[6]~20_combout ))) # (\cpu_inst|datapath|MAR|data [2] & 
// (((!\cpu_inst|datapath|MAR|data [1] & \cache_inst|datapath|wayselector_mux|f[38]~116_combout )))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[54]~164_combout  & ( !\cache_inst|datapath|wayselector_mux|f[22]~68_combout  & ( 
// (!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[6]~20_combout  & (!\cpu_inst|datapath|MAR|data [1]))) # (\cpu_inst|datapath|MAR|data [2] & (((\cache_inst|datapath|wayselector_mux|f[38]~116_combout ) # 
// (\cpu_inst|datapath|MAR|data [1])))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[54]~164_combout  & ( !\cache_inst|datapath|wayselector_mux|f[22]~68_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & 
// (\cache_inst|datapath|wayselector_mux|f[6]~20_combout )) # (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[38]~116_combout ))))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[6]~20_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [2]),
	.datac(!\cpu_inst|datapath|MAR|data [1]),
	.datad(!\cache_inst|datapath|wayselector_mux|f[38]~116_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[54]~164_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[22]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[6]~7 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[6]~7 .lut_mask = 64'h407043734C7C4F7F;
defparam \cpu_inst|datapath|mdrmux|f[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y19_N14
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[148]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[148]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[148]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[148]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[148]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[148]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y19_N15
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[148] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[148]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [148]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[148] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[148] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y19_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[147] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [147]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[147] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[147] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y19_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[70]~210 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[70]~210_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [147] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a70  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [147] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a70  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [148] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [147] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a70  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [148]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [148]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [147]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a70 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[70]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[70]~210 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[70]~210 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[70]~210 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y19_N12
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[148]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[148]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[148]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[148]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[148]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[148]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y19_N13
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[148] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[148]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [148]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[148] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[148] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y19_N37
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[147] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [147]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[147] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[147] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y19_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[70]~211 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[70]~211_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [147] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a70  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [147] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a70  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [148] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [147] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a70  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [148]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [148]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [147]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a70 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[70]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[70]~211 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[70]~211 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[70]~211 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y19_N18
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[70]~212 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[70]~212_combout  = ( \cache_inst|datapath|wayselector_mux|f[70]~211_combout  & ( \cache_inst|datapath|Equal0~0_combout  & ( (\cache_inst|datapath|wayselector_mux|f[70]~210_combout ) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[70]~211_combout  & ( \cache_inst|datapath|Equal0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// \cache_inst|datapath|wayselector_mux|f[70]~210_combout ) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[70]~211_combout  & ( !\cache_inst|datapath|Equal0~0_combout  & ( (((\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout )) # 
// (\cache_inst|datapath|wayselector_mux|f[70]~210_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[70]~211_combout  & ( !\cache_inst|datapath|Equal0~0_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[70]~210_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout )))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[70]~210_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[70]~211_combout ),
	.dataf(!\cache_inst|datapath|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[70]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[70]~212 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[70]~212 .lut_mask = 64'h00A857FF00AA55FF;
defparam \cache_inst|datapath|wayselector_mux|f[70]~212 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y19_N4
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[6]~6 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[6]~6_combout  = ( \cache_inst|datapath|wayselector_mux|f[86]~260_combout  & ( \cache_inst|datapath|wayselector_mux|f[118]~356_combout  & ( ((!\cpu_inst|datapath|MAR|data [2] & 
// (\cache_inst|datapath|wayselector_mux|f[70]~212_combout )) # (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[102]~308_combout )))) # (\cpu_inst|datapath|MAR|data [1]) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[86]~260_combout  & ( \cache_inst|datapath|wayselector_mux|f[118]~356_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[70]~212_combout  & ((!\cpu_inst|datapath|MAR|data [1])))) 
// # (\cpu_inst|datapath|MAR|data [2] & (((\cpu_inst|datapath|MAR|data [1]) # (\cache_inst|datapath|wayselector_mux|f[102]~308_combout )))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[86]~260_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[118]~356_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & (((\cpu_inst|datapath|MAR|data [1])) # (\cache_inst|datapath|wayselector_mux|f[70]~212_combout ))) # (\cpu_inst|datapath|MAR|data [2] & 
// (((\cache_inst|datapath|wayselector_mux|f[102]~308_combout  & !\cpu_inst|datapath|MAR|data [1])))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[86]~260_combout  & ( !\cache_inst|datapath|wayselector_mux|f[118]~356_combout  & ( 
// (!\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[70]~212_combout )) # (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[102]~308_combout ))))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[70]~212_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [2]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[102]~308_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [1]),
	.datae(!\cache_inst|datapath|wayselector_mux|f[86]~260_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[118]~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[6]~6 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[6]~6 .lut_mask = 64'h470047CC473347FF;
defparam \cpu_inst|datapath|mdrmux|f[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y19_N8
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[6]~8 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[6]~8_combout  = ( \cpu_inst|datapath|mdrmux|f[6]~6_combout  & ( \cpu_inst|control|WideOr25~1_combout  & ( !\cpu_inst|datapath|alu_inst|Selector9~7_combout  ) ) ) # ( !\cpu_inst|datapath|mdrmux|f[6]~6_combout  & ( 
// \cpu_inst|control|WideOr25~1_combout  & ( !\cpu_inst|datapath|alu_inst|Selector9~7_combout  ) ) ) # ( \cpu_inst|datapath|mdrmux|f[6]~6_combout  & ( !\cpu_inst|control|WideOr25~1_combout  & ( (\cpu_inst|datapath|mdrmux|f[6]~7_combout ) # 
// (\cpu_inst|datapath|MAR|data [3]) ) ) ) # ( !\cpu_inst|datapath|mdrmux|f[6]~6_combout  & ( !\cpu_inst|control|WideOr25~1_combout  & ( (!\cpu_inst|datapath|MAR|data [3] & \cpu_inst|datapath|mdrmux|f[6]~7_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [3]),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|mdrmux|f[6]~7_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector9~7_combout ),
	.datae(!\cpu_inst|datapath|mdrmux|f[6]~6_combout ),
	.dataf(!\cpu_inst|control|WideOr25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[6]~8 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[6]~8 .lut_mask = 64'h0A0A5F5FFF00FF00;
defparam \cpu_inst|datapath|mdrmux|f[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y19_N9
dffeas \cpu_inst|datapath|MDR|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[6]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[1]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[6] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y19_N63
stratixiii_io_ibuf \pmem_rdata[70]~input (
	.i(pmem_rdata[70]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[70]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[70]~input .bus_hold = "false";
defparam \pmem_rdata[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y19_N30
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux1~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[70]~212_combout  & ( (!\cache_inst|datapath|writelogic|comb~12_combout  & (((!\cache_inst|control|state.fetch_cline~q ) # 
// (\pmem_rdata[70]~input_o )))) # (\cache_inst|datapath|writelogic|comb~12_combout  & (\cpu_inst|datapath|MDR|data [6])) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[70]~212_combout  & ( (!\cache_inst|datapath|writelogic|comb~12_combout  & 
// (((\pmem_rdata[70]~input_o  & \cache_inst|control|state.fetch_cline~q )))) # (\cache_inst|datapath|writelogic|comb~12_combout  & (\cpu_inst|datapath|MDR|data [6])) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [6]),
	.datab(!\pmem_rdata[70]~input_o ),
	.datac(!\cache_inst|control|state.fetch_cline~q ),
	.datad(!\cache_inst|datapath|writelogic|comb~12_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[70]~212_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux1~0 .lut_mask = 64'h0355F3550355F355;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[69]~207 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[69]~207_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [145] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a69  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [145] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a69  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [146] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [145] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a69  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [146]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [146]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [145]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a69 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[69]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[69]~207 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[69]~207 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[69]~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N4
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[146]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[146]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[146]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[146]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[146]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[146]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y22_N5
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[146] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[146]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [146]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[146] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[146] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N14
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[145]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[145]~feeder_combout  = ( \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[145]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[145]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[145]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[145]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y22_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[145] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[145]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [145]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[145] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[145] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N16
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[69]~208 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[69]~208_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a69  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [145] ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a69  & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [145] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [146]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a69  & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [145] & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [146] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [146]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a69 ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [145]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[69]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[69]~208 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[69]~208 .lut_mask = 64'h00005154AEABFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[69]~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N20
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[69]~209 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[69]~209_combout  = ( \cache_inst|datapath|wayselector_mux|f[69]~207_combout  & ( \cache_inst|datapath|wayselector_mux|f[69]~208_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[69]~207_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[69]~208_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[69]~207_combout  & ( !\cache_inst|datapath|wayselector_mux|f[69]~208_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[69]~207_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[69]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[69]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[69]~209 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[69]~209 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[69]~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N6
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux2~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[69]~209_combout  & ( (!\cache_inst|datapath|writelogic|comb~12_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[69]~input_o )))) # (\cache_inst|datapath|writelogic|comb~12_combout  & (((\cpu_inst|datapath|MDR|data [5])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[69]~209_combout  & ( (!\cache_inst|datapath|writelogic|comb~12_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[69]~input_o )))) # (\cache_inst|datapath|writelogic|comb~12_combout  & (((\cpu_inst|datapath|MDR|data [5])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cpu_inst|datapath|MDR|data [5]),
	.datac(!\pmem_rdata[69]~input_o ),
	.datad(!\cache_inst|datapath|writelogic|comb~12_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[69]~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux2~0 .lut_mask = 64'h05330533AF33AF33;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N6
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[66]~198 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[66]~198_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [139] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a66  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [139] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a66  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [140] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [139] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a66  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [140]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [140]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [139]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a66 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[66]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[66]~198 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[66]~198 .lut_mask = 64'h0000FF2100DEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[66]~198 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N18
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[140]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[140]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[140]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[140]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[140]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[140]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y16_N19
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[140] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[140]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [140]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[140] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[140] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y21_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[139] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [139]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[139] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[139] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N32
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[66]~199 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[66]~199_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [139] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a66  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [139] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a66  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [140] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [139] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a66  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [140]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [140]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [139]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a66 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[66]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[66]~199 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[66]~199 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[66]~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[66]~200 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[66]~200_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[66]~198_combout )) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[66]~199_combout ))) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|datapath|hit0~0_combout  & 
// ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[66]~198_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[66]~199_combout ))))) # 
// (\cache_inst|datapath|hit0~0_combout  & (((\cache_inst|datapath|wayselector_mux|f[66]~199_combout )))) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// (\cache_inst|datapath|wayselector_mux|f[66]~198_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[66]~199_combout ))) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( 
// !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[66]~198_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[66]~199_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[66]~198_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[66]~199_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[66]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[66]~200 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[66]~200 .lut_mask = 64'h0C3F0C3F087F0C3F;
defparam \cache_inst|datapath|wayselector_mux|f[66]~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y21_N24
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux5~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[66]~200_combout  & ( (!\cache_inst|datapath|writelogic|comb~12_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[66]~input_o )))) # (\cache_inst|datapath|writelogic|comb~12_combout  & (((\cpu_inst|datapath|MDR|data [2])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[66]~200_combout  & ( (!\cache_inst|datapath|writelogic|comb~12_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[66]~input_o ))) # (\cache_inst|datapath|writelogic|comb~12_combout  & (((\cpu_inst|datapath|MDR|data [2])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\pmem_rdata[66]~input_o ),
	.datac(!\cpu_inst|datapath|MDR|data [2]),
	.datad(!\cache_inst|datapath|writelogic|comb~12_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[66]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux5~0 .lut_mask = 64'h110F110FBB0FBB0F;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y15_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[65]~196 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[65]~196_combout  = ( \cache_inst|datapath|way0|data|data~0_combout  & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a65  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [138] & 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [137]) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a65  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [138]) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [137]) ) ) ) # ( \cache_inst|datapath|way0|data|data~0_combout  & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a65  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [137] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [138]) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data~0_combout  & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a65  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [137] & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [138]) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [137]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [138]),
	.datae(!\cache_inst|datapath|way0|data|data~0_combout ),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[65]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[65]~196 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[65]~196 .lut_mask = 64'h3300332133FF337B;
defparam \cache_inst|datapath|wayselector_mux|f[65]~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y14_N0
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[138]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[138]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[138]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[138]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[138]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[138]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y14_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[138] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[138]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [138]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[138] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[138] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N5
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[137] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [137]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[137] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[137] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y15_N4
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[65]~195 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[65]~195_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [137] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a65  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [137] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a65  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [138] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [137] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a65  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [138]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [138]),
	.datac(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [137]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[65]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[65]~195 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[65]~195 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[65]~195 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y15_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[65]~197 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[65]~197_combout  = ( \cache_inst|datapath|wayselector_mux|f[65]~195_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( ((!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # 
// (\cache_inst|datapath|Equal0~0_combout )))) # (\cache_inst|datapath|wayselector_mux|f[65]~196_combout ) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[65]~195_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( 
// (\cache_inst|datapath|wayselector_mux|f[65]~196_combout  & (((\cache_inst|datapath|hit0~1_combout  & !\cache_inst|datapath|Equal0~0_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ))) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[65]~195_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout ) # (\cache_inst|datapath|wayselector_mux|f[65]~196_combout ) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[65]~195_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[65]~196_combout ) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|Equal0~0_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[65]~196_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[65]~195_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[65]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[65]~197 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[65]~197 .lut_mask = 64'h0033CCFF00738CFF;
defparam \cache_inst|datapath|wayselector_mux|f[65]~197 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y15_N12
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux6~0_combout  = ( \cpu_inst|datapath|MDR|data [1] & ( ((!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[65]~197_combout ))) # 
// (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[65]~input_o ))) # (\cache_inst|datapath|writelogic|comb~12_combout ) ) ) # ( !\cpu_inst|datapath|MDR|data [1] & ( (!\cache_inst|datapath|writelogic|comb~12_combout  & 
// ((!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[65]~197_combout ))) # (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[65]~input_o )))) ) )

	.dataa(!\pmem_rdata[65]~input_o ),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\cache_inst|datapath|writelogic|comb~12_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[65]~197_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MDR|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux6~0 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[64]~192 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[64]~192_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [135] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a64  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [135] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a64  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [136] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [135] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a64  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [136]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [136]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [135]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a64 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[64]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[64]~192 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[64]~192 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[64]~192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N4
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[136]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[136]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[136]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[136]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[136]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[136]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N5
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[136] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[136]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [136]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[136] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[136] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[135] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [135]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[135] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[135] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y16_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[64]~193 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[64]~193_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [135] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a64  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [135] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a64  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [136] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [135] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a64  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [136]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [136]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [135]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a64 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[64]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[64]~193 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[64]~193 .lut_mask = 64'h0000AEAB5154FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[64]~193 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y16_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[64]~194 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[64]~194_combout  = ( \cache_inst|datapath|wayselector_mux|f[64]~192_combout  & ( \cache_inst|datapath|wayselector_mux|f[64]~193_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[64]~192_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[64]~193_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[64]~192_combout  & ( !\cache_inst|datapath|wayselector_mux|f[64]~193_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[64]~192_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[64]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[64]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[64]~194 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[64]~194 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[64]~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N14
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux7~0_combout  = ( \cache_inst|datapath|writelogic|comb~12_combout  & ( \cpu_inst|datapath|MDR|data [0] ) ) # ( !\cache_inst|datapath|writelogic|comb~12_combout  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & ((\cache_inst|datapath|wayselector_mux|f[64]~194_combout ))) # (\cache_inst|control|state.fetch_cline~q  & (\pmem_rdata[64]~input_o )) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [0]),
	.datab(!\cache_inst|control|state.fetch_cline~q ),
	.datac(!\pmem_rdata[64]~input_o ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[64]~194_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux7~0 .lut_mask = 64'h03CF03CF55555555;
defparam \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y21_N5
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[133] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [133]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[133] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[133] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y17_N4
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[134]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[134]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[134]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[134]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[134]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[134]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[134] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[134]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [134]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[134] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[134] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y21_N4
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[63]~189 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[63]~189_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [133] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [134] & ( ((\cache_inst|datapath|way1|data|data~0_combout  & 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63~portbdataout ) ) ) ) # ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [133] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [134] & ( (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63~portbdataout  & ((!\cache_inst|datapath|way1|data|data~0_combout 
// ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [133] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [134] ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [133]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [134]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[63]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[63]~189 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[63]~189 .lut_mask = 64'h0000FFFF00DE21FF;
defparam \cache_inst|datapath|wayselector_mux|f[63]~189 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y17_N10
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[134]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[134]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[134]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[134]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[134]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[134]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[134] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[134]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [134]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[134] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[134] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y21_N7
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[133] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [133]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[133] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[133] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[63]~190 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[63]~190_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [133] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63~portbdataout  ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [133] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [134] & ((!\cache_inst|datapath|way0|data|data~0_combout 
// ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [133] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [134]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] 
// $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [134]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [133]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[63]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[63]~190 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[63]~190 .lut_mask = 64'h0000FF0900F6FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[63]~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[63]~191 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[63]~191_combout  = ( \cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[63]~189_combout )) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[63]~190_combout ))) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( \cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  
// & ((!\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|wayselector_mux|f[63]~189_combout )) # (\cache_inst|datapath|hit0~1_combout  & ((\cache_inst|datapath|wayselector_mux|f[63]~190_combout ))))) # 
// (\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((\cache_inst|datapath|wayselector_mux|f[63]~190_combout )))) ) ) ) # ( \cache_inst|datapath|Equal0~0_combout  & ( !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout 
//  & (\cache_inst|datapath|wayselector_mux|f[63]~189_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((\cache_inst|datapath|wayselector_mux|f[63]~190_combout ))) ) ) ) # ( !\cache_inst|datapath|Equal0~0_combout  & ( 
// !\cache_inst|datapath|hit0~0_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[63]~189_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout  & 
// ((\cache_inst|datapath|wayselector_mux|f[63]~190_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[63]~189_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[63]~190_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|Equal0~0_combout ),
	.dataf(!\cache_inst|datapath|hit0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[63]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[63]~191 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[63]~191 .lut_mask = 64'h47474747470F4747;
defparam \cache_inst|datapath|wayselector_mux|f[63]~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N38
stratixiii_lcell_comb \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux0~0_combout  = ( \cache_inst|datapath|wayselector_mux|f[63]~191_combout  & ( (!\cache_inst|datapath|writelogic|comb~10_combout  & ((!\cache_inst|control|state.fetch_cline~q ) # 
// ((\pmem_rdata[63]~input_o )))) # (\cache_inst|datapath|writelogic|comb~10_combout  & (((\cpu_inst|datapath|MDR|data [15])))) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[63]~191_combout  & ( (!\cache_inst|datapath|writelogic|comb~10_combout  & 
// (\cache_inst|control|state.fetch_cline~q  & ((\pmem_rdata[63]~input_o )))) # (\cache_inst|datapath|writelogic|comb~10_combout  & (((\cpu_inst|datapath|MDR|data [15])))) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cache_inst|datapath|writelogic|comb~10_combout ),
	.datac(!\cpu_inst|datapath|MDR|data [15]),
	.datad(!\pmem_rdata[63]~input_o ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[63]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux0~0 .lut_mask = 64'h034703478BCF8BCF;
defparam \cache_inst|datapath|writelogic|module_instant_loop[3].writelogic_highbyte|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[74]~222 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[74]~222_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [155] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a74  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [155] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a74  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [156] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [155] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a74  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [156]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [156]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [155]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a74 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[74]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[74]~222 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[74]~222 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[74]~222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N38
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[156]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[156]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[156]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[156]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[156]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[156]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y19_N39
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[156] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[156]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [156]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[156] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[156] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N22
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[155]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[155]~feeder_combout  = ( \cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_highbyte|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[155]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[155]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[155]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[155]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y19_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[155] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[155]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [155]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[155] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[155] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[74]~223 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[74]~223_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a74  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [156] & 
// ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]) # (!\cache_inst|datapath|way0|data|data~0_combout )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [155]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a74  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [156] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [155]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a74  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [155] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [156]) # ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & \cache_inst|datapath|way0|data|data~0_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a74  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [155] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [156]) # ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// \cache_inst|datapath|way0|data|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [156]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [155]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a74 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[74]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[74]~223 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[74]~223 .lut_mask = 64'h00AE00AB51FF54FF;
defparam \cache_inst|datapath|wayselector_mux|f[74]~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[74]~224 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[74]~224_combout  = ( \cache_inst|datapath|wayselector_mux|f[74]~222_combout  & ( \cache_inst|datapath|wayselector_mux|f[74]~223_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[74]~222_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[74]~223_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[74]~222_combout  & ( !\cache_inst|datapath|wayselector_mux|f[74]~223_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[74]~222_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[74]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[74]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[74]~224 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[74]~224 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[74]~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N6
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[10]~19 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[10]~19_combout  = ( \cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[106]~320_combout  & ( (!\cpu_inst|datapath|MAR|data [1]) # (\cache_inst|datapath|wayselector_mux|f[122]~368_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[106]~320_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[74]~224_combout )) # (\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[90]~272_combout ))) ) ) ) # ( \cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[106]~320_combout  & ( (\cpu_inst|datapath|MAR|data [1] & 
// \cache_inst|datapath|wayselector_mux|f[122]~368_combout ) ) ) ) # ( !\cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[106]~320_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[74]~224_combout )) # (\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[90]~272_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[74]~224_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [1]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[122]~368_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[90]~272_combout ),
	.datae(!\cpu_inst|datapath|MAR|data [2]),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[106]~320_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[10]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[10]~19 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[10]~19 .lut_mask = 64'h447703034477CFCF;
defparam \cpu_inst|datapath|mdrmux|f[10]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y21_N14
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[10]~18 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[10]~18_combout  = ( \cache_inst|datapath|wayselector_mux|f[58]~176_combout  & ( \cpu_inst|datapath|MAR|data [2] & ( (\cpu_inst|datapath|MAR|data [1]) # (\cache_inst|datapath|wayselector_mux|f[42]~128_combout ) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[58]~176_combout  & ( \cpu_inst|datapath|MAR|data [2] & ( (\cache_inst|datapath|wayselector_mux|f[42]~128_combout  & !\cpu_inst|datapath|MAR|data [1]) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[58]~176_combout  
// & ( !\cpu_inst|datapath|MAR|data [2] & ( (!\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[10]~32_combout ))) # (\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[26]~80_combout )) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[58]~176_combout  & ( !\cpu_inst|datapath|MAR|data [2] & ( (!\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[10]~32_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[26]~80_combout )) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[26]~80_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[42]~128_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[10]~32_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [1]),
	.datae(!\cache_inst|datapath|wayselector_mux|f[58]~176_combout ),
	.dataf(!\cpu_inst|datapath|MAR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[10]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[10]~18 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[10]~18 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu_inst|datapath|mdrmux|f[10]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y19_N18
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[10]~20 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[10]~20_combout  = ( \cpu_inst|datapath|MDR|data[10]~0_combout  & ( \cpu_inst|datapath|alu_inst|Selector5~1_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & (\cpu_inst|datapath|mdrmux|f[10]~19_combout )) # 
// (\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|alu_inst|Selector13~5_combout ))) ) ) ) # ( !\cpu_inst|datapath|MDR|data[10]~0_combout  & ( \cpu_inst|datapath|alu_inst|Selector5~1_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & 
// \cpu_inst|datapath|mdrmux|f[10]~18_combout ) ) ) ) # ( \cpu_inst|datapath|MDR|data[10]~0_combout  & ( !\cpu_inst|datapath|alu_inst|Selector5~1_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & (\cpu_inst|datapath|mdrmux|f[10]~19_combout )) # 
// (\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|alu_inst|Selector13~5_combout ))) ) ) ) # ( !\cpu_inst|datapath|MDR|data[10]~0_combout  & ( !\cpu_inst|datapath|alu_inst|Selector5~1_combout  & ( (\cpu_inst|datapath|mdrmux|f[10]~18_combout ) 
// # (\cpu_inst|control|WideOr25~1_combout ) ) ) )

	.dataa(!\cpu_inst|control|WideOr25~1_combout ),
	.datab(!\cpu_inst|datapath|mdrmux|f[10]~19_combout ),
	.datac(!\cpu_inst|datapath|mdrmux|f[10]~18_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector13~5_combout ),
	.datae(!\cpu_inst|datapath|MDR|data[10]~0_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[10]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[10]~20 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[10]~20 .lut_mask = 64'h5F5F77220A0A7722;
defparam \cpu_inst|datapath|mdrmux|f[10]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y19_N19
dffeas \cpu_inst|datapath|MDR|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[10]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[0]~1_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[10] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N4
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux5~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux5~0_combout  = ( \cpu_inst|datapath|MDR|data [10] & ( !\cpu_inst|control|state.ldb2~q  ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.ldb2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MDR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux5~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux5~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cpu_inst|datapath|mdrOutModifier|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N5
dffeas \cpu_inst|datapath|IR|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrOutModifier|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[10] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N34
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~384 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~384_combout  = ( \cpu_inst|control|WideOr13~0_combout  & ( !\cpu_inst|control|WideOr13~2_combout  & ( (\cpu_inst|datapath|IR|data [9] & (\cpu_inst|datapath|IR|data [11] & !\cpu_inst|datapath|IR|data [10])) ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [9]),
	.datab(!\cpu_inst|datapath|IR|data [11]),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|IR|data [10]),
	.datae(!\cpu_inst|control|WideOr13~0_combout ),
	.dataf(!\cpu_inst|control|WideOr13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~384 .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~384 .lut_mask = 64'h0000110000000000;
defparam \cpu_inst|datapath|regfile_inst|data~384 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y25_N37
dffeas \cpu_inst|datapath|regfile_inst|data~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~81 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~81 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N0
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~176 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~176_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|regfile_inst|data~1_q  & !\cpu_inst|datapath|IR|data [2])))) # (\cpu_inst|datapath|IR|data [0] & 
// (((\cpu_inst|datapath|IR|data [2])) # (\cpu_inst|datapath|regfile_inst|data~17_q )))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|regfile_inst|data~33_q  & !\cpu_inst|datapath|IR|data [2])))) # 
// (\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|IR|data [2])) # (\cpu_inst|datapath|regfile_inst|data~49_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~49_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~17_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~33_q ),
	.datad(!\cpu_inst|datapath|IR|data [0]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|IR|data [2]),
	.datag(!\cpu_inst|datapath|regfile_inst|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~176 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~176 .lut_mask = 64'h0F330F5500FF00FF;
defparam \cpu_inst|datapath|regfile_inst|data~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N8
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~180 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~180_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|regfile_inst|data~176_combout ))))) # (\cpu_inst|datapath|IR|data [2] & 
// ((!\cpu_inst|datapath|regfile_inst|data~176_combout  & (((\cpu_inst|datapath|regfile_inst|data~65_q )))) # (\cpu_inst|datapath|regfile_inst|data~176_combout  & (\cpu_inst|datapath|regfile_inst|data~81_q )))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( 
// (!\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|regfile_inst|data~176_combout ))))) # (\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|regfile_inst|data~176_combout  & (\cpu_inst|datapath|regfile_inst|data~97_q )) # 
// (\cpu_inst|datapath|regfile_inst|data~176_combout  & ((\cpu_inst|datapath|regfile_inst|data~113_q )))))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [2]),
	.datab(!\cpu_inst|datapath|regfile_inst|data~81_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~97_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~176_combout ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~113_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~180 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~180 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \cpu_inst|datapath|regfile_inst|data~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N28
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux14~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux14~0_combout  = ( \cpu_inst|control|WideOr8~combout  & ( \cpu_inst|datapath|IR|data [0] ) ) # ( !\cpu_inst|control|WideOr8~combout  & ( \cpu_inst|datapath|regfile_inst|data~180_combout  ) )

	.dataa(!\cpu_inst|datapath|IR|data [0]),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~180_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|control|WideOr8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux14~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux14~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \cpu_inst|datapath|alumux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N6
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~7 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~7_combout  = ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~188_combout ))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// (\cpu_inst|datapath|regfile_inst|data~196_combout )) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~196_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~188_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~7 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~7 .lut_mask = 64'h05AF05AF00000000;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N30
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector14~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector14~0_combout  = ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & \cpu_inst|datapath|alu_inst|Equal0~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector14~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector14~0 .lut_mask = 64'h000F000F00000000;
defparam \cpu_inst|datapath|alu_inst|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N26
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector14~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector14~5_combout  = ( \cpu_inst|control|Selector4~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & (!\cpu_inst|control|Selector3~1_combout  & !\cpu_inst|datapath|regfile_inst|data~188_combout )) ) ) # ( 
// !\cpu_inst|control|Selector4~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & (\cpu_inst|datapath|regfile_inst|data~188_combout  & ((!\cpu_inst|control|Selector3~1_combout ) # (\cpu_inst|datapath|alumux|Mux14~1_combout )))) ) )

	.dataa(!\cpu_inst|control|state.s_shf~q ),
	.datab(!\cpu_inst|control|Selector3~1_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~188_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector14~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector14~5 .lut_mask = 64'h008A008A88008800;
defparam \cpu_inst|datapath|alu_inst|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y24_N14
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~28 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~28_combout  = ( \cpu_inst|datapath|regfile_inst|data~148_combout  & ( (\cpu_inst|datapath|regfile_inst|data~188_combout ) # (\cpu_inst|datapath|alumux|Mux14~1_combout ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~148_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & \cpu_inst|datapath|regfile_inst|data~188_combout ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|regfile_inst|data~188_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~148_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~28 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~28 .lut_mask = 64'h00AA55FF00AA55FF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y24_N2
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~27 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~27_combout  = ( \cpu_inst|datapath|regfile_inst|data~164_combout  & ( \cpu_inst|datapath|regfile_inst|data~140_combout  ) ) # ( !\cpu_inst|datapath|regfile_inst|data~164_combout  & ( 
// \cpu_inst|datapath|regfile_inst|data~140_combout  & ( \cpu_inst|datapath|alumux|Mux14~1_combout  ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~164_combout  & ( !\cpu_inst|datapath|regfile_inst|data~140_combout  & ( 
// !\cpu_inst|datapath|alumux|Mux14~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~164_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~27 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~27 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N0
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~3_combout  = ( \cpu_inst|datapath|regfile_inst|data~332_combout  & ( \cpu_inst|datapath|regfile_inst|data~340_combout  ) ) # ( !\cpu_inst|datapath|regfile_inst|data~332_combout  & ( 
// \cpu_inst|datapath|regfile_inst|data~340_combout  & ( !\cpu_inst|datapath|alumux|Mux14~1_combout  ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~332_combout  & ( !\cpu_inst|datapath|regfile_inst|data~340_combout  & ( 
// \cpu_inst|datapath|alumux|Mux14~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|regfile_inst|data~332_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~3 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N16
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~9 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout  = ( \cpu_inst|datapath|regfile_inst|data~316_combout  & ( (\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~348_combout ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~316_combout  & ( (\cpu_inst|datapath|regfile_inst|data~348_combout  & !\cpu_inst|datapath|alumux|Mux14~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~348_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~9 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~9 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N4
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector14~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector14~4_combout  = ( \cpu_inst|datapath|alumux|Mux15~0_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftLeft0~27_combout ) # (\cpu_inst|datapath|alumux|Mux13~1_combout ) 
// ) ) ) # ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~28_combout )) # 
// (\cpu_inst|datapath|alumux|Mux13~1_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~3_combout ))) ) ) ) # ( \cpu_inst|datapath|alumux|Mux15~0_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux13~1_combout  & \cpu_inst|datapath|alu_inst|ShiftLeft0~27_combout ) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout 
//  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~28_combout )) # (\cpu_inst|datapath|alumux|Mux13~1_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~3_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftLeft0~28_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~27_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~3_combout ),
	.datae(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector14~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector14~4 .lut_mask = 64'h22770A0A22775F5F;
defparam \cpu_inst|datapath|alu_inst|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N20
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector14~6 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector14~6_combout  = ( !\cpu_inst|datapath|alu_inst|Selector14~5_combout  & ( \cpu_inst|datapath|alu_inst|Selector14~4_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector10~6_combout  & 
// ((!\cpu_inst|datapath|alu_inst|ShiftLeft0~7_combout ) # (!\cpu_inst|datapath|alu_inst|Selector14~0_combout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector14~5_combout  & ( !\cpu_inst|datapath|alu_inst|Selector14~4_combout  & ( 
// (!\cpu_inst|datapath|alu_inst|ShiftLeft0~7_combout ) # (!\cpu_inst|datapath|alu_inst|Selector14~0_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector10~6_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftLeft0~7_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|alu_inst|Selector14~0_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector14~5_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector14~6 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector14~6 .lut_mask = 64'hFFCC0000AA880000;
defparam \cpu_inst|datapath|alu_inst|Selector14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N10
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight1~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight1~3_combout  = ( \cpu_inst|datapath|regfile_inst|data~308_combout  & ( \cpu_inst|datapath|regfile_inst|data~372_combout  & ( ((!\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// (\cpu_inst|datapath|regfile_inst|data~324_combout )) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~300_combout )))) # (\cpu_inst|datapath|alumux|Mux14~1_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~308_combout  & ( \cpu_inst|datapath|regfile_inst|data~372_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~324_combout  & ((!\cpu_inst|datapath|alumux|Mux14~1_combout 
// )))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (((\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~300_combout )))) ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~308_combout  & ( 
// !\cpu_inst|datapath|regfile_inst|data~372_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (((\cpu_inst|datapath|alumux|Mux14~1_combout )) # (\cpu_inst|datapath|regfile_inst|data~324_combout ))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// (((\cpu_inst|datapath|regfile_inst|data~300_combout  & !\cpu_inst|datapath|alumux|Mux14~1_combout )))) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~308_combout  & ( !\cpu_inst|datapath|regfile_inst|data~372_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux14~1_combout  & ((!\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~324_combout )) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~300_combout ))))) ) 
// ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~324_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~300_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~308_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~3 .lut_mask = 64'h270027AA275527FF;
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N24
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector14~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector14~2_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( \cpu_inst|datapath|alu_inst|ShiftRight0~0_combout  & ( (\cpu_inst|datapath|alu_inst|Equal0~1_combout  & ((\cpu_inst|datapath|alumux|Mux13~1_combout 
// ) # (\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( \cpu_inst|datapath|alu_inst|ShiftRight0~0_combout  & ( (\cpu_inst|datapath|alumux|Mux12~1_combout  & 
// (\cpu_inst|datapath|alu_inst|Equal0~1_combout  & ((\cpu_inst|datapath|alumux|Mux13~1_combout ) # (\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout )))) ) ) ) # ( \cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( 
// !\cpu_inst|datapath|alu_inst|ShiftRight0~0_combout  & ( (\cpu_inst|datapath|alu_inst|Equal0~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout  & !\cpu_inst|datapath|alumux|Mux13~1_combout )) ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftRight0~0_combout  & ( (\cpu_inst|datapath|alumux|Mux12~1_combout  & (\cpu_inst|datapath|alu_inst|Equal0~1_combout  & 
// (\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout  & !\cpu_inst|datapath|alumux|Mux13~1_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector14~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector14~2 .lut_mask = 64'h0100030001110333;
defparam \cpu_inst|datapath|alu_inst|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N2
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector14~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector14~3_combout  = ( \cpu_inst|datapath|alu_inst|Selector14~2_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  ) ) # ( !\cpu_inst|datapath|alu_inst|Selector14~2_combout  & ( 
// (!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & (!\cpu_inst|datapath|alu_inst|ShiftRight0~3_combout  & \cpu_inst|datapath|alu_inst|Selector10~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftRight0~3_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector14~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector14~3 .lut_mask = 64'h00C000C0CCCCCCCC;
defparam \cpu_inst|datapath|alu_inst|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N36
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector14~7 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector14~7_combout  = ( !\cpu_inst|datapath|alu_inst|Selector14~3_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector14~1_combout  & (\cpu_inst|datapath|alu_inst|Selector14~6_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~5_sumout )))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector14~1_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Add0~5_sumout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector14~6_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector14~7 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector14~7 .lut_mask = 64'h00A800A800000000;
defparam \cpu_inst|datapath|alu_inst|Selector14~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N28
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[9]~16 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[9]~16_combout  = ( \cache_inst|datapath|wayselector_mux|f[73]~221_combout  & ( \cache_inst|datapath|wayselector_mux|f[105]~317_combout  & ( (!\cpu_inst|datapath|MAR|data [1]) # ((!\cpu_inst|datapath|MAR|data [2] & 
// (\cache_inst|datapath|wayselector_mux|f[89]~269_combout )) # (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[121]~365_combout )))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[73]~221_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[105]~317_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (\cpu_inst|datapath|MAR|data [2])) # (\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & 
// (\cache_inst|datapath|wayselector_mux|f[89]~269_combout )) # (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[121]~365_combout ))))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[73]~221_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[105]~317_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (!\cpu_inst|datapath|MAR|data [2])) # (\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & 
// (\cache_inst|datapath|wayselector_mux|f[89]~269_combout )) # (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[121]~365_combout ))))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[73]~221_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[105]~317_combout  & ( (\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[89]~269_combout )) # (\cpu_inst|datapath|MAR|data [2] & 
// ((\cache_inst|datapath|wayselector_mux|f[121]~365_combout ))))) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cpu_inst|datapath|MAR|data [2]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[89]~269_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[121]~365_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[73]~221_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[105]~317_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[9]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[9]~16 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[9]~16 .lut_mask = 64'h04158C9D2637AEBF;
defparam \cpu_inst|datapath|mdrmux|f[9]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N14
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[9]~15 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[9]~15_combout  = ( \cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[57]~173_combout  & ( (\cache_inst|datapath|wayselector_mux|f[41]~125_combout ) # (\cpu_inst|datapath|MAR|data [1]) ) ) ) # ( 
// !\cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[57]~173_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[9]~29_combout )) # (\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[25]~77_combout ))) ) ) ) # ( \cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[57]~173_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & 
// \cache_inst|datapath|wayselector_mux|f[41]~125_combout ) ) ) ) # ( !\cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[57]~173_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[9]~29_combout 
// )) # (\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[25]~77_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[9]~29_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [1]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[25]~77_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[41]~125_combout ),
	.datae(!\cpu_inst|datapath|MAR|data [2]),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[57]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[9]~15 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[9]~15 .lut_mask = 64'h474700CC474733FF;
defparam \cpu_inst|datapath|mdrmux|f[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y23_N34
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[9]~17 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[9]~17_combout  = ( \cpu_inst|datapath|MDR|data[10]~0_combout  & ( \cpu_inst|datapath|mdrmux|f[9]~15_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & ((\cpu_inst|datapath|mdrmux|f[9]~16_combout ))) # 
// (\cpu_inst|control|WideOr25~1_combout  & (!\cpu_inst|datapath|alu_inst|Selector14~7_combout )) ) ) ) # ( !\cpu_inst|datapath|MDR|data[10]~0_combout  & ( \cpu_inst|datapath|mdrmux|f[9]~15_combout  & ( (!\cpu_inst|control|WideOr25~1_combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector6~3_combout ) ) ) ) # ( \cpu_inst|datapath|MDR|data[10]~0_combout  & ( !\cpu_inst|datapath|mdrmux|f[9]~15_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & ((\cpu_inst|datapath|mdrmux|f[9]~16_combout ))) # 
// (\cpu_inst|control|WideOr25~1_combout  & (!\cpu_inst|datapath|alu_inst|Selector14~7_combout )) ) ) ) # ( !\cpu_inst|datapath|MDR|data[10]~0_combout  & ( !\cpu_inst|datapath|mdrmux|f[9]~15_combout  & ( (\cpu_inst|control|WideOr25~1_combout  & 
// !\cpu_inst|datapath|alu_inst|Selector6~3_combout ) ) ) )

	.dataa(!\cpu_inst|control|WideOr25~1_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector14~7_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector6~3_combout ),
	.datad(!\cpu_inst|datapath|mdrmux|f[9]~16_combout ),
	.datae(!\cpu_inst|datapath|MDR|data[10]~0_combout ),
	.dataf(!\cpu_inst|datapath|mdrmux|f[9]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[9]~17 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[9]~17 .lut_mask = 64'h505044EEFAFA44EE;
defparam \cpu_inst|datapath|mdrmux|f[9]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y23_N35
dffeas \cpu_inst|datapath|MDR|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[9]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[0]~1_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[9] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N32
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux6~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux6~0_combout  = ( !\cpu_inst|control|state.ldb2~q  & ( \cpu_inst|datapath|MDR|data [9] ) )

	.dataa(!\cpu_inst|datapath|MDR|data [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.ldb2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux6~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux6~0 .lut_mask = 64'h5555555500000000;
defparam \cpu_inst|datapath|mdrOutModifier|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y25_N17
dffeas \cpu_inst|datapath|IR|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|mdrOutModifier|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[9] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N36
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~391 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~391_combout  = ( \cpu_inst|datapath|IR|data [11] & ( (!\cpu_inst|control|WideOr13~2_combout  & (!\cpu_inst|datapath|IR|data [9] & (\cpu_inst|datapath|IR|data [10] & \cpu_inst|control|WideOr13~0_combout ))) ) )

	.dataa(!\cpu_inst|control|WideOr13~2_combout ),
	.datab(!\cpu_inst|datapath|IR|data [9]),
	.datac(!\cpu_inst|datapath|IR|data [10]),
	.datad(!\cpu_inst|control|WideOr13~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~391 .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~391 .lut_mask = 64'h0000000000080008;
defparam \cpu_inst|datapath|regfile_inst|data~391 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y23_N9
dffeas \cpu_inst|datapath|regfile_inst|data~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~111 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \cpu_inst|datapath|regfile_inst|data~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~127 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N13
dffeas \cpu_inst|datapath|regfile_inst|data~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~47 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N5
dffeas \cpu_inst|datapath|regfile_inst|data~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~31 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~31 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N26
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~63feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~63feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~63feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N27
dffeas \cpu_inst|datapath|regfile_inst|data~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~63 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N31
dffeas \cpu_inst|datapath|regfile_inst|data~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~15 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N20
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~360 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~360_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & (!\cpu_inst|datapath|storemux|f[2]~0_combout  & (\cpu_inst|datapath|regfile_inst|data~15_q ))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|regfile_inst|data~31_q ))) # (\cpu_inst|datapath|storemux|f[2]~0_combout ))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[0]~2_combout  & 
// (!\cpu_inst|datapath|storemux|f[2]~0_combout  & (\cpu_inst|datapath|regfile_inst|data~47_q ))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & ((((\cpu_inst|datapath|regfile_inst|data~63_q ))) # (\cpu_inst|datapath|storemux|f[2]~0_combout ))) ) )

	.dataa(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datab(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~47_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~31_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~63_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~360 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~360 .lut_mask = 64'h195D1919195D5D5D;
defparam \cpu_inst|datapath|regfile_inst|data~360 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y23_N16
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~79feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~79feeder_combout  = \cpu_inst|datapath|regfilemux|Mux0~0_combout 

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|regfilemux|Mux0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~79feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~79feeder .lut_mask = 64'h3333333333333333;
defparam \cpu_inst|datapath|regfile_inst|data~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y23_N17
dffeas \cpu_inst|datapath|regfile_inst|data~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~79 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~79 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y23_N4
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~364 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~364_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[2]~0_combout  & ((((\cpu_inst|datapath|regfile_inst|data~360_combout ))))) # (\cpu_inst|datapath|storemux|f[2]~0_combout 
//  & (((!\cpu_inst|datapath|regfile_inst|data~360_combout  & ((\cpu_inst|datapath|regfile_inst|data~79_q ))) # (\cpu_inst|datapath|regfile_inst|data~360_combout  & (\cpu_inst|datapath|regfile_inst|data~95_q ))))) ) ) # ( 
// \cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[2]~0_combout  & (((\cpu_inst|datapath|regfile_inst|data~360_combout )))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  & ((!\cpu_inst|datapath|regfile_inst|data~360_combout  
// & (\cpu_inst|datapath|regfile_inst|data~111_q )) # (\cpu_inst|datapath|regfile_inst|data~360_combout  & ((\cpu_inst|datapath|regfile_inst|data~127_q )))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~95_q ),
	.datab(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~111_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~127_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~360_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~364 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~364 .lut_mask = 64'h03030303DDDDCCFF;
defparam \cpu_inst|datapath|regfile_inst|data~364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N0
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector7~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector7~3_combout  = ( \cpu_inst|control|Selector4~0_combout  & ( (!\cpu_inst|control|Selector3~1_combout  & !\cpu_inst|datapath|regfile_inst|data~316_combout ) ) ) # ( !\cpu_inst|control|Selector4~0_combout  & ( 
// (\cpu_inst|datapath|regfile_inst|data~316_combout  & ((!\cpu_inst|control|Selector3~1_combout ) # (\cpu_inst|datapath|alumux|Mux7~0_combout ))) ) )

	.dataa(!\cpu_inst|control|Selector3~1_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~316_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector7~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector7~3 .lut_mask = 64'h0A0F0A0FA0A0A0A0;
defparam \cpu_inst|datapath|alu_inst|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N10
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector7~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector7~1_combout  = ( \cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( ((!\cpu_inst|control|state.s_shf~q  & \cpu_inst|datapath|alu_inst|Selector7~3_combout )) # 
// (\cpu_inst|datapath|regfile_inst|data~364_combout ) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (!\cpu_inst|control|state.s_shf~q  & \cpu_inst|datapath|alu_inst|Selector7~3_combout ) ) 
// ) ) # ( \cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (!\cpu_inst|control|state.s_shf~q  & (((\cpu_inst|datapath|regfile_inst|data~364_combout  & \cpu_inst|datapath|alumux|Mux12~1_combout )) # 
// (\cpu_inst|datapath|alu_inst|Selector7~3_combout ))) # (\cpu_inst|control|state.s_shf~q  & (\cpu_inst|datapath|regfile_inst|data~364_combout  & (\cpu_inst|datapath|alumux|Mux12~1_combout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( 
// !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (!\cpu_inst|control|state.s_shf~q  & \cpu_inst|datapath|alu_inst|Selector7~3_combout ) ) ) )

	.dataa(!\cpu_inst|control|state.s_shf~q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector7~3_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector7~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector7~1 .lut_mask = 64'h00AA03AB00AA33BB;
defparam \cpu_inst|datapath|alu_inst|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N20
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight1~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight1~0_combout  = ( \cpu_inst|datapath|regfile_inst|data~308_combout  & ( \cpu_inst|datapath|regfile_inst|data~316_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (((!\cpu_inst|datapath|alumux|Mux14~1_combout 
// ) # (\cpu_inst|datapath|regfile_inst|data~300_combout )))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (((\cpu_inst|datapath|alumux|Mux14~1_combout )) # (\cpu_inst|datapath|regfile_inst|data~324_combout ))) ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~308_combout  & ( \cpu_inst|datapath|regfile_inst|data~316_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (((!\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~300_combout 
// )))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~324_combout  & (!\cpu_inst|datapath|alumux|Mux14~1_combout ))) ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~308_combout  & ( 
// !\cpu_inst|datapath|regfile_inst|data~316_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (((\cpu_inst|datapath|alumux|Mux14~1_combout  & \cpu_inst|datapath|regfile_inst|data~300_combout )))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// (((\cpu_inst|datapath|alumux|Mux14~1_combout )) # (\cpu_inst|datapath|regfile_inst|data~324_combout ))) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~308_combout  & ( !\cpu_inst|datapath|regfile_inst|data~316_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (((\cpu_inst|datapath|alumux|Mux14~1_combout  & \cpu_inst|datapath|regfile_inst|data~300_combout )))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~324_combout  & 
// (!\cpu_inst|datapath|alumux|Mux14~1_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~324_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~300_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~308_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y23_N0
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight1~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight1~2_combout  = ( \cpu_inst|datapath|regfile_inst|data~364_combout  & ( \cpu_inst|datapath|alumux|Mux15~0_combout  & ( (\cpu_inst|datapath|regfile_inst|data~380_combout ) # (\cpu_inst|datapath|alumux|Mux14~1_combout ) 
// ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~364_combout  & ( \cpu_inst|datapath|alumux|Mux15~0_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & \cpu_inst|datapath|regfile_inst|data~380_combout ) ) ) ) # ( 
// \cpu_inst|datapath|regfile_inst|data~364_combout  & ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & ((\cpu_inst|datapath|regfile_inst|data~372_combout ))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & 
// (\cpu_inst|datapath|regfile_inst|data~356_combout )) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~364_combout  & ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & 
// ((\cpu_inst|datapath|regfile_inst|data~372_combout ))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & (\cpu_inst|datapath|regfile_inst|data~356_combout )) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~356_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~372_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~380_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~2 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N18
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight0~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight0~2_combout  = ( \cpu_inst|datapath|alu_inst|ShiftRight1~2_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftRight1~0_combout ) # (\cpu_inst|datapath|alumux|Mux13~1_combout ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|ShiftRight1~2_combout  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout  & \cpu_inst|datapath|alu_inst|ShiftRight1~0_combout ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftRight1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y24_N36
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~5_combout  = ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( \cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~164_combout )) 
// # (\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~188_combout ))) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( \cpu_inst|datapath|regfile_inst|data~140_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux15~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~148_combout ) ) ) ) # ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( !\cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout 
//  & (\cpu_inst|datapath|regfile_inst|data~164_combout )) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~188_combout ))) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( 
// !\cpu_inst|datapath|regfile_inst|data~140_combout  & ( (\cpu_inst|datapath|regfile_inst|data~148_combout  & \cpu_inst|datapath|alumux|Mux15~0_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~148_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~164_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~188_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datae(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~5 .lut_mask = 64'h0055330FFF55330F;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N20
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~30 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~30_combout  = ( \cpu_inst|datapath|regfile_inst|data~332_combout  & ( \cpu_inst|datapath|regfile_inst|data~340_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|alumux|Mux15~0_combout ) 
// ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~332_combout  & ( \cpu_inst|datapath|regfile_inst|data~340_combout  & ( !\cpu_inst|datapath|alumux|Mux14~1_combout  $ (\cpu_inst|datapath|alumux|Mux15~0_combout ) ) ) ) # ( 
// \cpu_inst|datapath|regfile_inst|data~332_combout  & ( !\cpu_inst|datapath|regfile_inst|data~340_combout  & ( !\cpu_inst|datapath|alumux|Mux14~1_combout  ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~332_combout  & ( 
// !\cpu_inst|datapath|regfile_inst|data~340_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & !\cpu_inst|datapath|alumux|Mux15~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~332_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~30 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~30 .lut_mask = 64'hF000F0F0F00FF0FF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N2
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~15 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~15_combout  = ( \cpu_inst|datapath|alumux|Mux15~0_combout  & ( \cpu_inst|datapath|regfile_inst|data~316_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & \cpu_inst|datapath|alu_inst|ShiftLeft0~30_combout ) 
// ) ) ) # ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( \cpu_inst|datapath|regfile_inst|data~316_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & (((\cpu_inst|datapath|alu_inst|ShiftLeft0~30_combout )) # 
// (\cpu_inst|datapath|regfile_inst|data~348_combout ))) # (\cpu_inst|datapath|alumux|Mux12~1_combout  & (((\cpu_inst|datapath|regfile_inst|data~196_combout  & \cpu_inst|datapath|alu_inst|ShiftLeft0~30_combout )))) ) ) ) # ( 
// \cpu_inst|datapath|alumux|Mux15~0_combout  & ( !\cpu_inst|datapath|regfile_inst|data~316_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & \cpu_inst|datapath|alu_inst|ShiftLeft0~30_combout ) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux15~0_combout  
// & ( !\cpu_inst|datapath|regfile_inst|data~316_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & (\cpu_inst|datapath|regfile_inst|data~348_combout  & ((!\cpu_inst|datapath|alu_inst|ShiftLeft0~30_combout )))) # 
// (\cpu_inst|datapath|alumux|Mux12~1_combout  & (((\cpu_inst|datapath|regfile_inst|data~196_combout  & \cpu_inst|datapath|alu_inst|ShiftLeft0~30_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~348_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~196_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~30_combout ),
	.datae(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~15 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~15 .lut_mask = 64'h440300CC44CF00CC;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N14
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector7~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector7~0_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~15_combout  & ( (\cpu_inst|datapath|alu_inst|Selector3~0_combout  & ((!\cpu_inst|datapath|alumux|Mux13~1_combout ) # ((!\cpu_inst|datapath|alumux|Mux12~1_combout  
// & \cpu_inst|datapath|alu_inst|ShiftLeft0~5_combout )))) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~15_combout  & ( (\cpu_inst|datapath|alumux|Mux13~1_combout  & (!\cpu_inst|datapath|alumux|Mux12~1_combout  & 
// (\cpu_inst|datapath|alu_inst|ShiftLeft0~5_combout  & \cpu_inst|datapath|alu_inst|Selector3~0_combout ))) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~5_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector7~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector7~0 .lut_mask = 64'h0004000400AE00AE;
defparam \cpu_inst|datapath|alu_inst|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N6
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector7~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector7~2_combout  = ( \cpu_inst|datapath|alu_inst|ShiftRight0~2_combout  & ( !\cpu_inst|datapath|alu_inst|Selector7~0_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector10~6_combout  & 
// (!\cpu_inst|datapath|alu_inst|Selector7~1_combout  & ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~33_sumout )))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftRight0~2_combout  & ( 
// !\cpu_inst|datapath|alu_inst|Selector7~0_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector7~1_combout  & ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~33_sumout ))) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector10~6_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector7~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Add0~33_sumout ),
	.datae(!\cpu_inst|datapath|alu_inst|ShiftRight0~2_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector7~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector7~2 .lut_mask = 64'hF0A0C08000000000;
defparam \cpu_inst|datapath|alu_inst|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N14
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~29 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~29_sumout  = SUM(( \cpu_inst|datapath|pc|data [8] ) + ( GND ) + ( \cpu_inst|datapath|pcPlus2|Add0~26  ))
// \cpu_inst|datapath|pcPlus2|Add0~30  = CARRY(( \cpu_inst|datapath|pc|data [8] ) + ( GND ) + ( \cpu_inst|datapath|pcPlus2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|pc|data [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~29_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~29 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu_inst|datapath|pcPlus2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N12
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux7~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux7~0_combout  = ( \cpu_inst|datapath|pcPlus2|Add0~29_sumout  & ( \cpu_inst|datapath|br_adder|Add0~29_sumout  & ( ((!\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|MDR|data [8]))) # 
// (\cpu_inst|control|Selector1~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector7~2_combout ))) # (\cpu_inst|control|Selector0~0_combout ) ) ) ) # ( !\cpu_inst|datapath|pcPlus2|Add0~29_sumout  & ( \cpu_inst|datapath|br_adder|Add0~29_sumout  & ( 
// (!\cpu_inst|control|Selector1~0_combout  & (((\cpu_inst|control|Selector0~0_combout ) # (\cpu_inst|datapath|MDR|data [8])))) # (\cpu_inst|control|Selector1~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector7~2_combout  & 
// ((!\cpu_inst|control|Selector0~0_combout )))) ) ) ) # ( \cpu_inst|datapath|pcPlus2|Add0~29_sumout  & ( !\cpu_inst|datapath|br_adder|Add0~29_sumout  & ( (!\cpu_inst|control|Selector1~0_combout  & (((\cpu_inst|datapath|MDR|data [8] & 
// !\cpu_inst|control|Selector0~0_combout )))) # (\cpu_inst|control|Selector1~0_combout  & ((!\cpu_inst|datapath|alu_inst|Selector7~2_combout ) # ((\cpu_inst|control|Selector0~0_combout )))) ) ) ) # ( !\cpu_inst|datapath|pcPlus2|Add0~29_sumout  & ( 
// !\cpu_inst|datapath|br_adder|Add0~29_sumout  & ( (!\cpu_inst|control|Selector0~0_combout  & ((!\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|MDR|data [8]))) # (\cpu_inst|control|Selector1~0_combout  & 
// (!\cpu_inst|datapath|alu_inst|Selector7~2_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector7~2_combout ),
	.datab(!\cpu_inst|control|Selector1~0_combout ),
	.datac(!\cpu_inst|datapath|MDR|data [8]),
	.datad(!\cpu_inst|control|Selector0~0_combout ),
	.datae(!\cpu_inst|datapath|pcPlus2|Add0~29_sumout ),
	.dataf(!\cpu_inst|datapath|br_adder|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux7~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux7~0 .lut_mask = 64'h2E002E332ECC2EFF;
defparam \cpu_inst|datapath|pcmux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N13
dffeas \cpu_inst|datapath|pc|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[8] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N2
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux6~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux6~0_combout  = ( \cpu_inst|control|WideOr16~combout  & ( \cpu_inst|datapath|alu_inst|Selector6~3_combout  & ( (\cpu_inst|datapath|br_adder|Add0~33_sumout  & !\cpu_inst|control|WideOr15~combout ) ) ) ) # ( 
// !\cpu_inst|control|WideOr16~combout  & ( \cpu_inst|datapath|alu_inst|Selector6~3_combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [9])) # (\cpu_inst|control|WideOr15~combout  & 
// ((\cpu_inst|datapath|mdrOutModifier|Mux6~0_combout ))) ) ) ) # ( \cpu_inst|control|WideOr16~combout  & ( !\cpu_inst|datapath|alu_inst|Selector6~3_combout  & ( (\cpu_inst|control|WideOr15~combout ) # (\cpu_inst|datapath|br_adder|Add0~33_sumout ) ) ) ) # ( 
// !\cpu_inst|control|WideOr16~combout  & ( !\cpu_inst|datapath|alu_inst|Selector6~3_combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [9])) # (\cpu_inst|control|WideOr15~combout  & 
// ((\cpu_inst|datapath|mdrOutModifier|Mux6~0_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|br_adder|Add0~33_sumout ),
	.datab(!\cpu_inst|datapath|pc|data [9]),
	.datac(!\cpu_inst|datapath|mdrOutModifier|Mux6~0_combout ),
	.datad(!\cpu_inst|control|WideOr15~combout ),
	.datae(!\cpu_inst|control|WideOr16~combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux6~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux6~0 .lut_mask = 64'h330F55FF330F5500;
defparam \cpu_inst|datapath|regfilemux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N17
dffeas \cpu_inst|datapath|regfile_inst|data~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~121 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~121 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N16
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~320 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~320_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|regfile_inst|data~9_q  & !\cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~25_q )))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[0]~2_combout  & 
// (((\cpu_inst|datapath|regfile_inst|data~41_q  & !\cpu_inst|datapath|storemux|f[2]~0_combout )))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~57_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~25_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~57_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~41_q ),
	.datad(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~320 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~320 .lut_mask = 64'h0F550F3300FF00FF;
defparam \cpu_inst|datapath|regfile_inst|data~320 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y23_N20
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~324 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~324_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|regfile_inst|data~320_combout  & (((\cpu_inst|datapath|regfile_inst|data~73_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|regfile_inst|data~320_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~89_q )))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( 
// ((!\cpu_inst|datapath|regfile_inst|data~320_combout  & (((\cpu_inst|datapath|regfile_inst|data~105_q  & \cpu_inst|datapath|storemux|f[2]~0_combout )))) # (\cpu_inst|datapath|regfile_inst|data~320_combout  & (((!\cpu_inst|datapath|storemux|f[2]~0_combout 
// )) # (\cpu_inst|datapath|regfile_inst|data~121_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~121_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~89_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~105_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~320_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~324 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~324 .lut_mask = 64'h00FF00FF0F330F55;
defparam \cpu_inst|datapath|regfile_inst|data~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N34
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~20 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~20_combout  = ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( \cpu_inst|datapath|regfile_inst|data~324_combout  ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( 
// \cpu_inst|datapath|regfile_inst|data~308_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~324_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~308_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~20 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~20 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N6
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~21 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~21_combout  = ( \cpu_inst|datapath|alumux|Mux15~0_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~18_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout ) # (\cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout 
// ) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~18_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~20_combout )) # 
// (\cpu_inst|datapath|alumux|Mux12~1_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~4_combout ))) ) ) ) # ( \cpu_inst|datapath|alumux|Mux15~0_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~18_combout  & ( 
// (\cpu_inst|datapath|alumux|Mux12~1_combout  & \cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout ) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~18_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout 
//  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~20_combout )) # (\cpu_inst|datapath|alumux|Mux12~1_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~4_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftLeft0~20_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~12_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~4_combout ),
	.datae(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~21 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~21 .lut_mask = 64'h227705052277AFAF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N14
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector4~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector4~1_combout  = (!\cpu_inst|datapath|alumux|Mux13~1_combout  & (((\cpu_inst|datapath|alu_inst|ShiftRight1~5_combout )))) # (\cpu_inst|datapath|alumux|Mux13~1_combout  & (\cpu_inst|datapath|regfile_inst|data~364_combout  
// & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ))))

	.dataa(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftRight1~5_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector4~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector4~1 .lut_mask = 64'h3305330533053305;
defparam \cpu_inst|datapath|alu_inst|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N18
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector4~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector4~0_combout  = ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (\cpu_inst|datapath|alumux|Mux13~1_combout  & (\cpu_inst|datapath|alu_inst|Equal0~3_combout  & !\cpu_inst|datapath|alumux|Mux12~1_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Equal0~3_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector4~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector4~0 .lut_mask = 64'h0300030000000000;
defparam \cpu_inst|datapath|alu_inst|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N36
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector4~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector4~2_combout  = ( \cpu_inst|datapath|alumux|Mux4~0_combout  & ( \cpu_inst|control|Selector4~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & (!\cpu_inst|control|Selector3~1_combout  & 
// !\cpu_inst|datapath|regfile_inst|data~308_combout )) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux4~0_combout  & ( \cpu_inst|control|Selector4~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & (!\cpu_inst|control|Selector3~1_combout  & 
// !\cpu_inst|datapath|regfile_inst|data~308_combout )) ) ) ) # ( \cpu_inst|datapath|alumux|Mux4~0_combout  & ( !\cpu_inst|control|Selector4~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & \cpu_inst|datapath|regfile_inst|data~308_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|alumux|Mux4~0_combout  & ( !\cpu_inst|control|Selector4~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & (!\cpu_inst|control|Selector3~1_combout  & \cpu_inst|datapath|regfile_inst|data~308_combout )) ) ) )

	.dataa(!\cpu_inst|control|state.s_shf~q ),
	.datab(!\cpu_inst|control|Selector3~1_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~308_combout ),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|alumux|Mux4~0_combout ),
	.dataf(!\cpu_inst|control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector4~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector4~2 .lut_mask = 64'h08080A0A80808080;
defparam \cpu_inst|datapath|alu_inst|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N26
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector4~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector4~3_combout  = ( !\cpu_inst|datapath|alu_inst|Selector4~2_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~14_combout  & ((!\cpu_inst|datapath|alu_inst|Selector8~2_combout ) # 
// ((!\cpu_inst|datapath|alu_inst|Selector4~1_combout )))) # (\cpu_inst|datapath|alu_inst|ShiftLeft0~14_combout  & (!\cpu_inst|datapath|alu_inst|Selector4~0_combout  & ((!\cpu_inst|datapath|alu_inst|Selector8~2_combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector4~1_combout )))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftLeft0~14_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector8~2_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector4~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector4~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector4~3 .lut_mask = 64'hFCA8FCA800000000;
defparam \cpu_inst|datapath|alu_inst|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N12
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector4~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector4~4_combout  = ( \cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( (\cpu_inst|datapath|alu_inst|Selector4~3_combout  & ((!\cpu_inst|datapath|alu_inst|ShiftRight1~7_combout  & 
// (!\cpu_inst|datapath|regfile_inst|data~364_combout )) # (\cpu_inst|datapath|alu_inst|ShiftRight1~7_combout  & ((!\cpu_inst|datapath|alu_inst|ShiftRight1~5_combout ))))) ) ) # ( !\cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( 
// \cpu_inst|datapath|alu_inst|Selector4~3_combout  ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftRight1~5_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftRight1~7_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector4~3_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector4~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector4~4 .lut_mask = 64'h00FF00FF00AC00AC;
defparam \cpu_inst|datapath|alu_inst|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N26
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector6~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector6~4_combout  = ( \cpu_inst|datapath|alu_inst|Selector3~0_combout  & ( !\cpu_inst|datapath|alumux|Mux13~1_combout  ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector6~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector6~4 .lut_mask = 64'h00000000AAAAAAAA;
defparam \cpu_inst|datapath|alu_inst|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N20
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector4~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector4~5_combout  = ( \cpu_inst|datapath|alu_inst|Selector6~4_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~21_combout  & (\cpu_inst|datapath|alu_inst|Selector4~4_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~45_sumout )))) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector6~4_combout  & ( (\cpu_inst|datapath|alu_inst|Selector4~4_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~45_sumout ))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftLeft0~21_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Add0~45_sumout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector4~4_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector4~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector4~5 .lut_mask = 64'h00FC00FC00A800A8;
defparam \cpu_inst|datapath|alu_inst|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N4
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux4~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux4~0_combout  = ( \cpu_inst|datapath|pcPlus2|Add0~41_sumout  & ( \cpu_inst|datapath|br_adder|Add0~41_sumout  & ( ((!\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|MDR|data [11]))) # 
// (\cpu_inst|control|Selector1~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector4~5_combout ))) # (\cpu_inst|control|Selector0~0_combout ) ) ) ) # ( !\cpu_inst|datapath|pcPlus2|Add0~41_sumout  & ( \cpu_inst|datapath|br_adder|Add0~41_sumout  & ( 
// (!\cpu_inst|control|Selector0~0_combout  & ((!\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|MDR|data [11]))) # (\cpu_inst|control|Selector1~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector4~5_combout )))) # 
// (\cpu_inst|control|Selector0~0_combout  & (!\cpu_inst|control|Selector1~0_combout )) ) ) ) # ( \cpu_inst|datapath|pcPlus2|Add0~41_sumout  & ( !\cpu_inst|datapath|br_adder|Add0~41_sumout  & ( (!\cpu_inst|control|Selector0~0_combout  & 
// ((!\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|MDR|data [11]))) # (\cpu_inst|control|Selector1~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector4~5_combout )))) # (\cpu_inst|control|Selector0~0_combout  & 
// (\cpu_inst|control|Selector1~0_combout )) ) ) ) # ( !\cpu_inst|datapath|pcPlus2|Add0~41_sumout  & ( !\cpu_inst|datapath|br_adder|Add0~41_sumout  & ( (!\cpu_inst|control|Selector0~0_combout  & ((!\cpu_inst|control|Selector1~0_combout  & 
// ((\cpu_inst|datapath|MDR|data [11]))) # (\cpu_inst|control|Selector1~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector4~5_combout )))) ) ) )

	.dataa(!\cpu_inst|control|Selector0~0_combout ),
	.datab(!\cpu_inst|control|Selector1~0_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector4~5_combout ),
	.datad(!\cpu_inst|datapath|MDR|data [11]),
	.datae(!\cpu_inst|datapath|pcPlus2|Add0~41_sumout ),
	.dataf(!\cpu_inst|datapath|br_adder|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux4~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux4~0 .lut_mask = 64'h20A831B964EC75FD;
defparam \cpu_inst|datapath|pcmux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \cpu_inst|datapath|pc|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[11] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y23_N12
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux4~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux4~0_combout  = ( \cpu_inst|control|WideOr16~combout  & ( \cpu_inst|datapath|mdrOutModifier|Mux4~0_combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|br_adder|Add0~41_sumout )) # 
// (\cpu_inst|control|WideOr15~combout  & ((!\cpu_inst|datapath|alu_inst|Selector4~5_combout ))) ) ) ) # ( !\cpu_inst|control|WideOr16~combout  & ( \cpu_inst|datapath|mdrOutModifier|Mux4~0_combout  & ( (\cpu_inst|control|WideOr15~combout ) # 
// (\cpu_inst|datapath|pc|data [11]) ) ) ) # ( \cpu_inst|control|WideOr16~combout  & ( !\cpu_inst|datapath|mdrOutModifier|Mux4~0_combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|br_adder|Add0~41_sumout )) # 
// (\cpu_inst|control|WideOr15~combout  & ((!\cpu_inst|datapath|alu_inst|Selector4~5_combout ))) ) ) ) # ( !\cpu_inst|control|WideOr16~combout  & ( !\cpu_inst|datapath|mdrOutModifier|Mux4~0_combout  & ( (\cpu_inst|datapath|pc|data [11] & 
// !\cpu_inst|control|WideOr15~combout ) ) ) )

	.dataa(!\cpu_inst|datapath|pc|data [11]),
	.datab(!\cpu_inst|datapath|br_adder|Add0~41_sumout ),
	.datac(!\cpu_inst|control|WideOr15~combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector4~5_combout ),
	.datae(!\cpu_inst|control|WideOr16~combout ),
	.dataf(!\cpu_inst|datapath|mdrOutModifier|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux4~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux4~0 .lut_mask = 64'h50503F305F5F3F30;
defparam \cpu_inst|datapath|regfilemux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N6
stratixiii_lcell_comb \cpu_inst|datapath|gencc_inst|WideOr0~1 (
// Equation(s):
// \cpu_inst|datapath|gencc_inst|WideOr0~1_combout  = ( !\cpu_inst|datapath|regfilemux|Mux12~0_combout  & ( !\cpu_inst|datapath|regfilemux|Mux2~0_combout  & ( (!\cpu_inst|datapath|regfilemux|Mux8~0_combout  & (!\cpu_inst|datapath|regfilemux|Mux3~0_combout  & 
// !\cpu_inst|datapath|regfilemux|Mux1~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|regfilemux|Mux8~0_combout ),
	.datac(!\cpu_inst|datapath|regfilemux|Mux3~0_combout ),
	.datad(!\cpu_inst|datapath|regfilemux|Mux1~0_combout ),
	.datae(!\cpu_inst|datapath|regfilemux|Mux12~0_combout ),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|gencc_inst|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|gencc_inst|WideOr0~1 .extended_lut = "off";
defparam \cpu_inst|datapath|gencc_inst|WideOr0~1 .lut_mask = 64'hC000000000000000;
defparam \cpu_inst|datapath|gencc_inst|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N34
stratixiii_lcell_comb \cpu_inst|datapath|gencc_inst|WideOr0~0 (
// Equation(s):
// \cpu_inst|datapath|gencc_inst|WideOr0~0_combout  = ( !\cpu_inst|datapath|regfilemux|Mux9~0_combout  & ( !\cpu_inst|datapath|regfilemux|Mux11~0_combout  & ( (!\cpu_inst|datapath|regfilemux|Mux7~0_combout  & (!\cpu_inst|datapath|regfilemux|Mux15~0_combout  
// & !\cpu_inst|datapath|regfilemux|Mux6~0_combout )) ) ) )

	.dataa(!\cpu_inst|datapath|regfilemux|Mux7~0_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfilemux|Mux15~0_combout ),
	.datad(!\cpu_inst|datapath|regfilemux|Mux6~0_combout ),
	.datae(!\cpu_inst|datapath|regfilemux|Mux9~0_combout ),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|gencc_inst|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|gencc_inst|WideOr0~0 .extended_lut = "off";
defparam \cpu_inst|datapath|gencc_inst|WideOr0~0 .lut_mask = 64'hA000000000000000;
defparam \cpu_inst|datapath|gencc_inst|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N38
stratixiii_lcell_comb \cpu_inst|datapath|gencc_inst|out[0]~1 (
// Equation(s):
// \cpu_inst|datapath|gencc_inst|out[0]~1_combout  = ( !\cpu_inst|datapath|regfilemux|Mux10~0_combout  & ( !\cpu_inst|datapath|regfilemux|Mux14~0_combout  & ( !\cpu_inst|datapath|regfilemux|Mux5~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfilemux|Mux5~0_combout ),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|regfilemux|Mux10~0_combout ),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|gencc_inst|out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|gencc_inst|out[0]~1 .extended_lut = "off";
defparam \cpu_inst|datapath|gencc_inst|out[0]~1 .lut_mask = 64'hF0F0000000000000;
defparam \cpu_inst|datapath|gencc_inst|out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N20
stratixiii_lcell_comb \cpu_inst|datapath|gencc_inst|out[0]~0 (
// Equation(s):
// \cpu_inst|datapath|gencc_inst|out[0]~0_combout  = ( \cpu_inst|datapath|gencc_inst|WideOr0~0_combout  & ( \cpu_inst|datapath|gencc_inst|out[0]~1_combout  & ( (!\cpu_inst|datapath|regfilemux|Mux0~0_combout  & 
// (((!\cpu_inst|datapath|gencc_inst|WideOr0~1_combout ) # (\cpu_inst|datapath|regfilemux|Mux13~0_combout )) # (\cpu_inst|datapath|regfilemux|Mux4~0_combout ))) ) ) ) # ( !\cpu_inst|datapath|gencc_inst|WideOr0~0_combout  & ( 
// \cpu_inst|datapath|gencc_inst|out[0]~1_combout  & ( !\cpu_inst|datapath|regfilemux|Mux0~0_combout  ) ) ) # ( \cpu_inst|datapath|gencc_inst|WideOr0~0_combout  & ( !\cpu_inst|datapath|gencc_inst|out[0]~1_combout  & ( 
// !\cpu_inst|datapath|regfilemux|Mux0~0_combout  ) ) ) # ( !\cpu_inst|datapath|gencc_inst|WideOr0~0_combout  & ( !\cpu_inst|datapath|gencc_inst|out[0]~1_combout  & ( !\cpu_inst|datapath|regfilemux|Mux0~0_combout  ) ) )

	.dataa(!\cpu_inst|datapath|regfilemux|Mux4~0_combout ),
	.datab(!\cpu_inst|datapath|gencc_inst|WideOr0~1_combout ),
	.datac(!\cpu_inst|datapath|regfilemux|Mux13~0_combout ),
	.datad(!\cpu_inst|datapath|regfilemux|Mux0~0_combout ),
	.datae(!\cpu_inst|datapath|gencc_inst|WideOr0~0_combout ),
	.dataf(!\cpu_inst|datapath|gencc_inst|out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|gencc_inst|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|gencc_inst|out[0]~0 .extended_lut = "off";
defparam \cpu_inst|datapath|gencc_inst|out[0]~0 .lut_mask = 64'hFF00FF00FF00DF00;
defparam \cpu_inst|datapath|gencc_inst|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y25_N21
dffeas \cpu_inst|datapath|cc|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|gencc_inst|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu_inst|control|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|cc|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|cc|data[0] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|cc|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N16
stratixiii_lcell_comb \cpu_inst|datapath|gencc_inst|WideOr0 (
// Equation(s):
// \cpu_inst|datapath|gencc_inst|WideOr0~combout  = ( \cpu_inst|datapath|gencc_inst|WideOr0~0_combout  & ( \cpu_inst|datapath|gencc_inst|out[0]~1_combout  & ( (!\cpu_inst|datapath|regfilemux|Mux4~0_combout  & (\cpu_inst|datapath|gencc_inst|WideOr0~1_combout  
// & (!\cpu_inst|datapath|regfilemux|Mux13~0_combout  & !\cpu_inst|datapath|regfilemux|Mux0~0_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|regfilemux|Mux4~0_combout ),
	.datab(!\cpu_inst|datapath|gencc_inst|WideOr0~1_combout ),
	.datac(!\cpu_inst|datapath|regfilemux|Mux13~0_combout ),
	.datad(!\cpu_inst|datapath|regfilemux|Mux0~0_combout ),
	.datae(!\cpu_inst|datapath|gencc_inst|WideOr0~0_combout ),
	.dataf(!\cpu_inst|datapath|gencc_inst|out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|gencc_inst|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|gencc_inst|WideOr0 .extended_lut = "off";
defparam \cpu_inst|datapath|gencc_inst|WideOr0 .lut_mask = 64'h0000000000002000;
defparam \cpu_inst|datapath|gencc_inst|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y25_N17
dffeas \cpu_inst|datapath|cc|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|gencc_inst|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu_inst|control|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|cc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|cc|data[1] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|cc|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N25
dffeas \cpu_inst|datapath|cc|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu_inst|control|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|cc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|cc|data[2] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|cc|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N24
stratixiii_lcell_comb \cpu_inst|datapath|cccomp_inst|WideOr0 (
// Equation(s):
// \cpu_inst|datapath|cccomp_inst|WideOr0~combout  = ( !\cpu_inst|datapath|cc|data [2] & ( \cpu_inst|datapath|IR|data [11] & ( (!\cpu_inst|datapath|cc|data [0] & (((!\cpu_inst|datapath|IR|data [10]) # (!\cpu_inst|datapath|cc|data [1])))) # 
// (\cpu_inst|datapath|cc|data [0] & (!\cpu_inst|datapath|IR|data [9] & ((!\cpu_inst|datapath|IR|data [10]) # (!\cpu_inst|datapath|cc|data [1])))) ) ) ) # ( \cpu_inst|datapath|cc|data [2] & ( !\cpu_inst|datapath|IR|data [11] & ( (!\cpu_inst|datapath|cc|data 
// [0] & (((!\cpu_inst|datapath|IR|data [10]) # (!\cpu_inst|datapath|cc|data [1])))) # (\cpu_inst|datapath|cc|data [0] & (!\cpu_inst|datapath|IR|data [9] & ((!\cpu_inst|datapath|IR|data [10]) # (!\cpu_inst|datapath|cc|data [1])))) ) ) ) # ( 
// !\cpu_inst|datapath|cc|data [2] & ( !\cpu_inst|datapath|IR|data [11] & ( (!\cpu_inst|datapath|cc|data [0] & (((!\cpu_inst|datapath|IR|data [10]) # (!\cpu_inst|datapath|cc|data [1])))) # (\cpu_inst|datapath|cc|data [0] & (!\cpu_inst|datapath|IR|data [9] & 
// ((!\cpu_inst|datapath|IR|data [10]) # (!\cpu_inst|datapath|cc|data [1])))) ) ) )

	.dataa(!\cpu_inst|datapath|cc|data [0]),
	.datab(!\cpu_inst|datapath|IR|data [9]),
	.datac(!\cpu_inst|datapath|IR|data [10]),
	.datad(!\cpu_inst|datapath|cc|data [1]),
	.datae(!\cpu_inst|datapath|cc|data [2]),
	.dataf(!\cpu_inst|datapath|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|cccomp_inst|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|cccomp_inst|WideOr0 .extended_lut = "off";
defparam \cpu_inst|datapath|cccomp_inst|WideOr0 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \cpu_inst|datapath|cccomp_inst|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N16
stratixiii_lcell_comb \cpu_inst|control|Selector13~0 (
// Equation(s):
// \cpu_inst|control|Selector13~0_combout  = ( !\cpu_inst|control|state.decode~q  & ( (((!\cpu_inst|control|Selector12~0_combout  & (\cpu_inst|control|state.br~q )))) ) ) # ( \cpu_inst|control|state.decode~q  & ( (!\cpu_inst|datapath|IR|data [12] & 
// (!\cpu_inst|datapath|IR|data [15] & (!\cpu_inst|datapath|IR|data [13] & ((!\cpu_inst|datapath|IR|data [14]))))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [12]),
	.datab(!\cpu_inst|datapath|IR|data [15]),
	.datac(!\cpu_inst|datapath|IR|data [13]),
	.datad(!\cpu_inst|control|state.br~q ),
	.datae(!\cpu_inst|control|state.decode~q ),
	.dataf(!\cpu_inst|datapath|IR|data [14]),
	.datag(!\cpu_inst|control|Selector12~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector13~0 .extended_lut = "on";
defparam \cpu_inst|control|Selector13~0 .lut_mask = 64'h00F0808000F00000;
defparam \cpu_inst|control|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N17
dffeas \cpu_inst|control|state.br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.br .is_wysiwyg = "true";
defparam \cpu_inst|control|state.br .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N32
stratixiii_lcell_comb \cpu_inst|control|Selector14~0 (
// Equation(s):
// \cpu_inst|control|Selector14~0_combout  = ( \cpu_inst|control|state.br~q  & ( !\cpu_inst|datapath|cccomp_inst|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|cccomp_inst|WideOr0~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector14~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector14~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu_inst|control|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N33
dffeas \cpu_inst|control|state.br_taken (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.br_taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.br_taken .is_wysiwyg = "true";
defparam \cpu_inst|control|state.br_taken .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N30
stratixiii_lcell_comb \cpu_inst|control|Selector1~0 (
// Equation(s):
// \cpu_inst|control|Selector1~0_combout  = ( !\cpu_inst|control|state.br_taken~q  & ( (!\cpu_inst|control|state.trap3~q  & ((!\cpu_inst|control|state.jsr~q ) # (!\cpu_inst|datapath|IR|data [11]))) ) )

	.dataa(!\cpu_inst|control|state.jsr~q ),
	.datab(!\cpu_inst|datapath|IR|data [11]),
	.datac(gnd),
	.datad(!\cpu_inst|control|state.trap3~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.br_taken~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector1~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector1~0 .lut_mask = 64'hEE00EE0000000000;
defparam \cpu_inst|control|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y25_N8
stratixiii_lcell_comb \cpu_inst|datapath|pc|data[0]~0 (
// Equation(s):
// \cpu_inst|datapath|pc|data[0]~0_combout  = ( \cpu_inst|datapath|pc|data [0] & ( \cpu_inst|datapath|alu_inst|Selector15~6_combout  & ( (!\cpu_inst|control|WideOr4~combout ) # (((\cpu_inst|datapath|MDR|data [0] & !\cpu_inst|control|Selector1~0_combout )) # 
// (\cpu_inst|control|Selector0~0_combout )) ) ) ) # ( !\cpu_inst|datapath|pc|data [0] & ( \cpu_inst|datapath|alu_inst|Selector15~6_combout  & ( (\cpu_inst|datapath|MDR|data [0] & (!\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|control|WideOr4~combout  
// & !\cpu_inst|control|Selector0~0_combout ))) ) ) ) # ( \cpu_inst|datapath|pc|data [0] & ( !\cpu_inst|datapath|alu_inst|Selector15~6_combout  & ( (((!\cpu_inst|control|WideOr4~combout ) # (\cpu_inst|control|Selector0~0_combout )) # 
// (\cpu_inst|control|Selector1~0_combout )) # (\cpu_inst|datapath|MDR|data [0]) ) ) ) # ( !\cpu_inst|datapath|pc|data [0] & ( !\cpu_inst|datapath|alu_inst|Selector15~6_combout  & ( (\cpu_inst|control|WideOr4~combout  & 
// (!\cpu_inst|control|Selector0~0_combout  & ((\cpu_inst|control|Selector1~0_combout ) # (\cpu_inst|datapath|MDR|data [0])))) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [0]),
	.datab(!\cpu_inst|control|Selector1~0_combout ),
	.datac(!\cpu_inst|control|WideOr4~combout ),
	.datad(!\cpu_inst|control|Selector0~0_combout ),
	.datae(!\cpu_inst|datapath|pc|data [0]),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pc|data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[0]~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pc|data[0]~0 .lut_mask = 64'h0700F7FF0400F4FF;
defparam \cpu_inst|datapath|pc|data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y25_N9
dffeas \cpu_inst|datapath|pc|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pc|data[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[0] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y24_N30
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector15~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector15~4_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~196_combout  & (((\cpu_inst|datapath|alu_inst|Equal0~2_combout  & 
// \cpu_inst|datapath|regfile_inst|data~364_combout )) # (\cpu_inst|datapath|alu_inst|Equal0~6_combout ))) # (\cpu_inst|datapath|regfile_inst|data~196_combout  & (\cpu_inst|datapath|alu_inst|Equal0~2_combout  & 
// ((\cpu_inst|datapath|regfile_inst|data~364_combout )))) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~196_combout  & \cpu_inst|datapath|alu_inst|Equal0~6_combout ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~196_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Equal0~6_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector15~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector15~4 .lut_mask = 64'h0A0A0A0A0A3B0A3B;
defparam \cpu_inst|datapath|alu_inst|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y24_N18
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector15~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector15~3_combout  = (!\cpu_inst|datapath|alu_inst|Equal0~4_combout  & ((!\cpu_inst|datapath|alu_inst|Equal0~5_combout ) # (!\cpu_inst|datapath|alumux|Mux15~0_combout )))

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alu_inst|Equal0~4_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector15~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector15~3 .lut_mask = 64'hF0A0F0A0F0A0F0A0;
defparam \cpu_inst|datapath|alu_inst|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y24_N16
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector15~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector15~2_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout  & ( (\cpu_inst|datapath|alu_inst|Equal0~3_combout  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & 
// !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~3_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector15~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector15~2 .lut_mask = 64'h0000000003000300;
defparam \cpu_inst|datapath|alu_inst|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y24_N14
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector15~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector15~5_combout  = ( \cpu_inst|datapath|alu_inst|Selector15~3_combout  & ( \cpu_inst|datapath|alu_inst|Selector15~2_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~196_combout  & 
// (!\cpu_inst|datapath|alu_inst|Selector15~4_combout  & ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~1_sumout )))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector15~3_combout  & ( 
// \cpu_inst|datapath|alu_inst|Selector15~2_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~196_combout  & (!\cpu_inst|datapath|alu_inst|Selector15~4_combout  & ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # 
// (!\cpu_inst|datapath|alu_inst|Add0~1_sumout )))) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector15~3_combout  & ( !\cpu_inst|datapath|alu_inst|Selector15~2_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector15~4_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~1_sumout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector15~3_combout  & ( !\cpu_inst|datapath|alu_inst|Selector15~2_combout  & ( 
// (!\cpu_inst|datapath|regfile_inst|data~196_combout  & (!\cpu_inst|datapath|alu_inst|Selector15~4_combout  & ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~1_sumout )))) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~196_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector15~4_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Add0~1_sumout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector15~3_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector15~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector15~5 .lut_mask = 64'h8880CCC088808880;
defparam \cpu_inst|datapath|alu_inst|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y24_N24
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux15~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux15~0_combout  = ( \cpu_inst|datapath|alu_inst|Selector15~1_combout  & ( \cpu_inst|control|WideOr16~combout  & ( (\cpu_inst|control|WideOr15~combout ) # (\cpu_inst|datapath|pc|data [0]) ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|Selector15~1_combout  & ( \cpu_inst|control|WideOr16~combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [0])) # (\cpu_inst|control|WideOr15~combout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector15~5_combout ))) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector15~1_combout  & ( !\cpu_inst|control|WideOr16~combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [0])) # 
// (\cpu_inst|control|WideOr15~combout  & ((\cpu_inst|datapath|mdrOutModifier|Mux15~0_combout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector15~1_combout  & ( !\cpu_inst|control|WideOr16~combout  & ( (!\cpu_inst|control|WideOr15~combout  & 
// (\cpu_inst|datapath|pc|data [0])) # (\cpu_inst|control|WideOr15~combout  & ((\cpu_inst|datapath|mdrOutModifier|Mux15~0_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|pc|data [0]),
	.datab(!\cpu_inst|datapath|mdrOutModifier|Mux15~0_combout ),
	.datac(!\cpu_inst|control|WideOr15~combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector15~5_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector15~1_combout ),
	.dataf(!\cpu_inst|control|WideOr16~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux15~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux15~0 .lut_mask = 64'h535353535F505F5F;
defparam \cpu_inst|datapath|regfilemux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N32
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~80feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~80feeder_combout  = ( \cpu_inst|datapath|regfilemux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfilemux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~80feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu_inst|datapath|regfile_inst|data~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y24_N33
dffeas \cpu_inst|datapath|regfile_inst|data~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~80 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~80 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N8
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~200 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~200_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~0_q )) # (\cpu_inst|datapath|IR|data [0] & 
// (((\cpu_inst|datapath|regfile_inst|data~16_q )))))) # (\cpu_inst|datapath|IR|data [2] & (\cpu_inst|datapath|IR|data [0])) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & 
// (\cpu_inst|datapath|regfile_inst|data~32_q )) # (\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|regfile_inst|data~48_q )))))) # (\cpu_inst|datapath|IR|data [2] & (\cpu_inst|datapath|IR|data [0])) ) )

	.dataa(!\cpu_inst|datapath|IR|data [2]),
	.datab(!\cpu_inst|datapath|IR|data [0]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~32_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~16_q ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~48_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~200 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~200 .lut_mask = 64'h193B1919193B3B3B;
defparam \cpu_inst|datapath|regfile_inst|data~200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y24_N4
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~204 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~204_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|regfile_inst|data~200_combout  & (((\cpu_inst|datapath|regfile_inst|data~64_q  & \cpu_inst|datapath|IR|data [2])))) # 
// (\cpu_inst|datapath|regfile_inst|data~200_combout  & (((!\cpu_inst|datapath|IR|data [2])) # (\cpu_inst|datapath|regfile_inst|data~80_q )))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|regfile_inst|data~200_combout  & 
// (((\cpu_inst|datapath|regfile_inst|data~96_q  & \cpu_inst|datapath|IR|data [2])))) # (\cpu_inst|datapath|regfile_inst|data~200_combout  & (((!\cpu_inst|datapath|IR|data [2])) # (\cpu_inst|datapath|regfile_inst|data~112_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~80_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~112_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~96_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~200_combout ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|IR|data [2]),
	.datag(!\cpu_inst|datapath|regfile_inst|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~204 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~204 .lut_mask = 64'h00FF00FF0F550F33;
defparam \cpu_inst|datapath|regfile_inst|data~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N18
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux15~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux15~0_combout  = ( \cpu_inst|datapath|alumux|Mux10~0_combout  & ( \cpu_inst|datapath|IR|data [0] ) ) # ( !\cpu_inst|datapath|alumux|Mux10~0_combout  & ( (!\cpu_inst|control|state.calc_addr_b~q  & 
// (!\cpu_inst|control|WideOr8~combout  & (\cpu_inst|datapath|regfile_inst|data~204_combout ))) # (\cpu_inst|control|state.calc_addr_b~q  & (((!\cpu_inst|control|WideOr8~combout  & \cpu_inst|datapath|regfile_inst|data~204_combout )) # 
// (\cpu_inst|datapath|IR|data [0]))) ) )

	.dataa(!\cpu_inst|control|state.calc_addr_b~q ),
	.datab(!\cpu_inst|control|WideOr8~combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~204_combout ),
	.datad(!\cpu_inst|datapath|IR|data [0]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux15~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux15~0 .lut_mask = 64'h0C5D0C5D00FF00FF;
defparam \cpu_inst|datapath|alumux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N6
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~11 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~11_combout  = ( \cpu_inst|datapath|regfile_inst|data~148_combout  & ( \cpu_inst|datapath|regfile_inst|data~140_combout  & ( ((!\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// (\cpu_inst|datapath|regfile_inst|data~348_combout )) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~340_combout )))) # (\cpu_inst|datapath|alumux|Mux14~1_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~148_combout  & ( \cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (((\cpu_inst|datapath|alumux|Mux14~1_combout )) # (\cpu_inst|datapath|regfile_inst|data~348_combout 
// ))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (((\cpu_inst|datapath|regfile_inst|data~340_combout  & !\cpu_inst|datapath|alumux|Mux14~1_combout )))) ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~148_combout  & ( 
// !\cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~348_combout  & ((!\cpu_inst|datapath|alumux|Mux14~1_combout )))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// (((\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~340_combout )))) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~148_combout  & ( !\cpu_inst|datapath|regfile_inst|data~140_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux14~1_combout  & ((!\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~348_combout )) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~340_combout ))))) ) 
// ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~348_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~340_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~148_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~11 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~11 .lut_mask = 64'h2700275527AA27FF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N8
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector13~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector13~0_combout  = ( \cpu_inst|datapath|alu_inst|ShiftRight1~4_combout  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout ) # (\cpu_inst|datapath|alu_inst|ShiftRight0~1_combout ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|ShiftRight1~4_combout  & ( (\cpu_inst|datapath|alumux|Mux13~1_combout  & \cpu_inst|datapath|alu_inst|ShiftRight0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector13~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector13~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu_inst|datapath|alu_inst|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N24
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector5~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector5~3_combout  = ( \cpu_inst|datapath|alu_inst|Selector13~0_combout  & ( ((\cpu_inst|datapath|alu_inst|ShiftLeft0~11_combout  & \cpu_inst|datapath|alu_inst|Selector4~0_combout )) # 
// (\cpu_inst|datapath|alu_inst|Selector8~2_combout ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector13~0_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftLeft0~11_combout  & \cpu_inst|datapath|alu_inst|Selector4~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alu_inst|Selector8~2_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~11_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector5~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector5~3 .lut_mask = 64'h000F000F333F333F;
defparam \cpu_inst|datapath|alu_inst|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N34
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight0~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight0~4_combout  = ( \cpu_inst|datapath|alu_inst|ShiftRight1~4_combout  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout ) # ((!\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout  & 
// (\cpu_inst|datapath|regfile_inst|data~364_combout )) # (\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout  & ((\cpu_inst|datapath|regfile_inst|data~356_combout )))) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftRight1~4_combout  & ( 
// (\cpu_inst|datapath|alumux|Mux13~1_combout  & ((!\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout  & (\cpu_inst|datapath|regfile_inst|data~364_combout )) # (\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout  & 
// ((\cpu_inst|datapath|regfile_inst|data~356_combout ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~356_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~4 .lut_mask = 64'h11031103DDCFDDCF;
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y23_N26
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector5~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector5~0_combout  = ( !\cpu_inst|control|Selector4~0_combout  & ( \cpu_inst|datapath|regfile_inst|data~300_combout  & ( (!\cpu_inst|control|state.s_shf~q  & ((!\cpu_inst|control|Selector3~1_combout ) # 
// (\cpu_inst|datapath|alumux|Mux5~0_combout ))) ) ) ) # ( \cpu_inst|control|Selector4~0_combout  & ( !\cpu_inst|datapath|regfile_inst|data~300_combout  & ( (!\cpu_inst|control|state.s_shf~q  & !\cpu_inst|control|Selector3~1_combout ) ) ) )

	.dataa(!\cpu_inst|control|state.s_shf~q ),
	.datab(!\cpu_inst|control|Selector3~1_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux5~0_combout ),
	.datad(gnd),
	.datae(!\cpu_inst|control|Selector4~0_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector5~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector5~0 .lut_mask = 64'h000088888A8A0000;
defparam \cpu_inst|datapath|alu_inst|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N38
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector5~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector5~2_combout  = ( !\cpu_inst|datapath|alu_inst|Selector5~0_combout  & ( \cpu_inst|datapath|alu_inst|Selector8~1_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftRight0~4_combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector6~0_combout ) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector5~0_combout  & ( !\cpu_inst|datapath|alu_inst|Selector8~1_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~364_combout  & 
// (((!\cpu_inst|datapath|alu_inst|ShiftRight0~4_combout ) # (!\cpu_inst|datapath|alu_inst|Selector6~0_combout )))) # (\cpu_inst|datapath|regfile_inst|data~364_combout  & (!\cpu_inst|datapath|alu_inst|Equal0~2_combout  & 
// ((!\cpu_inst|datapath|alu_inst|ShiftRight0~4_combout ) # (!\cpu_inst|datapath|alu_inst|Selector6~0_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftRight0~4_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector6~0_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector5~0_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector5~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector5~2 .lut_mask = 64'hEEE00000FFF00000;
defparam \cpu_inst|datapath|alu_inst|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N10
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector5~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector5~1_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~19_combout  & ( \cpu_inst|datapath|alu_inst|Selector5~2_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector5~3_combout  & 
// (!\cpu_inst|datapath|alu_inst|Selector6~4_combout  & ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~41_sumout )))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~19_combout  & ( 
// \cpu_inst|datapath|alu_inst|Selector5~2_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector5~3_combout  & ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~41_sumout ))) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector5~3_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Add0~41_sumout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector6~4_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|ShiftLeft0~19_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector5~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector5~1 .lut_mask = 64'h00000000A8A8A800;
defparam \cpu_inst|datapath|alu_inst|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N24
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux5~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux5~0_combout  = ( \cpu_inst|control|marmux_sel [0] & ( \cpu_inst|datapath|MDR|data [10] & ( (!\cpu_inst|datapath|alu_inst|Selector5~1_combout ) # (!\cpu_inst|control|WideOr0~0_combout ) ) ) ) # ( !\cpu_inst|control|marmux_sel 
// [0] & ( \cpu_inst|datapath|MDR|data [10] & ( (!\cpu_inst|control|WideOr0~0_combout ) # (\cpu_inst|datapath|pc|data [10]) ) ) ) # ( \cpu_inst|control|marmux_sel [0] & ( !\cpu_inst|datapath|MDR|data [10] & ( (!\cpu_inst|datapath|alu_inst|Selector5~1_combout 
//  & \cpu_inst|control|WideOr0~0_combout ) ) ) ) # ( !\cpu_inst|control|marmux_sel [0] & ( !\cpu_inst|datapath|MDR|data [10] & ( (\cpu_inst|datapath|pc|data [10] & \cpu_inst|control|WideOr0~0_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|pc|data [10]),
	.datab(!\cpu_inst|datapath|alu_inst|Selector5~1_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|control|WideOr0~0_combout ),
	.datae(!\cpu_inst|control|marmux_sel [0]),
	.dataf(!\cpu_inst|datapath|MDR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux5~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux5~0 .lut_mask = 64'h005500CCFF55FFCC;
defparam \cpu_inst|datapath|marmux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y20_N25
dffeas \cpu_inst|datapath|MAR|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|marmux|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|datapath|MAR|data[11]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[10] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y22_N5
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N4
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data~4 (
// Equation(s):
// \cache_inst|datapath|way1|tag|data~4_combout  = ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [13] & ( \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a3  ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [13] & ( 
// \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a3  & ( (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [14] & ((!\cache_inst|datapath|way1|tag|data~0_combout ) # (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [13] & ( !\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a3  & ( (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [14]) 
// # ((\cache_inst|datapath|way1|tag|data~0_combout  & (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [14]),
	.datab(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|tag|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [13]),
	.dataf(!\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data~4 .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data~4 .lut_mask = 64'h0000AEAB5154FFFF;
defparam \cache_inst|datapath|way1|tag|data~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y18_N34
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data_rtl_0_bypass[22]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N35
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N33
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N14
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data~8 (
// Equation(s):
// \cache_inst|datapath|way1|tag|data~8_combout  = ( \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a7  & ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way1|tag|data_rtl_0_bypass [22] & 
// ((!\cache_inst|datapath|way1|tag|data~0_combout ) # (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [21]) ) ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a7  & ( 
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [21] & ((!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [22]) # ((\cache_inst|datapath|way1|tag|data~0_combout  & 
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a7  & ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way1|tag|data_rtl_0_bypass [22] & 
// ((!\cache_inst|datapath|way1|tag|data~0_combout ) # (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [21]) ) ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a7  & ( 
// !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [21] & ((!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [22]) # ((\cache_inst|datapath|way1|tag|data~0_combout  & 
// !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [22]),
	.datab(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [21]),
	.datac(!\cache_inst|datapath|way1|tag|data~0_combout ),
	.datad(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data~8 .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data~8 .lut_mask = 64'h2322737722237773;
defparam \cache_inst|datapath|way1|tag|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N18
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N19
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N27
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N26
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data~3 (
// Equation(s):
// \cache_inst|datapath|way1|tag|data~3_combout  = ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [11] & ( \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a2  ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [11] & ( 
// \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a2  & ( (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [12] & ((!\cache_inst|datapath|way1|tag|data~0_combout ) # (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [11] & ( !\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a2  & ( (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [12]) 
// # ((\cache_inst|datapath|way1|tag|data~0_combout  & (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [12]),
	.datab(!\cache_inst|datapath|way1|tag|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [11]),
	.dataf(!\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data~3 .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data~3 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|way1|tag|data~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N32
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data_rtl_0_bypass[24]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N33
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N29
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N28
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data~9 (
// Equation(s):
// \cache_inst|datapath|way1|tag|data~9_combout  = ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [23] & ( \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a8  ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [23] & ( 
// \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a8  & ( (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [24] & ((!\cache_inst|datapath|way1|tag|data~0_combout ) # (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [23] & ( !\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a8  & ( (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [24]) 
// # ((\cache_inst|datapath|way1|tag|data~0_combout  & (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [24]),
	.datab(!\cache_inst|datapath|way1|tag|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5]),
	.datae(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [23]),
	.dataf(!\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data~9 .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data~9 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_inst|datapath|way1|tag|data~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N22
stratixiii_lcell_comb \cache_inst|datapath|hit1~2 (
// Equation(s):
// \cache_inst|datapath|hit1~2_combout  = ( \cpu_inst|datapath|MAR|data [15] & ( \cache_inst|datapath|way1|tag|data~9_combout  & ( (!\cache_inst|datapath|way1|tag|data~8_combout  & (!\cpu_inst|datapath|MAR|data [14] & 
// (!\cache_inst|datapath|way1|tag|data~3_combout  $ (\cpu_inst|datapath|MAR|data [9])))) # (\cache_inst|datapath|way1|tag|data~8_combout  & (\cpu_inst|datapath|MAR|data [14] & (!\cache_inst|datapath|way1|tag|data~3_combout  $ (\cpu_inst|datapath|MAR|data 
// [9])))) ) ) ) # ( !\cpu_inst|datapath|MAR|data [15] & ( !\cache_inst|datapath|way1|tag|data~9_combout  & ( (!\cache_inst|datapath|way1|tag|data~8_combout  & (!\cpu_inst|datapath|MAR|data [14] & (!\cache_inst|datapath|way1|tag|data~3_combout  $ 
// (\cpu_inst|datapath|MAR|data [9])))) # (\cache_inst|datapath|way1|tag|data~8_combout  & (\cpu_inst|datapath|MAR|data [14] & (!\cache_inst|datapath|way1|tag|data~3_combout  $ (\cpu_inst|datapath|MAR|data [9])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|tag|data~8_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [14]),
	.datac(!\cache_inst|datapath|way1|tag|data~3_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [9]),
	.datae(!\cpu_inst|datapath|MAR|data [15]),
	.dataf(!\cache_inst|datapath|way1|tag|data~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|hit1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|hit1~2 .extended_lut = "off";
defparam \cache_inst|datapath|hit1~2 .lut_mask = 64'h9009000000009009;
defparam \cache_inst|datapath|hit1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data_rtl_0_bypass[10]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y22_N9
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y22_N21
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N20
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data~2 (
// Equation(s):
// \cache_inst|datapath|way1|tag|data~2_combout  = ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [9] & ( \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a1  ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [9] & ( 
// \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a1  & ( (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [10] & ((!\cache_inst|datapath|way1|tag|data~0_combout ) # (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [9] & ( !\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a1  & ( (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [10]) 
// # ((\cache_inst|datapath|way1|tag|data~0_combout  & (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|tag|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [10]),
	.datac(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [9]),
	.dataf(!\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data~2 .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data~2 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_inst|datapath|way1|tag|data~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N14
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y22_N15
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y22_N3
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N2
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data~5 (
// Equation(s):
// \cache_inst|datapath|way1|tag|data~5_combout  = ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [15] & ( \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a4  ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [15] & ( 
// \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a4  & ( (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [16] & ((!\cache_inst|datapath|way1|tag|data~0_combout ) # (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [15] & ( !\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a4  & ( (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [16]) 
// # ((\cache_inst|datapath|way1|tag|data~0_combout  & (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [16]),
	.datac(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|tag|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [15]),
	.dataf(!\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data~5 .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data~5 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_inst|datapath|way1|tag|data~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N24
stratixiii_lcell_comb \cache_inst|datapath|hit1~3 (
// Equation(s):
// \cache_inst|datapath|hit1~3_combout  = ( \cache_inst|datapath|way1|tag|data~5_combout  & ( (\cpu_inst|datapath|MAR|data [11] & (!\cache_inst|datapath|way1|tag|data~2_combout  $ (\cpu_inst|datapath|MAR|data [8]))) ) ) # ( 
// !\cache_inst|datapath|way1|tag|data~5_combout  & ( (!\cpu_inst|datapath|MAR|data [11] & (!\cache_inst|datapath|way1|tag|data~2_combout  $ (\cpu_inst|datapath|MAR|data [8]))) ) )

	.dataa(!\cache_inst|datapath|way1|tag|data~2_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [8]),
	.datac(!\cpu_inst|datapath|MAR|data [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way1|tag|data~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|hit1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|hit1~3 .extended_lut = "off";
defparam \cache_inst|datapath|hit1~3 .lut_mask = 64'h9090909009090909;
defparam \cache_inst|datapath|hit1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y23_N6
stratixiii_lcell_comb \cache_inst|datapath|way1|valid|data~17 (
// Equation(s):
// \cache_inst|datapath|way1|valid|data~17_combout  = ( \cache_inst|datapath|way1|valid|data~7_q  & ( \cache_inst|control|load_TD1~0_combout  ) ) # ( !\cache_inst|datapath|way1|valid|data~7_q  & ( \cache_inst|control|load_TD1~0_combout  & ( 
// \cache_inst|datapath|lru|data~18_combout  ) ) ) # ( \cache_inst|datapath|way1|valid|data~7_q  & ( !\cache_inst|control|load_TD1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|datapath|lru|data~18_combout ),
	.datad(gnd),
	.datae(!\cache_inst|datapath|way1|valid|data~7_q ),
	.dataf(!\cache_inst|control|load_TD1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|valid|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~17 .extended_lut = "off";
defparam \cache_inst|datapath|way1|valid|data~17 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \cache_inst|datapath|way1|valid|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y23_N7
dffeas \cache_inst|datapath|way1|valid|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|valid|data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|valid|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~7 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|valid|data~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N38
stratixiii_lcell_comb \cache_inst|datapath|lru|data~30 (
// Equation(s):
// \cache_inst|datapath|lru|data~30_combout  = (\cpu_inst|datapath|MAR|data [5] & (!\cpu_inst|datapath|MAR|data [4] & \cpu_inst|datapath|MAR|data [6]))

	.dataa(!\cpu_inst|datapath|MAR|data [5]),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|MAR|data [4]),
	.datad(!\cpu_inst|datapath|MAR|data [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~30 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~30 .lut_mask = 64'h0050005000500050;
defparam \cache_inst|datapath|lru|data~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y23_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|valid|data~23 (
// Equation(s):
// \cache_inst|datapath|way1|valid|data~23_combout  = ( \cache_inst|datapath|lru|data~30_combout  & ( (\cache_inst|datapath|way1|valid|data~6_q ) # (\cache_inst|control|load_TD1~0_combout ) ) ) # ( !\cache_inst|datapath|lru|data~30_combout  & ( 
// \cache_inst|datapath|way1|valid|data~6_q  ) )

	.dataa(gnd),
	.datab(!\cache_inst|control|load_TD1~0_combout ),
	.datac(gnd),
	.datad(!\cache_inst|datapath|way1|valid|data~6_q ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|lru|data~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|valid|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~23 .extended_lut = "off";
defparam \cache_inst|datapath|way1|valid|data~23 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \cache_inst|datapath|way1|valid|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y23_N25
dffeas \cache_inst|datapath|way1|valid|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|valid|data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|valid|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~6 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|valid|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N34
stratixiii_lcell_comb \cache_inst|datapath|lru|data~22 (
// Equation(s):
// \cache_inst|datapath|lru|data~22_combout  = (!\cpu_inst|datapath|MAR|data [6] & (!\cpu_inst|datapath|MAR|data [5] & \cpu_inst|datapath|MAR|data [4]))

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|MAR|data [6]),
	.datac(!\cpu_inst|datapath|MAR|data [5]),
	.datad(!\cpu_inst|datapath|MAR|data [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~22 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~22 .lut_mask = 64'h00C000C000C000C0;
defparam \cache_inst|datapath|lru|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N26
stratixiii_lcell_comb \cache_inst|datapath|way1|valid|data~19 (
// Equation(s):
// \cache_inst|datapath|way1|valid|data~19_combout  = ( \cache_inst|control|load_TD1~0_combout  & ( (\cache_inst|datapath|way1|valid|data~1_q ) # (\cache_inst|datapath|lru|data~22_combout ) ) ) # ( !\cache_inst|control|load_TD1~0_combout  & ( 
// \cache_inst|datapath|way1|valid|data~1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|datapath|lru|data~22_combout ),
	.datad(!\cache_inst|datapath|way1|valid|data~1_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|load_TD1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|valid|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~19 .extended_lut = "off";
defparam \cache_inst|datapath|way1|valid|data~19 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \cache_inst|datapath|way1|valid|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y19_N27
dffeas \cache_inst|datapath|way1|valid|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|valid|data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|valid|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~1 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|valid|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N22
stratixiii_lcell_comb \cache_inst|datapath|lru|data~28 (
// Equation(s):
// \cache_inst|datapath|lru|data~28_combout  = ( !\cpu_inst|datapath|MAR|data [6] & ( (!\cpu_inst|datapath|MAR|data [4] & \cpu_inst|datapath|MAR|data [5]) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [4]),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|MAR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~28 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~28 .lut_mask = 64'h0A0A0A0A00000000;
defparam \cache_inst|datapath|lru|data~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y19_N26
stratixiii_lcell_comb \cache_inst|datapath|way1|valid|data~22 (
// Equation(s):
// \cache_inst|datapath|way1|valid|data~22_combout  = ( \cache_inst|datapath|way1|valid|data~2_q  & ( \cache_inst|control|load_TD1~0_combout  ) ) # ( !\cache_inst|datapath|way1|valid|data~2_q  & ( \cache_inst|control|load_TD1~0_combout  & ( 
// \cache_inst|datapath|lru|data~28_combout  ) ) ) # ( \cache_inst|datapath|way1|valid|data~2_q  & ( !\cache_inst|control|load_TD1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_inst|datapath|lru|data~28_combout ),
	.datae(!\cache_inst|datapath|way1|valid|data~2_q ),
	.dataf(!\cache_inst|control|load_TD1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|valid|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~22 .extended_lut = "off";
defparam \cache_inst|datapath|way1|valid|data~22 .lut_mask = 64'h0000FFFF00FFFFFF;
defparam \cache_inst|datapath|way1|valid|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y19_N27
dffeas \cache_inst|datapath|way1|valid|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|valid|data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|valid|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~2 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|valid|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N30
stratixiii_lcell_comb \cache_inst|datapath|lru|data~24 (
// Equation(s):
// \cache_inst|datapath|lru|data~24_combout  = ( !\cpu_inst|datapath|MAR|data [6] & ( (\cpu_inst|datapath|MAR|data [4] & \cpu_inst|datapath|MAR|data [5]) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [4]),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|MAR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~24 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~24 .lut_mask = 64'h0505050500000000;
defparam \cache_inst|datapath|lru|data~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N6
stratixiii_lcell_comb \cache_inst|datapath|way1|valid|data~20 (
// Equation(s):
// \cache_inst|datapath|way1|valid|data~20_combout  = ( \cache_inst|datapath|lru|data~24_combout  & ( (\cache_inst|datapath|way1|valid|data~3_q ) # (\cache_inst|control|load_TD1~0_combout ) ) ) # ( !\cache_inst|datapath|lru|data~24_combout  & ( 
// \cache_inst|datapath|way1|valid|data~3_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|control|load_TD1~0_combout ),
	.datad(!\cache_inst|datapath|way1|valid|data~3_q ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|lru|data~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|valid|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~20 .extended_lut = "off";
defparam \cache_inst|datapath|way1|valid|data~20 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \cache_inst|datapath|way1|valid|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y19_N7
dffeas \cache_inst|datapath|way1|valid|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|valid|data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|valid|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~3 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|valid|data~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N30
stratixiii_lcell_comb \cache_inst|datapath|lru|data~26 (
// Equation(s):
// \cache_inst|datapath|lru|data~26_combout  = ( !\cpu_inst|datapath|MAR|data [4] & ( (!\cpu_inst|datapath|MAR|data [5] & !\cpu_inst|datapath|MAR|data [6]) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [5]),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|MAR|data [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~26 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~26 .lut_mask = 64'hA0A0A0A000000000;
defparam \cache_inst|datapath|lru|data~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N10
stratixiii_lcell_comb \cache_inst|datapath|way1|valid|data~21 (
// Equation(s):
// \cache_inst|datapath|way1|valid|data~21_combout  = ( \cache_inst|datapath|lru|data~26_combout  & ( (\cache_inst|datapath|way1|valid|data~0_q ) # (\cache_inst|control|load_TD1~0_combout ) ) ) # ( !\cache_inst|datapath|lru|data~26_combout  & ( 
// \cache_inst|datapath|way1|valid|data~0_q  ) )

	.dataa(!\cache_inst|control|load_TD1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_inst|datapath|way1|valid|data~0_q ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|lru|data~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|valid|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~21 .extended_lut = "off";
defparam \cache_inst|datapath|way1|valid|data~21 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \cache_inst|datapath|way1|valid|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N11
dffeas \cache_inst|datapath|way1|valid|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|valid|data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|valid|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~0 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|valid|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|valid|data~8 (
// Equation(s):
// \cache_inst|datapath|way1|valid|data~8_combout  = ( !\cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [6] & ((!\cpu_inst|datapath|MAR|data [4] & (((\cache_inst|datapath|way1|valid|data~0_q )))) # (\cpu_inst|datapath|MAR|data [4] & 
// (\cache_inst|datapath|way1|valid|data~1_q )))) # (\cpu_inst|datapath|MAR|data [6] & ((((\cpu_inst|datapath|MAR|data [4]))))) ) ) # ( \cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [6] & (((!\cpu_inst|datapath|MAR|data [4] & 
// (\cache_inst|datapath|way1|valid|data~2_q )) # (\cpu_inst|datapath|MAR|data [4] & ((\cache_inst|datapath|way1|valid|data~3_q )))))) # (\cpu_inst|datapath|MAR|data [6] & ((((\cpu_inst|datapath|MAR|data [4]))))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [6]),
	.datab(!\cache_inst|datapath|way1|valid|data~1_q ),
	.datac(!\cache_inst|datapath|way1|valid|data~2_q ),
	.datad(!\cpu_inst|datapath|MAR|data [4]),
	.datae(!\cpu_inst|datapath|MAR|data [5]),
	.dataf(!\cache_inst|datapath|way1|valid|data~3_q ),
	.datag(!\cache_inst|datapath|way1|valid|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|valid|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~8 .extended_lut = "on";
defparam \cache_inst|datapath|way1|valid|data~8 .lut_mask = 64'h0A770A550A770AFF;
defparam \cache_inst|datapath|way1|valid|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y23_N28
stratixiii_lcell_comb \cache_inst|datapath|lru|data~16 (
// Equation(s):
// \cache_inst|datapath|lru|data~16_combout  = (\cpu_inst|datapath|MAR|data [4] & (!\cpu_inst|datapath|MAR|data [5] & \cpu_inst|datapath|MAR|data [6]))

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|MAR|data [4]),
	.datac(!\cpu_inst|datapath|MAR|data [5]),
	.datad(!\cpu_inst|datapath|MAR|data [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~16 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~16 .lut_mask = 64'h0030003000300030;
defparam \cache_inst|datapath|lru|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y23_N2
stratixiii_lcell_comb \cache_inst|datapath|way1|valid|data~16 (
// Equation(s):
// \cache_inst|datapath|way1|valid|data~16_combout  = ( \cache_inst|datapath|way1|valid|data~5_q  & ( \cache_inst|datapath|lru|data~16_combout  ) ) # ( !\cache_inst|datapath|way1|valid|data~5_q  & ( \cache_inst|datapath|lru|data~16_combout  & ( 
// \cache_inst|control|load_TD1~0_combout  ) ) ) # ( \cache_inst|datapath|way1|valid|data~5_q  & ( !\cache_inst|datapath|lru|data~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|control|load_TD1~0_combout ),
	.datad(gnd),
	.datae(!\cache_inst|datapath|way1|valid|data~5_q ),
	.dataf(!\cache_inst|datapath|lru|data~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|valid|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~16 .extended_lut = "off";
defparam \cache_inst|datapath|way1|valid|data~16 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \cache_inst|datapath|way1|valid|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y23_N3
dffeas \cache_inst|datapath|way1|valid|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|valid|data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|valid|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~5 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|valid|data~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N16
stratixiii_lcell_comb \cache_inst|datapath|lru|data~20 (
// Equation(s):
// \cache_inst|datapath|lru|data~20_combout  = ( !\cpu_inst|datapath|MAR|data [4] & ( (\cpu_inst|datapath|MAR|data [6] & !\cpu_inst|datapath|MAR|data [5]) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|MAR|data [6]),
	.datac(!\cpu_inst|datapath|MAR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~20 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~20 .lut_mask = 64'h3030303000000000;
defparam \cache_inst|datapath|lru|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y23_N26
stratixiii_lcell_comb \cache_inst|datapath|way1|valid|data~18 (
// Equation(s):
// \cache_inst|datapath|way1|valid|data~18_combout  = ((\cache_inst|datapath|lru|data~20_combout  & \cache_inst|control|load_TD1~0_combout )) # (\cache_inst|datapath|way1|valid|data~4_q )

	.dataa(!\cache_inst|datapath|lru|data~20_combout ),
	.datab(!\cache_inst|control|load_TD1~0_combout ),
	.datac(gnd),
	.datad(!\cache_inst|datapath|way1|valid|data~4_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|valid|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~18 .extended_lut = "off";
defparam \cache_inst|datapath|way1|valid|data~18 .lut_mask = 64'h11FF11FF11FF11FF;
defparam \cache_inst|datapath|way1|valid|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y23_N27
dffeas \cache_inst|datapath|way1|valid|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|valid|data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|valid|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~4 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|valid|data~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y23_N20
stratixiii_lcell_comb \cache_inst|datapath|way1|valid|data~12 (
// Equation(s):
// \cache_inst|datapath|way1|valid|data~12_combout  = ( !\cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [6] & ((((\cache_inst|datapath|way1|valid|data~8_combout ))))) # (\cpu_inst|datapath|MAR|data [6] & 
// (((!\cache_inst|datapath|way1|valid|data~8_combout  & (\cache_inst|datapath|way1|valid|data~4_q )) # (\cache_inst|datapath|way1|valid|data~8_combout  & ((\cache_inst|datapath|way1|valid|data~5_q )))))) ) ) # ( \cpu_inst|datapath|MAR|data [5] & ( 
// (!\cpu_inst|datapath|MAR|data [6] & ((((\cache_inst|datapath|way1|valid|data~8_combout ))))) # (\cpu_inst|datapath|MAR|data [6] & ((!\cache_inst|datapath|way1|valid|data~8_combout  & (((\cache_inst|datapath|way1|valid|data~6_q )))) # 
// (\cache_inst|datapath|way1|valid|data~8_combout  & (\cache_inst|datapath|way1|valid|data~7_q )))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [6]),
	.datab(!\cache_inst|datapath|way1|valid|data~7_q ),
	.datac(!\cache_inst|datapath|way1|valid|data~6_q ),
	.datad(!\cache_inst|datapath|way1|valid|data~8_combout ),
	.datae(!\cpu_inst|datapath|MAR|data [5]),
	.dataf(!\cache_inst|datapath|way1|valid|data~5_q ),
	.datag(!\cache_inst|datapath|way1|valid|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|valid|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|valid|data~12 .extended_lut = "on";
defparam \cache_inst|datapath|way1|valid|data~12 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \cache_inst|datapath|way1|valid|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N37
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N18
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data_rtl_0_bypass[8]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N19
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N6
stratixiii_lcell_comb \cache_inst|datapath|hit1~4 (
// Equation(s):
// \cache_inst|datapath|hit1~4_combout  = ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [8] & ( \cache_inst|datapath|way1|tag|data~0_combout  & ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass 
// [6]) ) ) ) # ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [8] & ( !\cache_inst|datapath|way1|tag|data~0_combout  ) )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6]),
	.datad(gnd),
	.datae(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [8]),
	.dataf(!\cache_inst|datapath|way1|tag|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|hit1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|hit1~4 .extended_lut = "off";
defparam \cache_inst|datapath|hit1~4 .lut_mask = 64'h0000FFFF00003C3C;
defparam \cache_inst|datapath|hit1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N22
stratixiii_lcell_comb \cache_inst|datapath|hit1~0 (
// Equation(s):
// \cache_inst|datapath|hit1~0_combout  = ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [7] & ( \cache_inst|datapath|hit1~4_combout  & ( (\cache_inst|datapath|way1|valid|data~12_combout  & 
// (!\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a0  $ (\cpu_inst|datapath|MAR|data [7]))) ) ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [7] & ( \cache_inst|datapath|hit1~4_combout  & ( 
// (\cache_inst|datapath|way1|valid|data~12_combout  & (!\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a0  $ (\cpu_inst|datapath|MAR|data [7]))) ) ) ) # ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [7] & ( 
// !\cache_inst|datapath|hit1~4_combout  & ( (\cpu_inst|datapath|MAR|data [7] & \cache_inst|datapath|way1|valid|data~12_combout ) ) ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [7] & ( !\cache_inst|datapath|hit1~4_combout  & ( 
// (!\cpu_inst|datapath|MAR|data [7] & \cache_inst|datapath|way1|valid|data~12_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a0 ),
	.datac(!\cpu_inst|datapath|MAR|data [7]),
	.datad(!\cache_inst|datapath|way1|valid|data~12_combout ),
	.datae(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [7]),
	.dataf(!\cache_inst|datapath|hit1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|hit1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|hit1~0 .extended_lut = "off";
defparam \cache_inst|datapath|hit1~0 .lut_mask = 64'h00F0000F00C300C3;
defparam \cache_inst|datapath|hit1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N2
stratixiii_lcell_comb \cache_inst|datapath|hit1 (
// Equation(s):
// \cache_inst|datapath|hit1~combout  = ( \cache_inst|datapath|hit1~3_combout  & ( \cache_inst|datapath|hit1~0_combout  & ( (\cache_inst|datapath|hit1~1_combout  & (\cache_inst|datapath|hit1~2_combout  & (!\cache_inst|datapath|way1|tag|data~4_combout  $ 
// (\cpu_inst|datapath|MAR|data [10])))) ) ) )

	.dataa(!\cache_inst|datapath|hit1~1_combout ),
	.datab(!\cache_inst|datapath|way1|tag|data~4_combout ),
	.datac(!\cache_inst|datapath|hit1~2_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [10]),
	.datae(!\cache_inst|datapath|hit1~3_combout ),
	.dataf(!\cache_inst|datapath|hit1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|hit1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|hit1 .extended_lut = "off";
defparam \cache_inst|datapath|hit1 .lut_mask = 64'h0000000000000401;
defparam \cache_inst|datapath|hit1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N28
stratixiii_lcell_comb \cache_inst|control|lru_set~0 (
// Equation(s):
// \cache_inst|control|lru_set~0_combout  = ( !\cache_inst|datapath|hit1~combout  & ( (!\cache_inst|control|state.process_request~q  & (\cache_inst|datapath|hit0~combout  & \cache_inst|control|always0~0_combout )) ) )

	.dataa(!\cache_inst|control|state.process_request~q ),
	.datab(!\cache_inst|datapath|hit0~combout ),
	.datac(gnd),
	.datad(!\cache_inst|control|always0~0_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|hit1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|lru_set~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|lru_set~0 .extended_lut = "off";
defparam \cache_inst|control|lru_set~0 .lut_mask = 64'h0022002200000000;
defparam \cache_inst|control|lru_set~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N2
stratixiii_lcell_comb \cache_inst|datapath|lru|data~19 (
// Equation(s):
// \cache_inst|datapath|lru|data~19_combout  = ( \cache_inst|datapath|lru|data~18_combout  & ( ((!\cache_inst|control|d_set1~0_combout  & \cache_inst|datapath|lru|data~7_q )) # (\cache_inst|control|lru_set~0_combout ) ) ) # ( 
// !\cache_inst|datapath|lru|data~18_combout  & ( \cache_inst|datapath|lru|data~7_q  ) )

	.dataa(gnd),
	.datab(!\cache_inst|control|d_set1~0_combout ),
	.datac(!\cache_inst|control|lru_set~0_combout ),
	.datad(!\cache_inst|datapath|lru|data~7_q ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|lru|data~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~19 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~19 .lut_mask = 64'h00FF00FF0FCF0FCF;
defparam \cache_inst|datapath|lru|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N3
dffeas \cache_inst|datapath|lru|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|lru|data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|lru|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~7 .is_wysiwyg = "true";
defparam \cache_inst|datapath|lru|data~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N8
stratixiii_lcell_comb \cache_inst|datapath|lru|data~31 (
// Equation(s):
// \cache_inst|datapath|lru|data~31_combout  = ( \cache_inst|datapath|lru|data~30_combout  & ( ((!\cache_inst|control|d_set1~0_combout  & \cache_inst|datapath|lru|data~6_q )) # (\cache_inst|control|lru_set~0_combout ) ) ) # ( 
// !\cache_inst|datapath|lru|data~30_combout  & ( \cache_inst|datapath|lru|data~6_q  ) )

	.dataa(gnd),
	.datab(!\cache_inst|control|lru_set~0_combout ),
	.datac(!\cache_inst|control|d_set1~0_combout ),
	.datad(!\cache_inst|datapath|lru|data~6_q ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|lru|data~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~31 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~31 .lut_mask = 64'h00FF00FF33F333F3;
defparam \cache_inst|datapath|lru|data~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N9
dffeas \cache_inst|datapath|lru|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|lru|data~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|lru|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~6 .is_wysiwyg = "true";
defparam \cache_inst|datapath|lru|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N2
stratixiii_lcell_comb \cache_inst|datapath|lru|data~25 (
// Equation(s):
// \cache_inst|datapath|lru|data~25_combout  = ( \cache_inst|control|lru_set~0_combout  & ( (\cache_inst|datapath|lru|data~3_q ) # (\cache_inst|datapath|lru|data~24_combout ) ) ) # ( !\cache_inst|control|lru_set~0_combout  & ( 
// (\cache_inst|datapath|lru|data~3_q  & ((!\cache_inst|control|d_set1~0_combout ) # (!\cache_inst|datapath|lru|data~24_combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_inst|control|d_set1~0_combout ),
	.datac(!\cache_inst|datapath|lru|data~24_combout ),
	.datad(!\cache_inst|datapath|lru|data~3_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|lru_set~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~25 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~25 .lut_mask = 64'h00FC00FC0FFF0FFF;
defparam \cache_inst|datapath|lru|data~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N3
dffeas \cache_inst|datapath|lru|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|lru|data~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|lru|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~3 .is_wysiwyg = "true";
defparam \cache_inst|datapath|lru|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N8
stratixiii_lcell_comb \cache_inst|datapath|lru|data~29 (
// Equation(s):
// \cache_inst|datapath|lru|data~29_combout  = ( \cache_inst|control|lru_set~0_combout  & ( (\cache_inst|datapath|lru|data~2_q ) # (\cache_inst|datapath|lru|data~28_combout ) ) ) # ( !\cache_inst|control|lru_set~0_combout  & ( 
// (\cache_inst|datapath|lru|data~2_q  & ((!\cache_inst|datapath|lru|data~28_combout ) # (!\cache_inst|control|d_set1~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|lru|data~28_combout ),
	.datac(!\cache_inst|control|d_set1~0_combout ),
	.datad(!\cache_inst|datapath|lru|data~2_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|lru_set~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~29 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~29 .lut_mask = 64'h00FC00FC33FF33FF;
defparam \cache_inst|datapath|lru|data~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N9
dffeas \cache_inst|datapath|lru|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|lru|data~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|lru|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~2 .is_wysiwyg = "true";
defparam \cache_inst|datapath|lru|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N20
stratixiii_lcell_comb \cache_inst|datapath|lru|data~23 (
// Equation(s):
// \cache_inst|datapath|lru|data~23_combout  = ( \cache_inst|control|lru_set~0_combout  & ( (\cache_inst|datapath|lru|data~1_q ) # (\cache_inst|datapath|lru|data~22_combout ) ) ) # ( !\cache_inst|control|lru_set~0_combout  & ( 
// (\cache_inst|datapath|lru|data~1_q  & ((!\cache_inst|control|d_set1~0_combout ) # (!\cache_inst|datapath|lru|data~22_combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_inst|control|d_set1~0_combout ),
	.datac(!\cache_inst|datapath|lru|data~22_combout ),
	.datad(!\cache_inst|datapath|lru|data~1_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|lru_set~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~23 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~23 .lut_mask = 64'h00FC00FC0FFF0FFF;
defparam \cache_inst|datapath|lru|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N21
dffeas \cache_inst|datapath|lru|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|lru|data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|lru|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~1 .is_wysiwyg = "true";
defparam \cache_inst|datapath|lru|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N12
stratixiii_lcell_comb \cache_inst|datapath|lru|data~27 (
// Equation(s):
// \cache_inst|datapath|lru|data~27_combout  = ( \cache_inst|control|lru_set~0_combout  & ( (\cache_inst|datapath|lru|data~0_q ) # (\cache_inst|datapath|lru|data~26_combout ) ) ) # ( !\cache_inst|control|lru_set~0_combout  & ( 
// (\cache_inst|datapath|lru|data~0_q  & ((!\cache_inst|datapath|lru|data~26_combout ) # (!\cache_inst|control|d_set1~0_combout ))) ) )

	.dataa(!\cache_inst|datapath|lru|data~26_combout ),
	.datab(gnd),
	.datac(!\cache_inst|control|d_set1~0_combout ),
	.datad(!\cache_inst|datapath|lru|data~0_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|lru_set~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~27 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~27 .lut_mask = 64'h00FA00FA55FF55FF;
defparam \cache_inst|datapath|lru|data~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N13
dffeas \cache_inst|datapath|lru|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|lru|data~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|lru|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~0 .is_wysiwyg = "true";
defparam \cache_inst|datapath|lru|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N24
stratixiii_lcell_comb \cache_inst|datapath|lru|data~8 (
// Equation(s):
// \cache_inst|datapath|lru|data~8_combout  = ( !\cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [4] & (((\cache_inst|datapath|lru|data~0_q  & (!\cpu_inst|datapath|MAR|data [6]))))) # (\cpu_inst|datapath|MAR|data [4] & 
// ((((\cache_inst|datapath|lru|data~1_q ) # (\cpu_inst|datapath|MAR|data [6]))))) ) ) # ( \cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [4] & (((\cache_inst|datapath|lru|data~2_q  & (!\cpu_inst|datapath|MAR|data [6]))))) # 
// (\cpu_inst|datapath|MAR|data [4] & ((((\cpu_inst|datapath|MAR|data [6]))) # (\cache_inst|datapath|lru|data~3_q ))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [4]),
	.datab(!\cache_inst|datapath|lru|data~3_q ),
	.datac(!\cache_inst|datapath|lru|data~2_q ),
	.datad(!\cpu_inst|datapath|MAR|data [6]),
	.datae(!\cpu_inst|datapath|MAR|data [5]),
	.dataf(!\cache_inst|datapath|lru|data~1_q ),
	.datag(!\cache_inst|datapath|lru|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~8 .extended_lut = "on";
defparam \cache_inst|datapath|lru|data~8 .lut_mask = 64'h0A551B555F551B55;
defparam \cache_inst|datapath|lru|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N28
stratixiii_lcell_comb \cache_inst|datapath|lru|data~17 (
// Equation(s):
// \cache_inst|datapath|lru|data~17_combout  = ( \cache_inst|control|d_set1~0_combout  & ( (!\cache_inst|datapath|lru|data~16_combout  & ((\cache_inst|datapath|lru|data~5_q ))) # (\cache_inst|datapath|lru|data~16_combout  & 
// (\cache_inst|control|lru_set~0_combout )) ) ) # ( !\cache_inst|control|d_set1~0_combout  & ( ((\cache_inst|control|lru_set~0_combout  & \cache_inst|datapath|lru|data~16_combout )) # (\cache_inst|datapath|lru|data~5_q ) ) )

	.dataa(gnd),
	.datab(!\cache_inst|control|lru_set~0_combout ),
	.datac(!\cache_inst|datapath|lru|data~16_combout ),
	.datad(!\cache_inst|datapath|lru|data~5_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|d_set1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~17 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~17 .lut_mask = 64'h03FF03FF03F303F3;
defparam \cache_inst|datapath|lru|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N29
dffeas \cache_inst|datapath|lru|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|lru|data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|lru|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~5 .is_wysiwyg = "true";
defparam \cache_inst|datapath|lru|data~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N22
stratixiii_lcell_comb \cache_inst|datapath|lru|data~21 (
// Equation(s):
// \cache_inst|datapath|lru|data~21_combout  = ( \cache_inst|datapath|lru|data~4_q  & ( \cache_inst|control|d_set1~0_combout  & ( (!\cache_inst|datapath|lru|data~20_combout ) # (\cache_inst|control|lru_set~0_combout ) ) ) ) # ( 
// !\cache_inst|datapath|lru|data~4_q  & ( \cache_inst|control|d_set1~0_combout  & ( (\cache_inst|datapath|lru|data~20_combout  & \cache_inst|control|lru_set~0_combout ) ) ) ) # ( \cache_inst|datapath|lru|data~4_q  & ( !\cache_inst|control|d_set1~0_combout  
// ) ) # ( !\cache_inst|datapath|lru|data~4_q  & ( !\cache_inst|control|d_set1~0_combout  & ( (\cache_inst|datapath|lru|data~20_combout  & \cache_inst|control|lru_set~0_combout ) ) ) )

	.dataa(!\cache_inst|datapath|lru|data~20_combout ),
	.datab(gnd),
	.datac(!\cache_inst|control|lru_set~0_combout ),
	.datad(gnd),
	.datae(!\cache_inst|datapath|lru|data~4_q ),
	.dataf(!\cache_inst|control|d_set1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~21 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~21 .lut_mask = 64'h0505FFFF0505AFAF;
defparam \cache_inst|datapath|lru|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N23
dffeas \cache_inst|datapath|lru|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|lru|data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|lru|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~4 .is_wysiwyg = "true";
defparam \cache_inst|datapath|lru|data~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N24
stratixiii_lcell_comb \cache_inst|datapath|lru|data~12 (
// Equation(s):
// \cache_inst|datapath|lru|data~12_combout  = ( !\cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [6] & ((((\cache_inst|datapath|lru|data~8_combout ))))) # (\cpu_inst|datapath|MAR|data [6] & (((!\cache_inst|datapath|lru|data~8_combout  & 
// (\cache_inst|datapath|lru|data~4_q )) # (\cache_inst|datapath|lru|data~8_combout  & ((\cache_inst|datapath|lru|data~5_q )))))) ) ) # ( \cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [6] & ((((\cache_inst|datapath|lru|data~8_combout 
// ))))) # (\cpu_inst|datapath|MAR|data [6] & ((!\cache_inst|datapath|lru|data~8_combout  & (((\cache_inst|datapath|lru|data~6_q )))) # (\cache_inst|datapath|lru|data~8_combout  & (\cache_inst|datapath|lru|data~7_q )))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [6]),
	.datab(!\cache_inst|datapath|lru|data~7_q ),
	.datac(!\cache_inst|datapath|lru|data~6_q ),
	.datad(!\cache_inst|datapath|lru|data~8_combout ),
	.datae(!\cpu_inst|datapath|MAR|data [5]),
	.dataf(!\cache_inst|datapath|lru|data~5_q ),
	.datag(!\cache_inst|datapath|lru|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~12 .extended_lut = "on";
defparam \cache_inst|datapath|lru|data~12 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \cache_inst|datapath|lru|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N10
stratixiii_lcell_comb \cache_inst|control|load_TD1~0 (
// Equation(s):
// \cache_inst|control|load_TD1~0_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( \cache_inst|datapath|lru|data~12_combout  ) )

	.dataa(!\cache_inst|datapath|lru|data~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|control|state.fetch_cline~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|load_TD1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|load_TD1~0 .extended_lut = "off";
defparam \cache_inst|control|load_TD1~0 .lut_mask = 64'h0000000055555555;
defparam \cache_inst|control|load_TD1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y15_N19
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[201] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [201]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[201] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[201] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y15_N18
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[97]~291 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[97]~291_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [201] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [202]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & \cache_inst|datapath|way1|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a97 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [201] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [202] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a97  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [201] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [202]) # 
// (((\cache_inst|datapath|way1|data|data~0_combout  & !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a97 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [201] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [202] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a97  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [202]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a97 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [201]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[97]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[97]~291 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[97]~291 .lut_mask = 64'h0023DCFF0032CDFF;
defparam \cache_inst|datapath|wayselector_mux|f[97]~291 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y15_N14
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[202]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[202]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[202]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[202]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[202]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[202]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y15_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[202] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[202]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [202]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[202] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[202] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y14_N34
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[201]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[201]~feeder_combout  = ( \cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_lowbyte|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[201]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[201]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[201]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[201]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y14_N35
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[201] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[201]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [201]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[201] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[201] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y15_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[97]~292 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[97]~292_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [201] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a97  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [201] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a97  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [202] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [201] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a97  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [202]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datab(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [202]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [201]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a97 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[97]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[97]~292 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[97]~292 .lut_mask = 64'h0000FF2100DEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[97]~292 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y15_N34
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[97]~293 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[97]~293_combout  = ( \cache_inst|datapath|wayselector_mux|f[97]~291_combout  & ( \cache_inst|datapath|wayselector_mux|f[97]~292_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[97]~291_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[97]~292_combout  & ( ((\cache_inst|datapath|hit0~1_combout  & (\cache_inst|datapath|hit0~0_combout  & !\cache_inst|datapath|Equal0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[97]~291_combout  & ( !\cache_inst|datapath|wayselector_mux|f[97]~292_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & ((!\cache_inst|datapath|hit0~1_combout ) # ((!\cache_inst|datapath|hit0~0_combout ) 
// # (\cache_inst|datapath|Equal0~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|hit0~1_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|Equal0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[97]~291_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[97]~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[97]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[97]~293 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[97]~293 .lut_mask = 64'h0000C8CC3733FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[97]~293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N2
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[1]~39 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[1]~39_combout  = ( \cache_inst|datapath|wayselector_mux|f[65]~197_combout  & ( \cache_inst|datapath|wayselector_mux|f[113]~341_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2])) # 
// (\cache_inst|datapath|wayselector_mux|f[97]~293_combout ))) # (\cpu_inst|datapath|MAR|data [1] & (((\cache_inst|datapath|wayselector_mux|f[81]~245_combout ) # (\cpu_inst|datapath|MAR|data [2])))) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[65]~197_combout  & ( \cache_inst|datapath|wayselector_mux|f[113]~341_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[97]~293_combout  & (\cpu_inst|datapath|MAR|data [2]))) # 
// (\cpu_inst|datapath|MAR|data [1] & (((\cache_inst|datapath|wayselector_mux|f[81]~245_combout ) # (\cpu_inst|datapath|MAR|data [2])))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[65]~197_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[113]~341_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2])) # (\cache_inst|datapath|wayselector_mux|f[97]~293_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (((!\cpu_inst|datapath|MAR|data [2] & \cache_inst|datapath|wayselector_mux|f[81]~245_combout )))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[65]~197_combout  & ( !\cache_inst|datapath|wayselector_mux|f[113]~341_combout  & ( 
// (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[97]~293_combout  & (\cpu_inst|datapath|MAR|data [2]))) # (\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2] & 
// \cache_inst|datapath|wayselector_mux|f[81]~245_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cache_inst|datapath|wayselector_mux|f[97]~293_combout ),
	.datac(!\cpu_inst|datapath|MAR|data [2]),
	.datad(!\cache_inst|datapath|wayselector_mux|f[81]~245_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[65]~197_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[113]~341_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[1]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[1]~39 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[1]~39 .lut_mask = 64'h0252A2F20757A7F7;
defparam \cpu_inst|datapath|mdrmux|f[1]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N6
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[1]~40 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[1]~40_combout  = ( \cache_inst|datapath|wayselector_mux|f[1]~5_combout  & ( \cache_inst|datapath|wayselector_mux|f[33]~101_combout  & ( (!\cpu_inst|datapath|MAR|data [1]) # ((!\cpu_inst|datapath|MAR|data [2] & 
// (\cache_inst|datapath|wayselector_mux|f[17]~53_combout )) # (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[49]~149_combout )))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[1]~5_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[33]~101_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (((\cpu_inst|datapath|MAR|data [2])))) # (\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & 
// (\cache_inst|datapath|wayselector_mux|f[17]~53_combout )) # (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[49]~149_combout ))))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[1]~5_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[33]~101_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2])))) # (\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & 
// (\cache_inst|datapath|wayselector_mux|f[17]~53_combout )) # (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[49]~149_combout ))))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[1]~5_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[33]~101_combout  & ( (\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[17]~53_combout )) # (\cpu_inst|datapath|MAR|data [2] & 
// ((\cache_inst|datapath|wayselector_mux|f[49]~149_combout ))))) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cache_inst|datapath|wayselector_mux|f[17]~53_combout ),
	.datac(!\cpu_inst|datapath|MAR|data [2]),
	.datad(!\cache_inst|datapath|wayselector_mux|f[49]~149_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[1]~5_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[33]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[1]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[1]~40 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[1]~40 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \cpu_inst|datapath|mdrmux|f[1]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N8
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[1]~41 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[1]~41_combout  = ( \cpu_inst|control|WideOr25~1_combout  & ( !\cpu_inst|datapath|alu_inst|Selector14~7_combout  ) ) # ( !\cpu_inst|control|WideOr25~1_combout  & ( (!\cpu_inst|datapath|MAR|data [3] & 
// ((\cpu_inst|datapath|mdrmux|f[1]~40_combout ))) # (\cpu_inst|datapath|MAR|data [3] & (\cpu_inst|datapath|mdrmux|f[1]~39_combout )) ) )

	.dataa(!\cpu_inst|datapath|mdrmux|f[1]~39_combout ),
	.datab(!\cpu_inst|datapath|mdrmux|f[1]~40_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector14~7_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [3]),
	.datae(gnd),
	.dataf(!\cpu_inst|control|WideOr25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[1]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[1]~41 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[1]~41 .lut_mask = 64'h33553355F0F0F0F0;
defparam \cpu_inst|datapath|mdrmux|f[1]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \cpu_inst|datapath|MDR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[1]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[1]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[1] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N30
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux14~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux14~0_combout  = ( \cpu_inst|datapath|MDR|data [9] & ( ((\cpu_inst|datapath|MAR|data [0] & \cpu_inst|control|state.ldb2~q )) # (\cpu_inst|datapath|MDR|data [1]) ) ) # ( !\cpu_inst|datapath|MDR|data [9] & ( 
// (\cpu_inst|datapath|MDR|data [1] & ((!\cpu_inst|datapath|MAR|data [0]) # (!\cpu_inst|control|state.ldb2~q ))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [0]),
	.datab(!\cpu_inst|control|state.ldb2~q ),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|MDR|data [1]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MDR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux14~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux14~0 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \cpu_inst|datapath|mdrOutModifier|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N31
dffeas \cpu_inst|datapath|IR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrOutModifier|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[1] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N18
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux14~1 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux14~1_combout  = ( \cpu_inst|datapath|regfile_inst|data~180_combout  & ( \cpu_inst|control|WideOr8~combout  & ( (!\cpu_inst|control|state.calc_addr_b~q  & ((!\cpu_inst|datapath|alumux|Mux10~0_combout  & 
// ((\cpu_inst|datapath|IR|data [0]))) # (\cpu_inst|datapath|alumux|Mux10~0_combout  & (\cpu_inst|datapath|IR|data [1])))) # (\cpu_inst|control|state.calc_addr_b~q  & (\cpu_inst|datapath|IR|data [1])) ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~180_combout  & ( \cpu_inst|control|WideOr8~combout  & ( (!\cpu_inst|control|state.calc_addr_b~q  & ((!\cpu_inst|datapath|alumux|Mux10~0_combout  & ((\cpu_inst|datapath|IR|data [0]))) # 
// (\cpu_inst|datapath|alumux|Mux10~0_combout  & (\cpu_inst|datapath|IR|data [1])))) # (\cpu_inst|control|state.calc_addr_b~q  & (\cpu_inst|datapath|IR|data [1])) ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~180_combout  & ( 
// !\cpu_inst|control|WideOr8~combout  & ( ((!\cpu_inst|control|state.calc_addr_b~q  & !\cpu_inst|datapath|alumux|Mux10~0_combout )) # (\cpu_inst|datapath|IR|data [1]) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~180_combout  & ( 
// !\cpu_inst|control|WideOr8~combout  & ( (\cpu_inst|datapath|IR|data [1] & ((\cpu_inst|datapath|alumux|Mux10~0_combout ) # (\cpu_inst|control|state.calc_addr_b~q ))) ) ) )

	.dataa(!\cpu_inst|control|state.calc_addr_b~q ),
	.datab(!\cpu_inst|datapath|IR|data [1]),
	.datac(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datad(!\cpu_inst|datapath|IR|data [0]),
	.datae(!\cpu_inst|datapath|regfile_inst|data~180_combout ),
	.dataf(!\cpu_inst|control|WideOr8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux14~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux14~1 .lut_mask = 64'h1313B3B313B313B3;
defparam \cpu_inst|datapath|alumux|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y23_N22
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector2~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector2~0_combout  = ( \cpu_inst|datapath|regfile_inst|data~356_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & ((\cpu_inst|datapath|regfile_inst|data~380_combout ) # (\cpu_inst|datapath|alumux|Mux15~0_combout ))) 
// ) ) # ( !\cpu_inst|datapath|regfile_inst|data~356_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & (!\cpu_inst|datapath|alumux|Mux15~0_combout  & \cpu_inst|datapath|regfile_inst|data~380_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~380_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector2~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector2~0 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \cpu_inst|datapath|alu_inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N10
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight0~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight0~3_combout  = ( \cpu_inst|datapath|regfile_inst|data~364_combout  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout  & (((!\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout )))) # 
// (\cpu_inst|datapath|alumux|Mux13~1_combout  & (!\cpu_inst|datapath|alu_inst|Selector2~0_combout  & (!\cpu_inst|datapath|alumux|Mux14~1_combout ))) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~364_combout  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout  
// & ((!\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout ))) # (\cpu_inst|datapath|alumux|Mux13~1_combout  & (!\cpu_inst|datapath|alu_inst|Selector2~0_combout )) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector2~0_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~3 .lut_mask = 64'hEE22EE22EC20EC20;
defparam \cpu_inst|datapath|alu_inst|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N22
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector6~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector6~5_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~17_combout  & ( \cpu_inst|datapath|alu_inst|ShiftRight0~0_combout  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout  & 
// (((\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout  & \cpu_inst|datapath|alu_inst|Selector8~2_combout )) # (\cpu_inst|datapath|alu_inst|Selector3~0_combout ))) # (\cpu_inst|datapath|alumux|Mux13~1_combout  & 
// (((\cpu_inst|datapath|alu_inst|Selector8~2_combout )))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~17_combout  & ( \cpu_inst|datapath|alu_inst|ShiftRight0~0_combout  & ( (\cpu_inst|datapath|alu_inst|Selector8~2_combout  & 
// ((\cpu_inst|datapath|alumux|Mux13~1_combout ) # (\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout ))) ) ) ) # ( \cpu_inst|datapath|alu_inst|ShiftLeft0~17_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftRight0~0_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux13~1_combout  & (((\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout  & \cpu_inst|datapath|alu_inst|Selector8~2_combout )) # (\cpu_inst|datapath|alu_inst|Selector3~0_combout ))) ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|ShiftLeft0~17_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftRight0~0_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout  & (!\cpu_inst|datapath|alumux|Mux13~1_combout  & 
// \cpu_inst|datapath|alu_inst|Selector8~2_combout )) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector8~2_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector3~0_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|ShiftLeft0~17_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector6~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector6~5 .lut_mask = 64'h040404CC070707CF;
defparam \cpu_inst|datapath|alu_inst|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N38
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector6~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector6~1_combout  = ( \cpu_inst|control|Selector4~0_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~324_combout  & (!\cpu_inst|control|Selector3~1_combout  & !\cpu_inst|control|state.s_shf~q )) ) ) # ( 
// !\cpu_inst|control|Selector4~0_combout  & ( (\cpu_inst|datapath|regfile_inst|data~324_combout  & (!\cpu_inst|control|state.s_shf~q  & ((!\cpu_inst|control|Selector3~1_combout ) # (\cpu_inst|datapath|alumux|Mux6~0_combout )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~324_combout ),
	.datab(!\cpu_inst|control|Selector3~1_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux6~0_combout ),
	.datad(!\cpu_inst|control|state.s_shf~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector6~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector6~1 .lut_mask = 64'h4500450088008800;
defparam \cpu_inst|datapath|alu_inst|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N4
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector6~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector6~2_combout  = ( \cpu_inst|datapath|alu_inst|Selector4~0_combout  & ( \cpu_inst|datapath|alu_inst|Selector8~1_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector6~1_combout  & 
// !\cpu_inst|datapath|alu_inst|ShiftLeft0~8_combout ) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector4~0_combout  & ( \cpu_inst|datapath|alu_inst|Selector8~1_combout  & ( !\cpu_inst|datapath|alu_inst|Selector6~1_combout  ) ) ) # ( 
// \cpu_inst|datapath|alu_inst|Selector4~0_combout  & ( !\cpu_inst|datapath|alu_inst|Selector8~1_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector6~1_combout  & (!\cpu_inst|datapath|alu_inst|ShiftLeft0~8_combout  & 
// ((!\cpu_inst|datapath|regfile_inst|data~364_combout ) # (!\cpu_inst|datapath|alu_inst|Equal0~2_combout )))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector4~0_combout  & ( !\cpu_inst|datapath|alu_inst|Selector8~1_combout  & ( 
// (!\cpu_inst|datapath|alu_inst|Selector6~1_combout  & ((!\cpu_inst|datapath|regfile_inst|data~364_combout ) # (!\cpu_inst|datapath|alu_inst|Equal0~2_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector6~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~8_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector4~0_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector6~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector6~2 .lut_mask = 64'hE0E0E000F0F0F000;
defparam \cpu_inst|datapath|alu_inst|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N32
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector6~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector6~3_combout  = ( !\cpu_inst|datapath|alu_inst|Selector6~5_combout  & ( \cpu_inst|datapath|alu_inst|Selector6~2_combout  & ( (!\cpu_inst|datapath|alu_inst|Equal0~0_combout  & 
// (((!\cpu_inst|datapath|alu_inst|Selector6~0_combout )) # (\cpu_inst|datapath|alu_inst|ShiftRight0~3_combout ))) # (\cpu_inst|datapath|alu_inst|Equal0~0_combout  & (!\cpu_inst|datapath|alu_inst|Add0~37_sumout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector6~0_combout ) # (\cpu_inst|datapath|alu_inst|ShiftRight0~3_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftRight0~3_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Add0~37_sumout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector6~0_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector6~5_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector6~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector6~3 .lut_mask = 64'h00000000FA320000;
defparam \cpu_inst|datapath|alu_inst|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N16
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~33 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~33_sumout  = SUM(( \cpu_inst|datapath|pc|data [9] ) + ( GND ) + ( \cpu_inst|datapath|pcPlus2|Add0~30  ))
// \cpu_inst|datapath|pcPlus2|Add0~34  = CARRY(( \cpu_inst|datapath|pc|data [9] ) + ( GND ) + ( \cpu_inst|datapath|pcPlus2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|pc|data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~33_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~33 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu_inst|datapath|pcPlus2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N14
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux6~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux6~0_combout  = ( \cpu_inst|control|Selector1~0_combout  & ( \cpu_inst|datapath|MDR|data [9] & ( (!\cpu_inst|control|Selector0~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector6~3_combout )) # 
// (\cpu_inst|control|Selector0~0_combout  & ((\cpu_inst|datapath|pcPlus2|Add0~33_sumout ))) ) ) ) # ( !\cpu_inst|control|Selector1~0_combout  & ( \cpu_inst|datapath|MDR|data [9] & ( (!\cpu_inst|control|Selector0~0_combout ) # 
// (\cpu_inst|datapath|br_adder|Add0~33_sumout ) ) ) ) # ( \cpu_inst|control|Selector1~0_combout  & ( !\cpu_inst|datapath|MDR|data [9] & ( (!\cpu_inst|control|Selector0~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector6~3_combout )) # 
// (\cpu_inst|control|Selector0~0_combout  & ((\cpu_inst|datapath|pcPlus2|Add0~33_sumout ))) ) ) ) # ( !\cpu_inst|control|Selector1~0_combout  & ( !\cpu_inst|datapath|MDR|data [9] & ( (\cpu_inst|datapath|br_adder|Add0~33_sumout  & 
// \cpu_inst|control|Selector0~0_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector6~3_combout ),
	.datab(!\cpu_inst|datapath|br_adder|Add0~33_sumout ),
	.datac(!\cpu_inst|datapath|pcPlus2|Add0~33_sumout ),
	.datad(!\cpu_inst|control|Selector0~0_combout ),
	.datae(!\cpu_inst|control|Selector1~0_combout ),
	.dataf(!\cpu_inst|datapath|MDR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux6~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux6~0 .lut_mask = 64'h0033AA0FFF33AA0F;
defparam \cpu_inst|datapath|pcmux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y25_N15
dffeas \cpu_inst|datapath|pc|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[9] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N32
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux5~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux5~0_combout  = ( \cpu_inst|datapath|br_adder|Add0~37_sumout  & ( \cpu_inst|datapath|alu_inst|Selector5~1_combout  & ( (!\cpu_inst|control|Selector0~0_combout  & (((\cpu_inst|datapath|MDR|data [10] & 
// !\cpu_inst|control|Selector1~0_combout )))) # (\cpu_inst|control|Selector0~0_combout  & (((!\cpu_inst|control|Selector1~0_combout )) # (\cpu_inst|datapath|pcPlus2|Add0~37_sumout ))) ) ) ) # ( !\cpu_inst|datapath|br_adder|Add0~37_sumout  & ( 
// \cpu_inst|datapath|alu_inst|Selector5~1_combout  & ( (!\cpu_inst|control|Selector0~0_combout  & (((\cpu_inst|datapath|MDR|data [10] & !\cpu_inst|control|Selector1~0_combout )))) # (\cpu_inst|control|Selector0~0_combout  & 
// (\cpu_inst|datapath|pcPlus2|Add0~37_sumout  & ((\cpu_inst|control|Selector1~0_combout )))) ) ) ) # ( \cpu_inst|datapath|br_adder|Add0~37_sumout  & ( !\cpu_inst|datapath|alu_inst|Selector5~1_combout  & ( (!\cpu_inst|control|Selector0~0_combout  & 
// (((\cpu_inst|control|Selector1~0_combout ) # (\cpu_inst|datapath|MDR|data [10])))) # (\cpu_inst|control|Selector0~0_combout  & (((!\cpu_inst|control|Selector1~0_combout )) # (\cpu_inst|datapath|pcPlus2|Add0~37_sumout ))) ) ) ) # ( 
// !\cpu_inst|datapath|br_adder|Add0~37_sumout  & ( !\cpu_inst|datapath|alu_inst|Selector5~1_combout  & ( (!\cpu_inst|control|Selector0~0_combout  & (((\cpu_inst|control|Selector1~0_combout ) # (\cpu_inst|datapath|MDR|data [10])))) # 
// (\cpu_inst|control|Selector0~0_combout  & (\cpu_inst|datapath|pcPlus2|Add0~37_sumout  & ((\cpu_inst|control|Selector1~0_combout )))) ) ) )

	.dataa(!\cpu_inst|control|Selector0~0_combout ),
	.datab(!\cpu_inst|datapath|pcPlus2|Add0~37_sumout ),
	.datac(!\cpu_inst|datapath|MDR|data [10]),
	.datad(!\cpu_inst|control|Selector1~0_combout ),
	.datae(!\cpu_inst|datapath|br_adder|Add0~37_sumout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux5~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux5~0 .lut_mask = 64'h0ABB5FBB0A115F11;
defparam \cpu_inst|datapath|pcmux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y20_N33
dffeas \cpu_inst|datapath|pc|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[10] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N8
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux5~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux5~0_combout  = ( \cpu_inst|datapath|br_adder|Add0~37_sumout  & ( \cpu_inst|datapath|alu_inst|Selector5~1_combout  & ( (!\cpu_inst|control|WideOr15~combout  & (((\cpu_inst|datapath|pc|data [10])) # 
// (\cpu_inst|control|WideOr16~combout ))) # (\cpu_inst|control|WideOr15~combout  & (!\cpu_inst|control|WideOr16~combout  & ((\cpu_inst|datapath|mdrOutModifier|Mux5~0_combout )))) ) ) ) # ( !\cpu_inst|datapath|br_adder|Add0~37_sumout  & ( 
// \cpu_inst|datapath|alu_inst|Selector5~1_combout  & ( (!\cpu_inst|control|WideOr16~combout  & ((!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [10])) # (\cpu_inst|control|WideOr15~combout  & 
// ((\cpu_inst|datapath|mdrOutModifier|Mux5~0_combout ))))) ) ) ) # ( \cpu_inst|datapath|br_adder|Add0~37_sumout  & ( !\cpu_inst|datapath|alu_inst|Selector5~1_combout  & ( ((!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|pc|data [10])) # 
// (\cpu_inst|control|WideOr15~combout  & ((\cpu_inst|datapath|mdrOutModifier|Mux5~0_combout )))) # (\cpu_inst|control|WideOr16~combout ) ) ) ) # ( !\cpu_inst|datapath|br_adder|Add0~37_sumout  & ( !\cpu_inst|datapath|alu_inst|Selector5~1_combout  & ( 
// (!\cpu_inst|control|WideOr15~combout  & (!\cpu_inst|control|WideOr16~combout  & (\cpu_inst|datapath|pc|data [10]))) # (\cpu_inst|control|WideOr15~combout  & (((\cpu_inst|datapath|mdrOutModifier|Mux5~0_combout )) # (\cpu_inst|control|WideOr16~combout ))) ) 
// ) )

	.dataa(!\cpu_inst|control|WideOr15~combout ),
	.datab(!\cpu_inst|control|WideOr16~combout ),
	.datac(!\cpu_inst|datapath|pc|data [10]),
	.datad(!\cpu_inst|datapath|mdrOutModifier|Mux5~0_combout ),
	.datae(!\cpu_inst|datapath|br_adder|Add0~37_sumout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux5~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux5~0 .lut_mask = 64'h195D3B7F084C2A6E;
defparam \cpu_inst|datapath|regfilemux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y23_N5
dffeas \cpu_inst|datapath|regfile_inst|data~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~90 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N28
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~224 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~224_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|regfile_inst|data~10_q  & ((!\cpu_inst|datapath|IR|data [2])))))) # (\cpu_inst|datapath|IR|data [0] & 
// ((((\cpu_inst|datapath|IR|data [2]))) # (\cpu_inst|datapath|regfile_inst|data~26_q ))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~42_q  & ((!\cpu_inst|datapath|IR|data [2])))) # 
// (\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|IR|data [2]) # (\cpu_inst|datapath|regfile_inst|data~58_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~26_q ),
	.datab(!\cpu_inst|datapath|IR|data [0]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~42_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~58_q ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|IR|data [2]),
	.datag(!\cpu_inst|datapath|regfile_inst|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~224 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~224 .lut_mask = 64'h1D1D0C3F33333333;
defparam \cpu_inst|datapath|regfile_inst|data~224 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y23_N28
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~228 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~228_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|regfile_inst|data~224_combout  & (((\cpu_inst|datapath|regfile_inst|data~74_q  & (\cpu_inst|datapath|IR|data [2]))))) # 
// (\cpu_inst|datapath|regfile_inst|data~224_combout  & ((((!\cpu_inst|datapath|IR|data [2]))) # (\cpu_inst|datapath|regfile_inst|data~90_q ))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|regfile_inst|data~224_combout  & 
// (\cpu_inst|datapath|regfile_inst|data~106_q  & (\cpu_inst|datapath|IR|data [2]))) # (\cpu_inst|datapath|regfile_inst|data~224_combout  & (((!\cpu_inst|datapath|IR|data [2]) # (\cpu_inst|datapath|regfile_inst|data~122_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~90_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~224_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~106_q ),
	.datad(!\cpu_inst|datapath|IR|data [2]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~122_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~228 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~228 .lut_mask = 64'h331D330C331D333F;
defparam \cpu_inst|datapath|regfile_inst|data~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N24
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux5~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux5~0_combout  = ( \cpu_inst|datapath|alumux|Mux3~0_combout  & ( \cpu_inst|datapath|alumux|Mux3~1_combout  ) ) # ( !\cpu_inst|datapath|alumux|Mux3~0_combout  & ( \cpu_inst|datapath|alumux|Mux3~1_combout  ) ) # ( 
// \cpu_inst|datapath|alumux|Mux3~0_combout  & ( !\cpu_inst|datapath|alumux|Mux3~1_combout  & ( \cpu_inst|datapath|regfile_inst|data~228_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~228_combout ),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|alumux|Mux3~0_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux5~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux5~0 .lut_mask = 64'h00000F0FFFFFFFFF;
defparam \cpu_inst|datapath|alumux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N16
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~1_combout  = ( \cpu_inst|datapath|regfile_inst|data~276_combout  & ( \cpu_inst|datapath|regfile_inst|data~292_combout  & ( (!\cpu_inst|datapath|alumux|Mux3~1_combout  & !\cpu_inst|datapath|alumux|Mux3~0_combout ) ) ) 
// ) # ( !\cpu_inst|datapath|regfile_inst|data~276_combout  & ( \cpu_inst|datapath|regfile_inst|data~292_combout  & ( (!\cpu_inst|datapath|alumux|Mux3~1_combout  & !\cpu_inst|datapath|alumux|Mux3~0_combout ) ) ) ) # ( 
// \cpu_inst|datapath|regfile_inst|data~276_combout  & ( !\cpu_inst|datapath|regfile_inst|data~292_combout  & ( (!\cpu_inst|datapath|alumux|Mux3~1_combout  & !\cpu_inst|datapath|alumux|Mux3~0_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~276_combout  & ( !\cpu_inst|datapath|regfile_inst|data~292_combout  & ( (!\cpu_inst|datapath|alumux|Mux3~1_combout  & ((!\cpu_inst|datapath|alumux|Mux3~0_combout ) # ((!\cpu_inst|datapath|regfile_inst|data~268_combout 
//  & !\cpu_inst|datapath|regfile_inst|data~284_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~268_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~284_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux3~1_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux3~0_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~276_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~1 .lut_mask = 64'hF080F000F000F000;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N4
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~0_combout  = ( \cpu_inst|datapath|regfile_inst|data~252_combout  & ( \cpu_inst|datapath|regfile_inst|data~236_combout  & ( (!\cpu_inst|datapath|alumux|Mux3~1_combout  & !\cpu_inst|datapath|alumux|Mux3~0_combout ) ) ) 
// ) # ( !\cpu_inst|datapath|regfile_inst|data~252_combout  & ( \cpu_inst|datapath|regfile_inst|data~236_combout  & ( (!\cpu_inst|datapath|alumux|Mux3~1_combout  & !\cpu_inst|datapath|alumux|Mux3~0_combout ) ) ) ) # ( 
// \cpu_inst|datapath|regfile_inst|data~252_combout  & ( !\cpu_inst|datapath|regfile_inst|data~236_combout  & ( (!\cpu_inst|datapath|alumux|Mux3~1_combout  & !\cpu_inst|datapath|alumux|Mux3~0_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~252_combout  & ( !\cpu_inst|datapath|regfile_inst|data~236_combout  & ( (!\cpu_inst|datapath|alumux|Mux3~1_combout  & ((!\cpu_inst|datapath|alumux|Mux3~0_combout ) # ((!\cpu_inst|datapath|regfile_inst|data~260_combout 
//  & !\cpu_inst|datapath|regfile_inst|data~244_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux3~1_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~260_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~244_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux3~0_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~252_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~0 .lut_mask = 64'hAA80AA00AA00AA00;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N38
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~0_combout  & ( \cpu_inst|datapath|alumux|Mux11~0_combout  ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~0_combout  & ( \cpu_inst|datapath|alumux|Mux11~0_combout 
//  ) ) # ( \cpu_inst|datapath|alu_inst|ShiftLeft0~0_combout  & ( !\cpu_inst|datapath|alumux|Mux11~0_combout  & ( (((!\cpu_inst|datapath|alu_inst|ShiftLeft0~1_combout ) # (\cpu_inst|datapath|alumux|Mux10~1_combout )) # 
// (\cpu_inst|datapath|alumux|Mux6~0_combout )) # (\cpu_inst|datapath|alumux|Mux5~0_combout ) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~0_combout  & ( !\cpu_inst|datapath|alumux|Mux11~0_combout  ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux5~0_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux6~0_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~1_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux10~1_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|ShiftLeft0~0_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~2 .lut_mask = 64'hFFFFF7FFFFFFFFFF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N0
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector14~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector14~1_combout  = ( \cpu_inst|datapath|regfile_inst|data~364_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & \cpu_inst|datapath|alu_inst|Selector10~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|alu_inst|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector14~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector14~1 .lut_mask = 64'h0000000000330033;
defparam \cpu_inst|datapath|alu_inst|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N10
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector13~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector13~1_combout  = ( \cpu_inst|datapath|alu_inst|Selector10~0_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & (((\cpu_inst|datapath|alu_inst|Selector13~0_combout  & 
// \cpu_inst|datapath|alu_inst|Selector10~3_combout )) # (\cpu_inst|datapath|alu_inst|ShiftRight0~4_combout ))) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector10~0_combout  & ( (!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & 
// (\cpu_inst|datapath|alu_inst|Selector13~0_combout  & \cpu_inst|datapath|alu_inst|Selector10~3_combout )) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftRight0~4_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector13~0_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector10~3_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector13~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector13~1 .lut_mask = 64'h000A000A222A222A;
defparam \cpu_inst|datapath|alu_inst|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N36
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~13 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~13_combout  = ( \cpu_inst|datapath|regfile_inst|data~332_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~324_combout ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~332_combout  & ( (\cpu_inst|datapath|alumux|Mux14~1_combout  & \cpu_inst|datapath|regfile_inst|data~324_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~324_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~13 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~13 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y24_N22
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~26 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~26_combout  = ( \cpu_inst|datapath|regfile_inst|data~148_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~340_combout ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~148_combout  & ( (\cpu_inst|datapath|alumux|Mux14~1_combout  & \cpu_inst|datapath|regfile_inst|data~340_combout ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|regfile_inst|data~340_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~148_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~26 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~26 .lut_mask = 64'h0055AAFF0055AAFF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N18
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector13~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector13~2_combout  = ( \cpu_inst|datapath|alumux|Mux13~1_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~26_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout 
// ))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~13_combout )) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux13~1_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~26_combout  & ( 
// (\cpu_inst|datapath|alu_inst|ShiftLeft0~27_combout ) # (\cpu_inst|datapath|alumux|Mux15~0_combout ) ) ) ) # ( \cpu_inst|datapath|alumux|Mux13~1_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~26_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout ))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~13_combout )) ) ) ) # ( 
// !\cpu_inst|datapath|alumux|Mux13~1_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~26_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & \cpu_inst|datapath|alu_inst|ShiftLeft0~27_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftLeft0~13_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~27_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout ),
	.datae(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector13~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector13~2 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \cpu_inst|datapath|alu_inst|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N24
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector13~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector13~3_combout  = ( \cpu_inst|control|Selector4~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & (!\cpu_inst|control|Selector3~1_combout  & !\cpu_inst|datapath|regfile_inst|data~164_combout )) ) ) # ( 
// !\cpu_inst|control|Selector4~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & (\cpu_inst|datapath|regfile_inst|data~164_combout  & ((!\cpu_inst|control|Selector3~1_combout ) # (\cpu_inst|datapath|alumux|Mux13~1_combout )))) ) )

	.dataa(!\cpu_inst|control|state.s_shf~q ),
	.datab(!\cpu_inst|control|Selector3~1_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~164_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector13~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector13~3 .lut_mask = 64'h080A080A80808080;
defparam \cpu_inst|datapath|alu_inst|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N10
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector13~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector13~4_combout  = ( !\cpu_inst|datapath|alu_inst|Selector13~3_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector10~6_combout  & ((!\cpu_inst|datapath|alu_inst|Selector14~0_combout ) # 
// ((!\cpu_inst|datapath|alu_inst|Selector9~1_combout )))) # (\cpu_inst|datapath|alu_inst|Selector10~6_combout  & (!\cpu_inst|datapath|alu_inst|Selector13~2_combout  & ((!\cpu_inst|datapath|alu_inst|Selector14~0_combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector9~1_combout )))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector10~6_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector14~0_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector9~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector13~2_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector13~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector13~4 .lut_mask = 64'hFCA8FCA800000000;
defparam \cpu_inst|datapath|alu_inst|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N38
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector13~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector13~5_combout  = ( \cpu_inst|datapath|alu_inst|Selector13~4_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector14~1_combout  & (!\cpu_inst|datapath|alu_inst|Selector13~1_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~9_sumout )))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector14~1_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Add0~9_sumout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector13~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector13~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector13~5 .lut_mask = 64'h00000000A800A800;
defparam \cpu_inst|datapath|alu_inst|Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N4
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[2]~42 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[2]~42_combout  = ( \cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[98]~296_combout  & ( (!\cpu_inst|datapath|MAR|data [1]) # (\cache_inst|datapath|wayselector_mux|f[114]~344_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[98]~296_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[66]~200_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[82]~248_combout )) ) ) ) # ( \cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[98]~296_combout  & ( (\cpu_inst|datapath|MAR|data [1] & 
// \cache_inst|datapath|wayselector_mux|f[114]~344_combout ) ) ) ) # ( !\cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[98]~296_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[66]~200_combout ))) # (\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[82]~248_combout )) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[82]~248_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [1]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[66]~200_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[114]~344_combout ),
	.datae(!\cpu_inst|datapath|MAR|data [2]),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[98]~296_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[2]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[2]~42 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[2]~42 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \cpu_inst|datapath|mdrmux|f[2]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y15_N22
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[2]~43 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[2]~43_combout  = ( \cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[50]~152_combout  & ( (\cpu_inst|datapath|MAR|data [1]) # (\cache_inst|datapath|wayselector_mux|f[34]~104_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[50]~152_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[2]~8_combout )) # (\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[18]~56_combout ))) ) ) ) # ( \cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[50]~152_combout  & ( (\cache_inst|datapath|wayselector_mux|f[34]~104_combout  & !\cpu_inst|datapath|MAR|data 
// [1]) ) ) ) # ( !\cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[50]~152_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[2]~8_combout )) # (\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[18]~56_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[34]~104_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[2]~8_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[18]~56_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [1]),
	.datae(!\cpu_inst|datapath|MAR|data [2]),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[50]~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[2]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[2]~43 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[2]~43 .lut_mask = 64'h330F5500330F55FF;
defparam \cpu_inst|datapath|mdrmux|f[2]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y16_N34
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[2]~44 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[2]~44_combout  = ( \cpu_inst|datapath|mdrmux|f[2]~43_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & (((!\cpu_inst|datapath|MAR|data [3]) # (\cpu_inst|datapath|mdrmux|f[2]~42_combout )))) # 
// (\cpu_inst|control|WideOr25~1_combout  & (!\cpu_inst|datapath|alu_inst|Selector13~5_combout )) ) ) # ( !\cpu_inst|datapath|mdrmux|f[2]~43_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & (((\cpu_inst|datapath|MAR|data [3] & 
// \cpu_inst|datapath|mdrmux|f[2]~42_combout )))) # (\cpu_inst|control|WideOr25~1_combout  & (!\cpu_inst|datapath|alu_inst|Selector13~5_combout )) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector13~5_combout ),
	.datab(!\cpu_inst|control|WideOr25~1_combout ),
	.datac(!\cpu_inst|datapath|MAR|data [3]),
	.datad(!\cpu_inst|datapath|mdrmux|f[2]~42_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|mdrmux|f[2]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[2]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[2]~44 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[2]~44 .lut_mask = 64'h222E222EE2EEE2EE;
defparam \cpu_inst|datapath|mdrmux|f[2]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N35
dffeas \cpu_inst|datapath|MDR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[2]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[1]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[2] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N2
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~5 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~5_sumout  = SUM(( GND ) + ( \cpu_inst|datapath|pc|data [2] ) + ( \cpu_inst|datapath|pcPlus2|Add0~2  ))
// \cpu_inst|datapath|pcPlus2|Add0~6  = CARRY(( GND ) + ( \cpu_inst|datapath|pc|data [2] ) + ( \cpu_inst|datapath|pcPlus2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [2]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~5_sumout ),
	.cout(\cpu_inst|datapath|pcPlus2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~5 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_inst|datapath|pcPlus2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N28
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux13~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux13~0_combout  = ( \cpu_inst|control|Selector1~0_combout  & ( \cpu_inst|datapath|br_adder|Add0~5_sumout  & ( (!\cpu_inst|control|Selector0~0_combout  & ((!\cpu_inst|datapath|alu_inst|Selector13~5_combout ))) # 
// (\cpu_inst|control|Selector0~0_combout  & (\cpu_inst|datapath|pcPlus2|Add0~5_sumout )) ) ) ) # ( !\cpu_inst|control|Selector1~0_combout  & ( \cpu_inst|datapath|br_adder|Add0~5_sumout  & ( (\cpu_inst|control|Selector0~0_combout ) # 
// (\cpu_inst|datapath|MDR|data [2]) ) ) ) # ( \cpu_inst|control|Selector1~0_combout  & ( !\cpu_inst|datapath|br_adder|Add0~5_sumout  & ( (!\cpu_inst|control|Selector0~0_combout  & ((!\cpu_inst|datapath|alu_inst|Selector13~5_combout ))) # 
// (\cpu_inst|control|Selector0~0_combout  & (\cpu_inst|datapath|pcPlus2|Add0~5_sumout )) ) ) ) # ( !\cpu_inst|control|Selector1~0_combout  & ( !\cpu_inst|datapath|br_adder|Add0~5_sumout  & ( (\cpu_inst|datapath|MDR|data [2] & 
// !\cpu_inst|control|Selector0~0_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [2]),
	.datab(!\cpu_inst|datapath|pcPlus2|Add0~5_sumout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector13~5_combout ),
	.datad(!\cpu_inst|control|Selector0~0_combout ),
	.datae(!\cpu_inst|control|Selector1~0_combout ),
	.dataf(!\cpu_inst|datapath|br_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux13~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux13~0 .lut_mask = 64'h5500F03355FFF033;
defparam \cpu_inst|datapath|pcmux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y25_N29
dffeas \cpu_inst|datapath|pc|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[2] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N12
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux12~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux12~0_combout  = ( \cpu_inst|control|Selector0~0_combout  & ( \cpu_inst|datapath|MDR|data [3] & ( (!\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|br_adder|Add0~9_sumout ))) # 
// (\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|pcPlus2|Add0~9_sumout )) ) ) ) # ( !\cpu_inst|control|Selector0~0_combout  & ( \cpu_inst|datapath|MDR|data [3] & ( (!\cpu_inst|datapath|alu_inst|Selector12~6_combout ) # 
// (!\cpu_inst|control|Selector1~0_combout ) ) ) ) # ( \cpu_inst|control|Selector0~0_combout  & ( !\cpu_inst|datapath|MDR|data [3] & ( (!\cpu_inst|control|Selector1~0_combout  & ((\cpu_inst|datapath|br_adder|Add0~9_sumout ))) # 
// (\cpu_inst|control|Selector1~0_combout  & (\cpu_inst|datapath|pcPlus2|Add0~9_sumout )) ) ) ) # ( !\cpu_inst|control|Selector0~0_combout  & ( !\cpu_inst|datapath|MDR|data [3] & ( (!\cpu_inst|datapath|alu_inst|Selector12~6_combout  & 
// \cpu_inst|control|Selector1~0_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector12~6_combout ),
	.datab(!\cpu_inst|datapath|pcPlus2|Add0~9_sumout ),
	.datac(!\cpu_inst|datapath|br_adder|Add0~9_sumout ),
	.datad(!\cpu_inst|control|Selector1~0_combout ),
	.datae(!\cpu_inst|control|Selector0~0_combout ),
	.dataf(!\cpu_inst|datapath|MDR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux12~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux12~0 .lut_mask = 64'h00AA0F33FFAA0F33;
defparam \cpu_inst|datapath|pcmux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y25_N13
dffeas \cpu_inst|datapath|pc|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[3] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N36
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux12~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux12~0_combout  = ( \cpu_inst|datapath|pc|data [3] & ( \cpu_inst|control|WideOr16~combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|br_adder|Add0~9_sumout )) # (\cpu_inst|control|WideOr15~combout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector12~6_combout ))) ) ) ) # ( !\cpu_inst|datapath|pc|data [3] & ( \cpu_inst|control|WideOr16~combout  & ( (!\cpu_inst|control|WideOr15~combout  & (\cpu_inst|datapath|br_adder|Add0~9_sumout )) # 
// (\cpu_inst|control|WideOr15~combout  & ((!\cpu_inst|datapath|alu_inst|Selector12~6_combout ))) ) ) ) # ( \cpu_inst|datapath|pc|data [3] & ( !\cpu_inst|control|WideOr16~combout  & ( (!\cpu_inst|control|WideOr15~combout ) # 
// (\cpu_inst|datapath|mdrOutModifier|Mux12~0_combout ) ) ) ) # ( !\cpu_inst|datapath|pc|data [3] & ( !\cpu_inst|control|WideOr16~combout  & ( (\cpu_inst|datapath|mdrOutModifier|Mux12~0_combout  & \cpu_inst|control|WideOr15~combout ) ) ) )

	.dataa(!\cpu_inst|datapath|br_adder|Add0~9_sumout ),
	.datab(!\cpu_inst|datapath|mdrOutModifier|Mux12~0_combout ),
	.datac(!\cpu_inst|control|WideOr15~combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector12~6_combout ),
	.datae(!\cpu_inst|datapath|pc|data [3]),
	.dataf(!\cpu_inst|control|WideOr16~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux12~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux12~0 .lut_mask = 64'h0303F3F35F505F50;
defparam \cpu_inst|datapath|regfilemux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N39
dffeas \cpu_inst|datapath|regfile_inst|data~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|regfilemux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|datapath|regfile_inst|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~115 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N18
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~144 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~144_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|regfile_inst|data~3_q  & !\cpu_inst|datapath|storemux|f[2]~0_combout )))) # 
// (\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~19_q )))) ) ) # ( \cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[0]~2_combout  & 
// (((\cpu_inst|datapath|regfile_inst|data~35_q  & !\cpu_inst|datapath|storemux|f[2]~0_combout )))) # (\cpu_inst|datapath|storemux|f[0]~2_combout  & (((\cpu_inst|datapath|storemux|f[2]~0_combout )) # (\cpu_inst|datapath|regfile_inst|data~51_q )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~19_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~51_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~35_q ),
	.datad(!\cpu_inst|datapath|storemux|f[0]~2_combout ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~144 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~144 .lut_mask = 64'h0F550F3300FF00FF;
defparam \cpu_inst|datapath|regfile_inst|data~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N16
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~148 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~148_combout  = ( !\cpu_inst|datapath|storemux|f[1]~1_combout  & ( ((!\cpu_inst|datapath|storemux|f[2]~0_combout  & (((\cpu_inst|datapath|regfile_inst|data~144_combout )))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  
// & ((!\cpu_inst|datapath|regfile_inst|data~144_combout  & (\cpu_inst|datapath|regfile_inst|data~67_q )) # (\cpu_inst|datapath|regfile_inst|data~144_combout  & ((\cpu_inst|datapath|regfile_inst|data~83_q )))))) ) ) # ( 
// \cpu_inst|datapath|storemux|f[1]~1_combout  & ( (!\cpu_inst|datapath|storemux|f[2]~0_combout  & ((((\cpu_inst|datapath|regfile_inst|data~144_combout ))))) # (\cpu_inst|datapath|storemux|f[2]~0_combout  & 
// (((!\cpu_inst|datapath|regfile_inst|data~144_combout  & ((\cpu_inst|datapath|regfile_inst|data~99_q ))) # (\cpu_inst|datapath|regfile_inst|data~144_combout  & (\cpu_inst|datapath|regfile_inst|data~115_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~115_q ),
	.datab(!\cpu_inst|datapath|storemux|f[2]~0_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~99_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~83_q ),
	.datae(!\cpu_inst|datapath|storemux|f[1]~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~144_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~148 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~148 .lut_mask = 64'h03030303CCFFDDDD;
defparam \cpu_inst|datapath|regfile_inst|data~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N38
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector12~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector12~2_combout  = ( \cpu_inst|datapath|alumux|Mux15~0_combout  & ( \cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout ) # (\cpu_inst|datapath|regfile_inst|data~348_combout ) 
// ) ) ) # ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( \cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & (\cpu_inst|datapath|regfile_inst|data~148_combout )) # 
// (\cpu_inst|datapath|alumux|Mux14~1_combout  & ((\cpu_inst|datapath|regfile_inst|data~340_combout ))) ) ) ) # ( \cpu_inst|datapath|alumux|Mux15~0_combout  & ( !\cpu_inst|datapath|regfile_inst|data~140_combout  & ( 
// (\cpu_inst|datapath|regfile_inst|data~348_combout  & \cpu_inst|datapath|alumux|Mux14~1_combout ) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( !\cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  
// & (\cpu_inst|datapath|regfile_inst|data~148_combout )) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & ((\cpu_inst|datapath|regfile_inst|data~340_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~148_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~340_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~348_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datae(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector12~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector12~2 .lut_mask = 64'h5533000F5533FF0F;
defparam \cpu_inst|datapath|alu_inst|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N32
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector12~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector12~3_combout  = ( \cpu_inst|datapath|alu_inst|Selector12~2_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & (((!\cpu_inst|datapath|alumux|Mux13~1_combout ) # (\cpu_inst|datapath|alu_inst|ShiftRight1~6_combout 
// )))) # (\cpu_inst|datapath|alumux|Mux12~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftRight1~5_combout  & (!\cpu_inst|datapath|alumux|Mux13~1_combout ))) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector12~2_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux12~1_combout  & (((\cpu_inst|datapath|alumux|Mux13~1_combout  & \cpu_inst|datapath|alu_inst|ShiftRight1~6_combout )))) # (\cpu_inst|datapath|alumux|Mux12~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftRight1~5_combout  & 
// (!\cpu_inst|datapath|alumux|Mux13~1_combout ))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftRight1~5_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftRight1~6_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector12~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector12~3 .lut_mask = 64'h101C101CD0DCD0DC;
defparam \cpu_inst|datapath|alu_inst|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y25_N28
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector12~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector12~4_combout  = ( \cpu_inst|control|Selector4~0_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~148_combout  & (!\cpu_inst|control|Selector3~1_combout  & !\cpu_inst|control|state.s_shf~q )) ) ) # ( 
// !\cpu_inst|control|Selector4~0_combout  & ( (\cpu_inst|datapath|regfile_inst|data~148_combout  & (!\cpu_inst|control|state.s_shf~q  & ((!\cpu_inst|control|Selector3~1_combout ) # (\cpu_inst|datapath|alumux|Mux12~1_combout )))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~148_combout ),
	.datab(!\cpu_inst|control|Selector3~1_combout ),
	.datac(!\cpu_inst|control|state.s_shf~q ),
	.datad(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector12~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector12~4 .lut_mask = 64'h4050405080808080;
defparam \cpu_inst|datapath|alu_inst|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N4
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector15~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector15~0_combout  = ( \cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  ) ) # ( !\cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( 
// (!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & \cpu_inst|datapath|alu_inst|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector15~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector15~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \cpu_inst|datapath|alu_inst|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N8
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector12~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector12~5_combout  = ( !\cpu_inst|datapath|alu_inst|Selector12~4_combout  & ( \cpu_inst|datapath|alu_inst|Selector15~0_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector12~3_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector14~0_combout ) # (!\cpu_inst|datapath|alu_inst|Selector12~0_combout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector12~4_combout  & ( !\cpu_inst|datapath|alu_inst|Selector15~0_combout  & ( 
// (!\cpu_inst|datapath|alu_inst|Selector14~0_combout ) # (!\cpu_inst|datapath|alu_inst|Selector12~0_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector14~0_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector12~0_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|alu_inst|Selector12~3_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector12~4_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector12~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector12~5 .lut_mask = 64'hEEEE0000EE000000;
defparam \cpu_inst|datapath|alu_inst|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N16
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector0~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector0~0_combout  = ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( (\cpu_inst|datapath|alu_inst|Equal0~1_combout  & \cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|alu_inst|Equal0~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~10_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector0~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector0~0 .lut_mask = 64'h000F000F00000000;
defparam \cpu_inst|datapath|alu_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N30
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector12~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector12~1_combout  = ( \cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( \cpu_inst|datapath|alu_inst|Selector0~0_combout  & ( ((\cpu_inst|datapath|alumux|Mux13~1_combout  & \cpu_inst|datapath|alumux|Mux12~1_combout )) # 
// (\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( \cpu_inst|datapath|alu_inst|Selector0~0_combout  & ( (\cpu_inst|datapath|alumux|Mux13~1_combout  & \cpu_inst|datapath|alumux|Mux12~1_combout ) 
// ) ) ) # ( \cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( !\cpu_inst|datapath|alu_inst|Selector0~0_combout  & ( ((\cpu_inst|datapath|alumux|Mux13~1_combout  & \cpu_inst|datapath|alumux|Mux12~1_combout )) # 
// (\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector12~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector12~1 .lut_mask = 64'h000003FF030303FF;
defparam \cpu_inst|datapath|alu_inst|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N4
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector12~6 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector12~6_combout  = ( \cpu_inst|datapath|alu_inst|Selector12~5_combout  & ( \cpu_inst|datapath|alu_inst|Selector12~1_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~364_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~13_sumout ))) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector12~5_combout  & ( !\cpu_inst|datapath|alu_inst|Selector12~1_combout  & ( 
// (!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~13_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Add0~13_sumout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector12~5_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector12~6 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector12~6 .lut_mask = 64'h0000FCFC0000FC00;
defparam \cpu_inst|datapath|alu_inst|Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y28_N18
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[11]~21 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[11]~21_combout  = ( \cache_inst|datapath|wayselector_mux|f[59]~179_combout  & ( \cache_inst|datapath|wayselector_mux|f[27]~83_combout  & ( ((!\cpu_inst|datapath|MAR|data [2] & 
// ((\cache_inst|datapath|wayselector_mux|f[11]~35_combout ))) # (\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[43]~131_combout ))) # (\cpu_inst|datapath|MAR|data [1]) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[59]~179_combout  & ( \cache_inst|datapath|wayselector_mux|f[27]~83_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[11]~35_combout ))) # 
// (\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[43]~131_combout )))) # (\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2])))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[59]~179_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[27]~83_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[11]~35_combout ))) # (\cpu_inst|datapath|MAR|data [2] & 
// (\cache_inst|datapath|wayselector_mux|f[43]~131_combout )))) # (\cpu_inst|datapath|MAR|data [1] & (((\cpu_inst|datapath|MAR|data [2])))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[59]~179_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[27]~83_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[11]~35_combout ))) # (\cpu_inst|datapath|MAR|data [2] & 
// (\cache_inst|datapath|wayselector_mux|f[43]~131_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[43]~131_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[11]~35_combout ),
	.datac(!\cpu_inst|datapath|MAR|data [1]),
	.datad(!\cpu_inst|datapath|MAR|data [2]),
	.datae(!\cache_inst|datapath|wayselector_mux|f[59]~179_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[27]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[11]~21 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[11]~21 .lut_mask = 64'h3050305F3F503F5F;
defparam \cpu_inst|datapath|mdrmux|f[11]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y15_N14
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[11]~22 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[11]~22_combout  = ( \cache_inst|datapath|wayselector_mux|f[91]~275_combout  & ( \cache_inst|datapath|wayselector_mux|f[75]~227_combout  & ( (!\cpu_inst|datapath|MAR|data [2]) # ((!\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[107]~323_combout )) # (\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[123]~371_combout )))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[91]~275_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[75]~227_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & (!\cpu_inst|datapath|MAR|data [1])) # (\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[107]~323_combout )) # (\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[123]~371_combout ))))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[91]~275_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[75]~227_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & (\cpu_inst|datapath|MAR|data [1])) # (\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[107]~323_combout )) # (\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[123]~371_combout ))))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[91]~275_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[75]~227_combout  & ( (\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[107]~323_combout )) # (\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[123]~371_combout ))))) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [2]),
	.datab(!\cpu_inst|datapath|MAR|data [1]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[107]~323_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[123]~371_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[91]~275_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[75]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[11]~22 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[11]~22 .lut_mask = 64'h041526378C9DAEBF;
defparam \cpu_inst|datapath|mdrmux|f[11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y15_N16
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[11]~23 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[11]~23_combout  = ( \cpu_inst|datapath|mdrmux|f[11]~21_combout  & ( \cpu_inst|datapath|mdrmux|f[11]~22_combout  & ( (!\cpu_inst|control|WideOr25~1_combout ) # ((!\cpu_inst|datapath|MDR|data[10]~0_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector4~5_combout ))) # (\cpu_inst|datapath|MDR|data[10]~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector12~6_combout ))) ) ) ) # ( !\cpu_inst|datapath|mdrmux|f[11]~21_combout  & ( 
// \cpu_inst|datapath|mdrmux|f[11]~22_combout  & ( (!\cpu_inst|datapath|MDR|data[10]~0_combout  & (((\cpu_inst|control|WideOr25~1_combout  & !\cpu_inst|datapath|alu_inst|Selector4~5_combout )))) # (\cpu_inst|datapath|MDR|data[10]~0_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector12~6_combout ) # ((!\cpu_inst|control|WideOr25~1_combout )))) ) ) ) # ( \cpu_inst|datapath|mdrmux|f[11]~21_combout  & ( !\cpu_inst|datapath|mdrmux|f[11]~22_combout  & ( (!\cpu_inst|datapath|MDR|data[10]~0_combout  & 
// (((!\cpu_inst|control|WideOr25~1_combout ) # (!\cpu_inst|datapath|alu_inst|Selector4~5_combout )))) # (\cpu_inst|datapath|MDR|data[10]~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector12~6_combout  & (\cpu_inst|control|WideOr25~1_combout ))) ) ) ) # ( 
// !\cpu_inst|datapath|mdrmux|f[11]~21_combout  & ( !\cpu_inst|datapath|mdrmux|f[11]~22_combout  & ( (\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|MDR|data[10]~0_combout  & ((!\cpu_inst|datapath|alu_inst|Selector4~5_combout ))) # 
// (\cpu_inst|datapath|MDR|data[10]~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector12~6_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data[10]~0_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector12~6_combout ),
	.datac(!\cpu_inst|control|WideOr25~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector4~5_combout ),
	.datae(!\cpu_inst|datapath|mdrmux|f[11]~21_combout ),
	.dataf(!\cpu_inst|datapath|mdrmux|f[11]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[11]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[11]~23 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[11]~23 .lut_mask = 64'h0E04AEA45E54FEF4;
defparam \cpu_inst|datapath|mdrmux|f[11]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N17
dffeas \cpu_inst|datapath|MDR|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[11]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[0]~1_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[11] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N20
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux4~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux4~0_combout  = (!\cpu_inst|control|state.ldb2~q  & \cpu_inst|datapath|MDR|data [11])

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.ldb2~q ),
	.datac(!\cpu_inst|datapath|MDR|data [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux4~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux4~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \cpu_inst|datapath|mdrOutModifier|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N21
dffeas \cpu_inst|datapath|IR|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrOutModifier|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[11] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N16
stratixiii_lcell_comb \cpu_inst|control|Selector3~0 (
// Equation(s):
// \cpu_inst|control|Selector3~0_combout  = ( !\cpu_inst|control|state.str1~q  & ( \cpu_inst|control|state.jsr~q  & ( (!\cpu_inst|control|state.stb1~q  & (!\cpu_inst|control|state.sti3~q  & (\cpu_inst|datapath|IR|data [11] & !\cpu_inst|control|state.jmp~q 
// ))) ) ) ) # ( !\cpu_inst|control|state.str1~q  & ( !\cpu_inst|control|state.jsr~q  & ( (!\cpu_inst|control|state.stb1~q  & (!\cpu_inst|control|state.sti3~q  & !\cpu_inst|control|state.jmp~q )) ) ) )

	.dataa(!\cpu_inst|control|state.stb1~q ),
	.datab(!\cpu_inst|control|state.sti3~q ),
	.datac(!\cpu_inst|datapath|IR|data [11]),
	.datad(!\cpu_inst|control|state.jmp~q ),
	.datae(!\cpu_inst|control|state.str1~q ),
	.dataf(!\cpu_inst|control|state.jsr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector3~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector3~0 .lut_mask = 64'h8800000008000000;
defparam \cpu_inst|control|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N2
stratixiii_lcell_comb \cpu_inst|control|Selector4~0 (
// Equation(s):
// \cpu_inst|control|Selector4~0_combout  = ( \cpu_inst|datapath|IR|data [5] & ( (!\cpu_inst|control|state.s_and~q  & \cpu_inst|control|Selector3~0_combout ) ) ) # ( !\cpu_inst|datapath|IR|data [5] & ( (!\cpu_inst|control|state.s_and~q  & 
// (\cpu_inst|control|Selector3~0_combout  & ((!\cpu_inst|control|state.s_shf~q ) # (!\cpu_inst|datapath|IR|data [4])))) ) )

	.dataa(!\cpu_inst|control|state.s_and~q ),
	.datab(!\cpu_inst|control|state.s_shf~q ),
	.datac(!\cpu_inst|control|Selector3~0_combout ),
	.datad(!\cpu_inst|datapath|IR|data [4]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector4~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector4~0 .lut_mask = 64'h0A080A080A0A0A0A;
defparam \cpu_inst|control|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N12
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Equal0~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Equal0~2_combout  = ( \cpu_inst|control|Selector4~0_combout  & ( (!\cpu_inst|control|Selector3~1_combout  & \cpu_inst|control|state.s_shf~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|control|Selector3~1_combout ),
	.datad(!\cpu_inst|control|state.s_shf~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Equal0~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Equal0~2 .lut_mask = 64'h0000000000F000F0;
defparam \cpu_inst|datapath|alu_inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N16
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector11~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector11~1_combout  = ( \cpu_inst|datapath|regfile_inst|data~364_combout  & ( (\cpu_inst|datapath|alu_inst|Equal0~2_combout  & (((\cpu_inst|datapath|alumux|Mux12~1_combout  & \cpu_inst|datapath|alumux|Mux13~1_combout )) # 
// (\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ))) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector11~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector11~1 .lut_mask = 64'h0000000003130313;
defparam \cpu_inst|datapath|alu_inst|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y24_N18
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight1~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight1~1_combout  = ( \cpu_inst|datapath|regfile_inst|data~348_combout  & ( \cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout ) # ((!\cpu_inst|datapath|alumux|Mux14~1_combout 
//  & ((\cpu_inst|datapath|regfile_inst|data~340_combout ))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & (\cpu_inst|datapath|regfile_inst|data~332_combout ))) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~348_combout  & ( 
// \cpu_inst|datapath|regfile_inst|data~140_combout  & ( (!\cpu_inst|datapath|alumux|Mux14~1_combout  & (((!\cpu_inst|datapath|alumux|Mux15~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~340_combout )))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & 
// (\cpu_inst|datapath|regfile_inst|data~332_combout  & (\cpu_inst|datapath|alumux|Mux15~0_combout ))) ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~348_combout  & ( !\cpu_inst|datapath|regfile_inst|data~140_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux14~1_combout  & (((\cpu_inst|datapath|alumux|Mux15~0_combout  & \cpu_inst|datapath|regfile_inst|data~340_combout )))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & (((!\cpu_inst|datapath|alumux|Mux15~0_combout )) # 
// (\cpu_inst|datapath|regfile_inst|data~332_combout ))) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~348_combout  & ( !\cpu_inst|datapath|regfile_inst|data~140_combout  & ( (\cpu_inst|datapath|alumux|Mux15~0_combout  & 
// ((!\cpu_inst|datapath|alumux|Mux14~1_combout  & ((\cpu_inst|datapath|regfile_inst|data~340_combout ))) # (\cpu_inst|datapath|alumux|Mux14~1_combout  & (\cpu_inst|datapath|regfile_inst|data~332_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~332_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~340_combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~348_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~1 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N6
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector11~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector11~0_combout  = ( \cpu_inst|datapath|alu_inst|ShiftRight1~2_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & ((!\cpu_inst|datapath|alumux|Mux13~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftRight1~1_combout 
// )) # (\cpu_inst|datapath|alumux|Mux13~1_combout  & ((\cpu_inst|datapath|alu_inst|ShiftRight1~0_combout ))))) # (\cpu_inst|datapath|alumux|Mux12~1_combout  & (((!\cpu_inst|datapath|alumux|Mux13~1_combout )))) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|ShiftRight1~2_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & ((!\cpu_inst|datapath|alumux|Mux13~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftRight1~1_combout )) # (\cpu_inst|datapath|alumux|Mux13~1_combout  & 
// ((\cpu_inst|datapath|alu_inst|ShiftRight1~0_combout ))))) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftRight1~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftRight1~0_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector11~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector11~0 .lut_mask = 64'h220A220A770A770A;
defparam \cpu_inst|datapath|alu_inst|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N18
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~6 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~6_combout  = ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( (\cpu_inst|datapath|regfile_inst|data~196_combout  & !\cpu_inst|datapath|alumux|Mux15~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~196_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~6 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~6 .lut_mask = 64'h0F000F0000000000;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N32
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector11~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector11~3_combout  = ( \cpu_inst|datapath|alumux|Mux11~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & ((!\cpu_inst|datapath|regfile_inst|data~140_combout  & (\cpu_inst|control|Selector4~0_combout  & 
// !\cpu_inst|control|Selector3~1_combout )) # (\cpu_inst|datapath|regfile_inst|data~140_combout  & (!\cpu_inst|control|Selector4~0_combout )))) ) ) # ( !\cpu_inst|datapath|alumux|Mux11~0_combout  & ( (!\cpu_inst|control|state.s_shf~q  & 
// (!\cpu_inst|control|Selector3~1_combout  & (!\cpu_inst|datapath|regfile_inst|data~140_combout  $ (!\cpu_inst|control|Selector4~0_combout )))) ) )

	.dataa(!\cpu_inst|control|state.s_shf~q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~140_combout ),
	.datac(!\cpu_inst|control|Selector4~0_combout ),
	.datad(!\cpu_inst|control|Selector3~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector11~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector11~3 .lut_mask = 64'h2800280028202820;
defparam \cpu_inst|datapath|alu_inst|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N28
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector11~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector11~4_combout  = ( !\cpu_inst|datapath|alumux|Mux13~1_combout  & ( ((!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & (\cpu_inst|datapath|alu_inst|Equal0~3_combout  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~5_combout 
//  & !\cpu_inst|datapath|alumux|Mux12~1_combout )))) # (\cpu_inst|datapath|alu_inst|Selector11~3_combout ) ) ) # ( \cpu_inst|datapath|alumux|Mux13~1_combout  & ( ((!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & 
// (\cpu_inst|datapath|alu_inst|Equal0~3_combout  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~6_combout  & !\cpu_inst|datapath|alumux|Mux12~1_combout )))) # (\cpu_inst|datapath|alu_inst|Selector11~3_combout ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Equal0~3_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~6_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector11~3_combout ),
	.datae(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datag(!\cpu_inst|datapath|alu_inst|ShiftLeft0~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector11~4 .extended_lut = "on";
defparam \cpu_inst|datapath|alu_inst|Selector11~4 .lut_mask = 64'h02FF02FF00FF00FF;
defparam \cpu_inst|datapath|alu_inst|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N38
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector11~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector11~2_combout  = ( \cpu_inst|datapath|alu_inst|Add0~17_sumout  & ( !\cpu_inst|datapath|alu_inst|Selector11~4_combout  & ( (!\cpu_inst|datapath|alu_inst|Equal0~0_combout  & 
// (!\cpu_inst|datapath|alu_inst|Selector11~1_combout  & ((!\cpu_inst|datapath|alu_inst|Selector11~0_combout ) # (!\cpu_inst|datapath|alu_inst|Selector15~0_combout )))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Add0~17_sumout  & ( 
// !\cpu_inst|datapath|alu_inst|Selector11~4_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector11~1_combout  & ((!\cpu_inst|datapath|alu_inst|Selector11~0_combout ) # (!\cpu_inst|datapath|alu_inst|Selector15~0_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector11~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector11~0_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector15~0_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Add0~17_sumout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector11~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector11~2 .lut_mask = 64'hCCC0888000000000;
defparam \cpu_inst|datapath|alu_inst|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y20_N18
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux11~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux11~0_combout  = ( \cpu_inst|datapath|alu_inst|Selector11~2_combout  & ( \cpu_inst|datapath|pc|data [4] & ( (!\cpu_inst|control|WideOr0~0_combout  & ((!\cpu_inst|control|marmux_sel [0] & (\cpu_inst|datapath|IR|data [3])) # 
// (\cpu_inst|control|marmux_sel [0] & ((\cpu_inst|datapath|MDR|data [4]))))) # (\cpu_inst|control|WideOr0~0_combout  & (((!\cpu_inst|control|marmux_sel [0])))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector11~2_combout  & ( \cpu_inst|datapath|pc|data [4] & 
// ( ((!\cpu_inst|control|marmux_sel [0] & (\cpu_inst|datapath|IR|data [3])) # (\cpu_inst|control|marmux_sel [0] & ((\cpu_inst|datapath|MDR|data [4])))) # (\cpu_inst|control|WideOr0~0_combout ) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector11~2_combout  & ( 
// !\cpu_inst|datapath|pc|data [4] & ( (!\cpu_inst|control|WideOr0~0_combout  & ((!\cpu_inst|control|marmux_sel [0] & (\cpu_inst|datapath|IR|data [3])) # (\cpu_inst|control|marmux_sel [0] & ((\cpu_inst|datapath|MDR|data [4]))))) ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|Selector11~2_combout  & ( !\cpu_inst|datapath|pc|data [4] & ( (!\cpu_inst|control|WideOr0~0_combout  & ((!\cpu_inst|control|marmux_sel [0] & (\cpu_inst|datapath|IR|data [3])) # (\cpu_inst|control|marmux_sel [0] & 
// ((\cpu_inst|datapath|MDR|data [4]))))) # (\cpu_inst|control|WideOr0~0_combout  & (((\cpu_inst|control|marmux_sel [0])))) ) ) )

	.dataa(!\cpu_inst|control|WideOr0~0_combout ),
	.datab(!\cpu_inst|datapath|IR|data [3]),
	.datac(!\cpu_inst|datapath|MDR|data [4]),
	.datad(!\cpu_inst|control|marmux_sel [0]),
	.datae(!\cpu_inst|datapath|alu_inst|Selector11~2_combout ),
	.dataf(!\cpu_inst|datapath|pc|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux11~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux11~0 .lut_mask = 64'h225F220A775F770A;
defparam \cpu_inst|datapath|marmux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y19_N21
dffeas \cpu_inst|datapath|MAR|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[4] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N19
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|control|load_TD1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N11
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N14
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data~0 (
// Equation(s):
// \cache_inst|datapath|way1|data|data~0_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [0] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [2] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [1] & 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [3] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [4]))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [0] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [2] & ( 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [1] & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [3] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [4]))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [3]),
	.datab(gnd),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [4]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [1]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [0]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data~0 .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data~0 .lut_mask = 64'h0000A500000000A5;
defparam \cache_inst|datapath|way1|data|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N6
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[144]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[144]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[144]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[144]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[144]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[144]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y20_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[144] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[144]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [144]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[144] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[144] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y20_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[143] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [143]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[143] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[143] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[68]~204 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[68]~204_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [143] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a68  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [143] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a68  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [144] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [143] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a68  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [144]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [144]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [143]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a68 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[68]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[68]~204 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[68]~204 .lut_mask = 64'h0000FF2100DEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[68]~204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N4
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[144]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[144]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[144]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[144]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[144]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[144]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y20_N5
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[144] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[144]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [144]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[144] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[144] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y20_N15
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[143] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [143]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[143] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[143] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N14
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[68]~205 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[68]~205_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [143] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a68  ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [143] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a68  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [144] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [143] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a68  & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [144]) # ((\cache_inst|datapath|way0|data|data~0_combout  & (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [144]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [143]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a68 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[68]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[68]~205 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[68]~205 .lut_mask = 64'h0000AEAB5154FFFF;
defparam \cache_inst|datapath|wayselector_mux|f[68]~205 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N0
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[68]~206 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[68]~206_combout  = ( \cache_inst|datapath|wayselector_mux|f[68]~204_combout  & ( \cache_inst|datapath|wayselector_mux|f[68]~205_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[68]~204_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[68]~205_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[68]~204_combout  & ( !\cache_inst|datapath|wayselector_mux|f[68]~205_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[68]~204_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[68]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[68]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[68]~206 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[68]~206 .lut_mask = 64'h0000CCC4333BFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[68]~206 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N36
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[4]~0 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[4]~0_combout  = ( \cpu_inst|datapath|MAR|data [2] & ( \cpu_inst|datapath|MAR|data [1] & ( \cache_inst|datapath|wayselector_mux|f[116]~350_combout  ) ) ) # ( !\cpu_inst|datapath|MAR|data [2] & ( \cpu_inst|datapath|MAR|data [1] & 
// ( \cache_inst|datapath|wayselector_mux|f[84]~254_combout  ) ) ) # ( \cpu_inst|datapath|MAR|data [2] & ( !\cpu_inst|datapath|MAR|data [1] & ( \cache_inst|datapath|wayselector_mux|f[100]~302_combout  ) ) ) # ( !\cpu_inst|datapath|MAR|data [2] & ( 
// !\cpu_inst|datapath|MAR|data [1] & ( \cache_inst|datapath|wayselector_mux|f[68]~206_combout  ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[68]~206_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[84]~254_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[100]~302_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[116]~350_combout ),
	.datae(!\cpu_inst|datapath|MAR|data [2]),
	.dataf(!\cpu_inst|datapath|MAR|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[4]~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[4]~0 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu_inst|datapath|mdrmux|f[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y18_N38
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[4]~1 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[4]~1_combout  = ( \cache_inst|datapath|wayselector_mux|f[36]~110_combout  & ( \cache_inst|datapath|wayselector_mux|f[20]~62_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (((\cpu_inst|datapath|MAR|data [2])) # 
// (\cache_inst|datapath|wayselector_mux|f[4]~14_combout ))) # (\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2]) # (\cache_inst|datapath|wayselector_mux|f[52]~158_combout )))) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[36]~110_combout  & ( \cache_inst|datapath|wayselector_mux|f[20]~62_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[4]~14_combout  & (!\cpu_inst|datapath|MAR|data [2]))) # 
// (\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2]) # (\cache_inst|datapath|wayselector_mux|f[52]~158_combout )))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[36]~110_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[20]~62_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (((\cpu_inst|datapath|MAR|data [2])) # (\cache_inst|datapath|wayselector_mux|f[4]~14_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (((\cpu_inst|datapath|MAR|data [2] & \cache_inst|datapath|wayselector_mux|f[52]~158_combout )))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[36]~110_combout  & ( !\cache_inst|datapath|wayselector_mux|f[20]~62_combout  & ( 
// (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[4]~14_combout  & (!\cpu_inst|datapath|MAR|data [2]))) # (\cpu_inst|datapath|MAR|data [1] & (((\cpu_inst|datapath|MAR|data [2] & 
// \cache_inst|datapath|wayselector_mux|f[52]~158_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cache_inst|datapath|wayselector_mux|f[4]~14_combout ),
	.datac(!\cpu_inst|datapath|MAR|data [2]),
	.datad(!\cache_inst|datapath|wayselector_mux|f[52]~158_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[36]~110_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[20]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[4]~1 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[4]~1 .lut_mask = 64'h20252A2F70757A7F;
defparam \cpu_inst|datapath|mdrmux|f[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y20_N26
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[4]~2 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[4]~2_combout  = ( \cpu_inst|datapath|MAR|data [3] & ( (!\cpu_inst|control|WideOr25~1_combout  & (\cpu_inst|datapath|mdrmux|f[4]~0_combout )) # (\cpu_inst|control|WideOr25~1_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector11~2_combout ))) ) ) # ( !\cpu_inst|datapath|MAR|data [3] & ( (!\cpu_inst|control|WideOr25~1_combout  & (\cpu_inst|datapath|mdrmux|f[4]~1_combout )) # (\cpu_inst|control|WideOr25~1_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector11~2_combout ))) ) )

	.dataa(!\cpu_inst|control|WideOr25~1_combout ),
	.datab(!\cpu_inst|datapath|mdrmux|f[4]~0_combout ),
	.datac(!\cpu_inst|datapath|mdrmux|f[4]~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector11~2_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[4]~2 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[4]~2 .lut_mask = 64'h5F0A5F0A77227722;
defparam \cpu_inst|datapath|mdrmux|f[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y20_N27
dffeas \cpu_inst|datapath|MDR|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[1]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[4] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N32
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux11~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux11~0_combout  = ( \cpu_inst|datapath|MDR|data [12] & ( ((\cpu_inst|datapath|MAR|data [0] & \cpu_inst|control|state.ldb2~q )) # (\cpu_inst|datapath|MDR|data [4]) ) ) # ( !\cpu_inst|datapath|MDR|data [12] & ( 
// (\cpu_inst|datapath|MDR|data [4] & ((!\cpu_inst|datapath|MAR|data [0]) # (!\cpu_inst|control|state.ldb2~q ))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [0]),
	.datab(!\cpu_inst|control|state.ldb2~q ),
	.datac(!\cpu_inst|datapath|MDR|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MDR|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux11~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux11~0 .lut_mask = 64'h0E0E0E0E1F1F1F1F;
defparam \cpu_inst|datapath|mdrOutModifier|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N11
dffeas \cpu_inst|datapath|IR|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|mdrOutModifier|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[4] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N8
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~208 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~208_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|regfile_inst|data~5_q )))) # (\cpu_inst|datapath|IR|data [0] & 
// (\cpu_inst|datapath|regfile_inst|data~21_q )))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|IR|data [0] & 
// (\cpu_inst|datapath|regfile_inst|data~37_q )) # (\cpu_inst|datapath|IR|data [0] & ((\cpu_inst|datapath|regfile_inst|data~53_q )))))) # (\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|IR|data [0]))))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [2]),
	.datab(!\cpu_inst|datapath|regfile_inst|data~21_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~37_q ),
	.datad(!\cpu_inst|datapath|IR|data [0]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~53_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~208 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~208 .lut_mask = 64'h0A770A550A770AFF;
defparam \cpu_inst|datapath|regfile_inst|data~208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N8
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~212 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~212_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~208_combout )))) # (\cpu_inst|datapath|IR|data [2] & 
// ((!\cpu_inst|datapath|regfile_inst|data~208_combout  & (\cpu_inst|datapath|regfile_inst|data~69_q )) # (\cpu_inst|datapath|regfile_inst|data~208_combout  & ((\cpu_inst|datapath|regfile_inst|data~85_q )))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( 
// (!\cpu_inst|datapath|IR|data [2] & ((((\cpu_inst|datapath|regfile_inst|data~208_combout ))))) # (\cpu_inst|datapath|IR|data [2] & (((!\cpu_inst|datapath|regfile_inst|data~208_combout  & ((\cpu_inst|datapath|regfile_inst|data~101_q ))) # 
// (\cpu_inst|datapath|regfile_inst|data~208_combout  & (\cpu_inst|datapath|regfile_inst|data~117_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~117_q ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~101_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~85_q ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~208_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~212 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~212 .lut_mask = 64'h03030303CCFFDDDD;
defparam \cpu_inst|datapath|regfile_inst|data~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N12
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux10~1 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux10~1_combout  = ( \cpu_inst|control|state.calc_addr_b~q  & ( \cpu_inst|datapath|alumux|Mux10~0_combout  & ( (\cpu_inst|datapath|IR|data [4] & !\cpu_inst|control|WideOr8~combout ) ) ) ) # ( 
// !\cpu_inst|control|state.calc_addr_b~q  & ( \cpu_inst|datapath|alumux|Mux10~0_combout  & ( (\cpu_inst|datapath|IR|data [4] & !\cpu_inst|control|WideOr8~combout ) ) ) ) # ( \cpu_inst|control|state.calc_addr_b~q  & ( 
// !\cpu_inst|datapath|alumux|Mux10~0_combout  & ( (!\cpu_inst|control|WideOr8~combout  & (\cpu_inst|datapath|IR|data [4])) # (\cpu_inst|control|WideOr8~combout  & ((\cpu_inst|datapath|IR|data [5]))) ) ) ) # ( !\cpu_inst|control|state.calc_addr_b~q  & ( 
// !\cpu_inst|datapath|alumux|Mux10~0_combout  & ( (!\cpu_inst|control|WideOr8~combout  & ((\cpu_inst|datapath|regfile_inst|data~212_combout ))) # (\cpu_inst|control|WideOr8~combout  & (\cpu_inst|datapath|IR|data [4])) ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [4]),
	.datab(!\cpu_inst|datapath|IR|data [5]),
	.datac(!\cpu_inst|control|WideOr8~combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~212_combout ),
	.datae(!\cpu_inst|control|state.calc_addr_b~q ),
	.dataf(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux10~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux10~1 .lut_mask = 64'h05F5535350505050;
defparam \cpu_inst|datapath|alumux|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N14
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector10~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector10~1_combout  = ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( (\cpu_inst|datapath|regfile_inst|data~364_combout  & \cpu_inst|datapath|alu_inst|Selector10~0_combout ) ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout 
//  & ( (!\cpu_inst|datapath|alu_inst|Selector8~0_combout  & (\cpu_inst|datapath|regfile_inst|data~364_combout  & \cpu_inst|datapath|alu_inst|Selector10~0_combout )) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector8~0_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector10~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector10~1 .lut_mask = 64'h000A000A000F000F;
defparam \cpu_inst|datapath|alu_inst|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N16
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector10~4 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector10~4_combout  = ( \cpu_inst|datapath|alu_inst|Equal0~1_combout  & ( \cpu_inst|datapath|alu_inst|Selector2~0_combout  & ( (!\cpu_inst|datapath|alu_inst|Equal0~2_combout  & 
// (\cpu_inst|datapath|alu_inst|ShiftRight0~0_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ) # (\cpu_inst|datapath|alumux|Mux12~1_combout )))) # (\cpu_inst|datapath|alu_inst|Equal0~2_combout  & 
// (((\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout )) # (\cpu_inst|datapath|alumux|Mux12~1_combout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Equal0~1_combout  & ( \cpu_inst|datapath|alu_inst|Selector2~0_combout  & ( 
// (\cpu_inst|datapath|alu_inst|Equal0~2_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ) # (\cpu_inst|datapath|alumux|Mux12~1_combout ))) ) ) ) # ( \cpu_inst|datapath|alu_inst|Equal0~1_combout  & ( 
// !\cpu_inst|datapath|alu_inst|Selector2~0_combout  & ( (\cpu_inst|datapath|alu_inst|ShiftRight0~0_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ) # (\cpu_inst|datapath|alumux|Mux12~1_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftRight0~0_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Equal0~1_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector10~4 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector10~4 .lut_mask = 64'h0000003F1515153F;
defparam \cpu_inst|datapath|alu_inst|Selector10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N38
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector10~5 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector10~5_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~3_combout  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout  & (((!\cpu_inst|datapath|alumux|Mux15~0_combout ) # (\cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout 
// )))) # (\cpu_inst|datapath|alumux|Mux13~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout )) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~3_combout  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout  & 
// (((\cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout  & \cpu_inst|datapath|alumux|Mux15~0_combout )))) # (\cpu_inst|datapath|alumux|Mux13~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout )) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftRight1~3_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~9_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector10~5 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector10~5 .lut_mask = 64'h111B111BBB1BBB1B;
defparam \cpu_inst|datapath|alu_inst|Selector10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N20
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector10~7 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector10~7_combout  = ( \cpu_inst|datapath|alumux|Mux10~1_combout  & ( (!\cpu_inst|control|state.s_shf~q  & ((!\cpu_inst|control|Selector4~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~340_combout ))) # 
// (\cpu_inst|control|Selector4~0_combout  & (!\cpu_inst|control|Selector3~1_combout  & !\cpu_inst|datapath|regfile_inst|data~340_combout )))) ) ) # ( !\cpu_inst|datapath|alumux|Mux10~1_combout  & ( (!\cpu_inst|control|Selector3~1_combout  & 
// (!\cpu_inst|control|state.s_shf~q  & (!\cpu_inst|control|Selector4~0_combout  $ (!\cpu_inst|datapath|regfile_inst|data~340_combout )))) ) )

	.dataa(!\cpu_inst|control|Selector3~1_combout ),
	.datab(!\cpu_inst|control|Selector4~0_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~340_combout ),
	.datad(!\cpu_inst|control|state.s_shf~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alumux|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector10~7 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector10~7 .lut_mask = 64'h280028002C002C00;
defparam \cpu_inst|datapath|alu_inst|Selector10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N34
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector10~8 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector10~8_combout  = ( !\cpu_inst|datapath|alu_inst|Selector10~7_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector8~0_combout  & (((!\cpu_inst|datapath|alu_inst|Selector10~6_combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector10~5_combout )))) # (\cpu_inst|datapath|alu_inst|Selector8~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector10~4_combout  & ((!\cpu_inst|datapath|alu_inst|Selector10~6_combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector10~5_combout )))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector8~0_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector10~4_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector10~6_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector10~5_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector10~8 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector10~8 .lut_mask = 64'hEEE0EEE000000000;
defparam \cpu_inst|datapath|alu_inst|Selector10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N2
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector10~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector10~2_combout  = ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( \cpu_inst|datapath|alumux|Mux13~1_combout  & ( (\cpu_inst|datapath|alu_inst|Equal0~3_combout  & (!\cpu_inst|datapath|alumux|Mux12~1_combout  & 
// \cpu_inst|datapath|alu_inst|ShiftLeft0~7_combout )) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout  & ( !\cpu_inst|datapath|alumux|Mux13~1_combout  & ( (\cpu_inst|datapath|alu_inst|Equal0~3_combout  & 
// (\cpu_inst|datapath|alu_inst|ShiftLeft0~8_combout  & !\cpu_inst|datapath|alumux|Mux12~1_combout )) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~3_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftLeft0~8_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~7_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|ShiftLeft0~2_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector10~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector10~2 .lut_mask = 64'h1010000000500000;
defparam \cpu_inst|datapath|alu_inst|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N26
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector10~9 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector10~9_combout  = ( \cpu_inst|datapath|alu_inst|Selector10~8_combout  & ( !\cpu_inst|datapath|alu_inst|Selector10~2_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector10~1_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~21_sumout ))) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Add0~21_sumout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector10~1_combout ),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|alu_inst|Selector10~8_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector10~9 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector10~9 .lut_mask = 64'h0000E0E000000000;
defparam \cpu_inst|datapath|alu_inst|Selector10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y20_N12
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux10~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux10~0_combout  = ( \cpu_inst|datapath|IR|data [4] & ( \cpu_inst|datapath|pc|data [5] & ( (!\cpu_inst|control|marmux_sel [0]) # ((!\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|MDR|data [5])) # 
// (\cpu_inst|control|WideOr0~0_combout  & ((!\cpu_inst|datapath|alu_inst|Selector10~9_combout )))) ) ) ) # ( !\cpu_inst|datapath|IR|data [4] & ( \cpu_inst|datapath|pc|data [5] & ( (!\cpu_inst|control|marmux_sel [0] & (((\cpu_inst|control|WideOr0~0_combout 
// )))) # (\cpu_inst|control|marmux_sel [0] & ((!\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|MDR|data [5])) # (\cpu_inst|control|WideOr0~0_combout  & ((!\cpu_inst|datapath|alu_inst|Selector10~9_combout ))))) ) ) ) # ( 
// \cpu_inst|datapath|IR|data [4] & ( !\cpu_inst|datapath|pc|data [5] & ( (!\cpu_inst|control|marmux_sel [0] & (((!\cpu_inst|control|WideOr0~0_combout )))) # (\cpu_inst|control|marmux_sel [0] & ((!\cpu_inst|control|WideOr0~0_combout  & 
// (\cpu_inst|datapath|MDR|data [5])) # (\cpu_inst|control|WideOr0~0_combout  & ((!\cpu_inst|datapath|alu_inst|Selector10~9_combout ))))) ) ) ) # ( !\cpu_inst|datapath|IR|data [4] & ( !\cpu_inst|datapath|pc|data [5] & ( (\cpu_inst|control|marmux_sel [0] & 
// ((!\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|MDR|data [5])) # (\cpu_inst|control|WideOr0~0_combout  & ((!\cpu_inst|datapath|alu_inst|Selector10~9_combout ))))) ) ) )

	.dataa(!\cpu_inst|control|marmux_sel [0]),
	.datab(!\cpu_inst|datapath|MDR|data [5]),
	.datac(!\cpu_inst|control|WideOr0~0_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector10~9_combout ),
	.datae(!\cpu_inst|datapath|IR|data [4]),
	.dataf(!\cpu_inst|datapath|pc|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux10~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux10~0 .lut_mask = 64'h1510B5B01F1ABFBA;
defparam \cpu_inst|datapath|marmux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N5
dffeas \cpu_inst|datapath|MAR|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[5] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y23_N30
stratixiii_lcell_comb \cache_inst|datapath|lru|data~18 (
// Equation(s):
// \cache_inst|datapath|lru|data~18_combout  = (\cpu_inst|datapath|MAR|data [5] & (\cpu_inst|datapath|MAR|data [4] & \cpu_inst|datapath|MAR|data [6]))

	.dataa(!\cpu_inst|datapath|MAR|data [5]),
	.datab(!\cpu_inst|datapath|MAR|data [4]),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|MAR|data [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|lru|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|lru|data~18 .extended_lut = "off";
defparam \cache_inst|datapath|lru|data~18 .lut_mask = 64'h0011001100110011;
defparam \cache_inst|datapath|lru|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N18
stratixiii_lcell_comb \cache_inst|control|d_set1~1 (
// Equation(s):
// \cache_inst|control|d_set1~1_combout  = ( \cache_inst|control|d_set1~0_combout  & ( !\cpu_inst|control|WideOr25~2_combout  ) )

	.dataa(!\cpu_inst|control|WideOr25~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|control|d_set1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|d_set1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|d_set1~1 .extended_lut = "off";
defparam \cache_inst|control|d_set1~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \cache_inst|control|d_set1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y23_N18
stratixiii_lcell_comb \cache_inst|datapath|way1|dirty|data~17 (
// Equation(s):
// \cache_inst|datapath|way1|dirty|data~17_combout  = ( \cache_inst|control|load_TD1~0_combout  & ( (!\cache_inst|datapath|lru|data~18_combout  & ((\cache_inst|datapath|way1|dirty|data~7_q ))) # (\cache_inst|datapath|lru|data~18_combout  & 
// (\cache_inst|control|d_set1~1_combout )) ) ) # ( !\cache_inst|control|load_TD1~0_combout  & ( ((\cache_inst|datapath|lru|data~18_combout  & \cache_inst|control|d_set1~1_combout )) # (\cache_inst|datapath|way1|dirty|data~7_q ) ) )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|lru|data~18_combout ),
	.datac(!\cache_inst|control|d_set1~1_combout ),
	.datad(!\cache_inst|datapath|way1|dirty|data~7_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|load_TD1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|dirty|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~17 .extended_lut = "off";
defparam \cache_inst|datapath|way1|dirty|data~17 .lut_mask = 64'h03FF03FF03CF03CF;
defparam \cache_inst|datapath|way1|dirty|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y23_N19
dffeas \cache_inst|datapath|way1|dirty|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|dirty|data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|dirty|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~7 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|dirty|data~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y23_N38
stratixiii_lcell_comb \cache_inst|datapath|way1|dirty|data~23 (
// Equation(s):
// \cache_inst|datapath|way1|dirty|data~23_combout  = ( \cache_inst|datapath|way1|dirty|data~6_q  & ( (!\cache_inst|datapath|lru|data~30_combout ) # ((!\cache_inst|control|load_TD1~0_combout ) # (\cache_inst|control|d_set1~1_combout )) ) ) # ( 
// !\cache_inst|datapath|way1|dirty|data~6_q  & ( (\cache_inst|datapath|lru|data~30_combout  & \cache_inst|control|d_set1~1_combout ) ) )

	.dataa(!\cache_inst|datapath|lru|data~30_combout ),
	.datab(!\cache_inst|control|d_set1~1_combout ),
	.datac(!\cache_inst|control|load_TD1~0_combout ),
	.datad(gnd),
	.datae(!\cache_inst|datapath|way1|dirty|data~6_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|dirty|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~23 .extended_lut = "off";
defparam \cache_inst|datapath|way1|dirty|data~23 .lut_mask = 64'h1111FBFB1111FBFB;
defparam \cache_inst|datapath|way1|dirty|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y23_N39
dffeas \cache_inst|datapath|way1|dirty|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|dirty|data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|dirty|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~6 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|dirty|data~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y25_N18
stratixiii_lcell_comb \cache_inst|datapath|way1|dirty|data~19 (
// Equation(s):
// \cache_inst|datapath|way1|dirty|data~19_combout  = ( \cache_inst|datapath|way1|dirty|data~1_q  & ( \cache_inst|datapath|lru|data~22_combout  & ( (!\cache_inst|control|load_TD1~0_combout ) # (\cache_inst|control|d_set1~1_combout ) ) ) ) # ( 
// !\cache_inst|datapath|way1|dirty|data~1_q  & ( \cache_inst|datapath|lru|data~22_combout  & ( \cache_inst|control|d_set1~1_combout  ) ) ) # ( \cache_inst|datapath|way1|dirty|data~1_q  & ( !\cache_inst|datapath|lru|data~22_combout  ) )

	.dataa(!\cache_inst|control|load_TD1~0_combout ),
	.datab(gnd),
	.datac(!\cache_inst|control|d_set1~1_combout ),
	.datad(gnd),
	.datae(!\cache_inst|datapath|way1|dirty|data~1_q ),
	.dataf(!\cache_inst|datapath|lru|data~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|dirty|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~19 .extended_lut = "off";
defparam \cache_inst|datapath|way1|dirty|data~19 .lut_mask = 64'h0000FFFF0F0FAFAF;
defparam \cache_inst|datapath|way1|dirty|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y25_N19
dffeas \cache_inst|datapath|way1|dirty|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|dirty|data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|dirty|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~1 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|dirty|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N38
stratixiii_lcell_comb \cache_inst|datapath|way1|dirty|data~22 (
// Equation(s):
// \cache_inst|datapath|way1|dirty|data~22_combout  = ( \cache_inst|control|d_set1~1_combout  & ( (\cache_inst|datapath|way1|dirty|data~2_q ) # (\cache_inst|datapath|lru|data~28_combout ) ) ) # ( !\cache_inst|control|d_set1~1_combout  & ( 
// (\cache_inst|datapath|way1|dirty|data~2_q  & ((!\cache_inst|control|load_TD1~0_combout ) # (!\cache_inst|datapath|lru|data~28_combout ))) ) )

	.dataa(!\cache_inst|control|load_TD1~0_combout ),
	.datab(gnd),
	.datac(!\cache_inst|datapath|lru|data~28_combout ),
	.datad(!\cache_inst|datapath|way1|dirty|data~2_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|d_set1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|dirty|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~22 .extended_lut = "off";
defparam \cache_inst|datapath|way1|dirty|data~22 .lut_mask = 64'h00FA00FA0FFF0FFF;
defparam \cache_inst|datapath|way1|dirty|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N39
dffeas \cache_inst|datapath|way1|dirty|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|dirty|data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|dirty|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~2 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|dirty|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N16
stratixiii_lcell_comb \cache_inst|datapath|way1|dirty|data~20 (
// Equation(s):
// \cache_inst|datapath|way1|dirty|data~20_combout  = ( \cache_inst|control|d_set1~1_combout  & ( (\cache_inst|datapath|way1|dirty|data~3_q ) # (\cache_inst|datapath|lru|data~24_combout ) ) ) # ( !\cache_inst|control|d_set1~1_combout  & ( 
// (\cache_inst|datapath|way1|dirty|data~3_q  & ((!\cache_inst|datapath|lru|data~24_combout ) # (!\cache_inst|control|load_TD1~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|lru|data~24_combout ),
	.datac(!\cache_inst|control|load_TD1~0_combout ),
	.datad(!\cache_inst|datapath|way1|dirty|data~3_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|d_set1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|dirty|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~20 .extended_lut = "off";
defparam \cache_inst|datapath|way1|dirty|data~20 .lut_mask = 64'h00FC00FC33FF33FF;
defparam \cache_inst|datapath|way1|dirty|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N17
dffeas \cache_inst|datapath|way1|dirty|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|dirty|data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|dirty|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~3 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|dirty|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N14
stratixiii_lcell_comb \cache_inst|datapath|way1|dirty|data~21 (
// Equation(s):
// \cache_inst|datapath|way1|dirty|data~21_combout  = ( \cache_inst|control|d_set1~1_combout  & ( (\cache_inst|datapath|way1|dirty|data~0_q ) # (\cache_inst|datapath|lru|data~26_combout ) ) ) # ( !\cache_inst|control|d_set1~1_combout  & ( 
// (\cache_inst|datapath|way1|dirty|data~0_q  & ((!\cache_inst|datapath|lru|data~26_combout ) # (!\cache_inst|control|load_TD1~0_combout ))) ) )

	.dataa(!\cache_inst|datapath|lru|data~26_combout ),
	.datab(gnd),
	.datac(!\cache_inst|control|load_TD1~0_combout ),
	.datad(!\cache_inst|datapath|way1|dirty|data~0_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|d_set1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|dirty|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~21 .extended_lut = "off";
defparam \cache_inst|datapath|way1|dirty|data~21 .lut_mask = 64'h00FA00FA55FF55FF;
defparam \cache_inst|datapath|way1|dirty|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N15
dffeas \cache_inst|datapath|way1|dirty|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|dirty|data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|dirty|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~0 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|dirty|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N4
stratixiii_lcell_comb \cache_inst|datapath|way1|dirty|data~8 (
// Equation(s):
// \cache_inst|datapath|way1|dirty|data~8_combout  = ( !\cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [4] & (((\cache_inst|datapath|way1|dirty|data~0_q  & (!\cpu_inst|datapath|MAR|data [6]))))) # (\cpu_inst|datapath|MAR|data [4] & 
// ((((\cpu_inst|datapath|MAR|data [6]))) # (\cache_inst|datapath|way1|dirty|data~1_q ))) ) ) # ( \cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [4] & (((\cache_inst|datapath|way1|dirty|data~2_q  & (!\cpu_inst|datapath|MAR|data [6]))))) # 
// (\cpu_inst|datapath|MAR|data [4] & ((((\cache_inst|datapath|way1|dirty|data~3_q ) # (\cpu_inst|datapath|MAR|data [6]))))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [4]),
	.datab(!\cache_inst|datapath|way1|dirty|data~1_q ),
	.datac(!\cache_inst|datapath|way1|dirty|data~2_q ),
	.datad(!\cpu_inst|datapath|MAR|data [6]),
	.datae(!\cpu_inst|datapath|MAR|data [5]),
	.dataf(!\cache_inst|datapath|way1|dirty|data~3_q ),
	.datag(!\cache_inst|datapath|way1|dirty|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|dirty|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~8 .extended_lut = "on";
defparam \cache_inst|datapath|way1|dirty|data~8 .lut_mask = 64'h1B550A551B555F55;
defparam \cache_inst|datapath|way1|dirty|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y23_N14
stratixiii_lcell_comb \cache_inst|datapath|way1|dirty|data~16 (
// Equation(s):
// \cache_inst|datapath|way1|dirty|data~16_combout  = ( \cache_inst|datapath|way1|dirty|data~5_q  & ( (!\cache_inst|datapath|lru|data~16_combout ) # ((!\cache_inst|control|load_TD1~0_combout ) # (\cache_inst|control|d_set1~1_combout )) ) ) # ( 
// !\cache_inst|datapath|way1|dirty|data~5_q  & ( (\cache_inst|datapath|lru|data~16_combout  & \cache_inst|control|d_set1~1_combout ) ) )

	.dataa(!\cache_inst|datapath|lru|data~16_combout ),
	.datab(!\cache_inst|control|d_set1~1_combout ),
	.datac(!\cache_inst|control|load_TD1~0_combout ),
	.datad(gnd),
	.datae(!\cache_inst|datapath|way1|dirty|data~5_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|dirty|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~16 .extended_lut = "off";
defparam \cache_inst|datapath|way1|dirty|data~16 .lut_mask = 64'h1111FBFB1111FBFB;
defparam \cache_inst|datapath|way1|dirty|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y23_N15
dffeas \cache_inst|datapath|way1|dirty|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|dirty|data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|dirty|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~5 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|dirty|data~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y23_N34
stratixiii_lcell_comb \cache_inst|datapath|way1|dirty|data~18 (
// Equation(s):
// \cache_inst|datapath|way1|dirty|data~18_combout  = ( \cache_inst|datapath|way1|dirty|data~4_q  & ( (!\cache_inst|control|load_TD1~0_combout ) # ((!\cache_inst|datapath|lru|data~20_combout ) # (\cache_inst|control|d_set1~1_combout )) ) ) # ( 
// !\cache_inst|datapath|way1|dirty|data~4_q  & ( (\cache_inst|control|d_set1~1_combout  & \cache_inst|datapath|lru|data~20_combout ) ) )

	.dataa(gnd),
	.datab(!\cache_inst|control|load_TD1~0_combout ),
	.datac(!\cache_inst|control|d_set1~1_combout ),
	.datad(!\cache_inst|datapath|lru|data~20_combout ),
	.datae(!\cache_inst|datapath|way1|dirty|data~4_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|dirty|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~18 .extended_lut = "off";
defparam \cache_inst|datapath|way1|dirty|data~18 .lut_mask = 64'h000FFFCF000FFFCF;
defparam \cache_inst|datapath|way1|dirty|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y23_N35
dffeas \cache_inst|datapath|way1|dirty|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|dirty|data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|dirty|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~4 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|dirty|data~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y23_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|dirty|data~12 (
// Equation(s):
// \cache_inst|datapath|way1|dirty|data~12_combout  = ( !\cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [6] & ((((\cache_inst|datapath|way1|dirty|data~8_combout ))))) # (\cpu_inst|datapath|MAR|data [6] & 
// (((!\cache_inst|datapath|way1|dirty|data~8_combout  & (\cache_inst|datapath|way1|dirty|data~4_q )) # (\cache_inst|datapath|way1|dirty|data~8_combout  & ((\cache_inst|datapath|way1|dirty|data~5_q )))))) ) ) # ( \cpu_inst|datapath|MAR|data [5] & ( 
// (!\cpu_inst|datapath|MAR|data [6] & ((((\cache_inst|datapath|way1|dirty|data~8_combout ))))) # (\cpu_inst|datapath|MAR|data [6] & ((!\cache_inst|datapath|way1|dirty|data~8_combout  & (((\cache_inst|datapath|way1|dirty|data~6_q )))) # 
// (\cache_inst|datapath|way1|dirty|data~8_combout  & (\cache_inst|datapath|way1|dirty|data~7_q )))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [6]),
	.datab(!\cache_inst|datapath|way1|dirty|data~7_q ),
	.datac(!\cache_inst|datapath|way1|dirty|data~6_q ),
	.datad(!\cache_inst|datapath|way1|dirty|data~8_combout ),
	.datae(!\cpu_inst|datapath|MAR|data [5]),
	.dataf(!\cache_inst|datapath|way1|dirty|data~5_q ),
	.datag(!\cache_inst|datapath|way1|dirty|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|dirty|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|dirty|data~12 .extended_lut = "on";
defparam \cache_inst|datapath|way1|dirty|data~12 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \cache_inst|datapath|way1|dirty|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N14
stratixiii_lcell_comb \cache_inst|control|d_set0~1 (
// Equation(s):
// \cache_inst|control|d_set0~1_combout  = ( \cache_inst|datapath|hit0~combout  & ( (\cpu_inst|control|WideOr25~1_combout  & (!\cache_inst|control|state.process_request~q  & !\cpu_inst|control|WideOr25~2_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|WideOr25~1_combout ),
	.datac(!\cache_inst|control|state.process_request~q ),
	.datad(!\cpu_inst|control|WideOr25~2_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|hit0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|d_set0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|d_set0~1 .extended_lut = "off";
defparam \cache_inst|control|d_set0~1 .lut_mask = 64'h0000000030003000;
defparam \cache_inst|control|d_set0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N28
stratixiii_lcell_comb \cache_inst|datapath|way0|dirty|data~17 (
// Equation(s):
// \cache_inst|datapath|way0|dirty|data~17_combout  = ( \cache_inst|control|d_set0~1_combout  & ( (\cache_inst|datapath|way0|dirty|data~7_q ) # (\cache_inst|datapath|lru|data~18_combout ) ) ) # ( !\cache_inst|control|d_set0~1_combout  & ( 
// (\cache_inst|datapath|way0|dirty|data~7_q  & ((!\cache_inst|datapath|lru|data~18_combout ) # (\cache_inst|control|load_TD0~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|lru|data~18_combout ),
	.datac(!\cache_inst|control|load_TD0~0_combout ),
	.datad(!\cache_inst|datapath|way0|dirty|data~7_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|d_set0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|dirty|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~17 .extended_lut = "off";
defparam \cache_inst|datapath|way0|dirty|data~17 .lut_mask = 64'h00CF00CF33FF33FF;
defparam \cache_inst|datapath|way0|dirty|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N29
dffeas \cache_inst|datapath|way0|dirty|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|dirty|data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|dirty|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~7 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|dirty|data~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N4
stratixiii_lcell_comb \cache_inst|datapath|way0|dirty|data~23 (
// Equation(s):
// \cache_inst|datapath|way0|dirty|data~23_combout  = ( \cache_inst|datapath|way0|dirty|data~6_q  & ( \cache_inst|control|d_set0~1_combout  ) ) # ( !\cache_inst|datapath|way0|dirty|data~6_q  & ( \cache_inst|control|d_set0~1_combout  & ( 
// \cache_inst|datapath|lru|data~30_combout  ) ) ) # ( \cache_inst|datapath|way0|dirty|data~6_q  & ( !\cache_inst|control|d_set0~1_combout  & ( (!\cache_inst|datapath|lru|data~30_combout ) # (\cache_inst|control|load_TD0~0_combout ) ) ) )

	.dataa(!\cache_inst|control|load_TD0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_inst|datapath|lru|data~30_combout ),
	.datae(!\cache_inst|datapath|way0|dirty|data~6_q ),
	.dataf(!\cache_inst|control|d_set0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|dirty|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~23 .extended_lut = "off";
defparam \cache_inst|datapath|way0|dirty|data~23 .lut_mask = 64'h0000FF5500FFFFFF;
defparam \cache_inst|datapath|way0|dirty|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N5
dffeas \cache_inst|datapath|way0|dirty|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|dirty|data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|dirty|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~6 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|dirty|data~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N10
stratixiii_lcell_comb \cache_inst|datapath|way0|dirty|data~16 (
// Equation(s):
// \cache_inst|datapath|way0|dirty|data~16_combout  = ( \cache_inst|datapath|way0|dirty|data~5_q  & ( \cache_inst|control|d_set0~1_combout  ) ) # ( !\cache_inst|datapath|way0|dirty|data~5_q  & ( \cache_inst|control|d_set0~1_combout  & ( 
// \cache_inst|datapath|lru|data~16_combout  ) ) ) # ( \cache_inst|datapath|way0|dirty|data~5_q  & ( !\cache_inst|control|d_set0~1_combout  & ( (!\cache_inst|datapath|lru|data~16_combout ) # (\cache_inst|control|load_TD0~0_combout ) ) ) )

	.dataa(!\cache_inst|datapath|lru|data~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_inst|control|load_TD0~0_combout ),
	.datae(!\cache_inst|datapath|way0|dirty|data~5_q ),
	.dataf(!\cache_inst|control|d_set0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|dirty|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~16 .extended_lut = "off";
defparam \cache_inst|datapath|way0|dirty|data~16 .lut_mask = 64'h0000AAFF5555FFFF;
defparam \cache_inst|datapath|way0|dirty|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N11
dffeas \cache_inst|datapath|way0|dirty|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|dirty|data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|dirty|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~5 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|dirty|data~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N12
stratixiii_lcell_comb \cache_inst|datapath|way0|dirty|data~19 (
// Equation(s):
// \cache_inst|datapath|way0|dirty|data~19_combout  = ( \cache_inst|control|d_set0~1_combout  & ( (\cache_inst|datapath|way0|dirty|data~1_q ) # (\cache_inst|datapath|lru|data~22_combout ) ) ) # ( !\cache_inst|control|d_set0~1_combout  & ( 
// (\cache_inst|datapath|way0|dirty|data~1_q  & ((!\cache_inst|datapath|lru|data~22_combout ) # (\cache_inst|control|load_TD0~0_combout ))) ) )

	.dataa(!\cache_inst|datapath|lru|data~22_combout ),
	.datab(gnd),
	.datac(!\cache_inst|control|load_TD0~0_combout ),
	.datad(!\cache_inst|datapath|way0|dirty|data~1_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|d_set0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|dirty|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~19 .extended_lut = "off";
defparam \cache_inst|datapath|way0|dirty|data~19 .lut_mask = 64'h00AF00AF55FF55FF;
defparam \cache_inst|datapath|way0|dirty|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N13
dffeas \cache_inst|datapath|way0|dirty|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|dirty|data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|dirty|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~1 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|dirty|data~1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N0
stratixiii_lcell_comb \cache_inst|datapath|way0|dirty|data~22 (
// Equation(s):
// \cache_inst|datapath|way0|dirty|data~22_combout  = ( \cache_inst|datapath|way0|dirty|data~2_q  & ( \cache_inst|control|d_set0~1_combout  ) ) # ( !\cache_inst|datapath|way0|dirty|data~2_q  & ( \cache_inst|control|d_set0~1_combout  & ( 
// \cache_inst|datapath|lru|data~28_combout  ) ) ) # ( \cache_inst|datapath|way0|dirty|data~2_q  & ( !\cache_inst|control|d_set0~1_combout  & ( (!\cache_inst|datapath|lru|data~28_combout ) # (\cache_inst|control|load_TD0~0_combout ) ) ) )

	.dataa(!\cache_inst|datapath|lru|data~28_combout ),
	.datab(gnd),
	.datac(!\cache_inst|control|load_TD0~0_combout ),
	.datad(gnd),
	.datae(!\cache_inst|datapath|way0|dirty|data~2_q ),
	.dataf(!\cache_inst|control|d_set0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|dirty|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~22 .extended_lut = "off";
defparam \cache_inst|datapath|way0|dirty|data~22 .lut_mask = 64'h0000AFAF5555FFFF;
defparam \cache_inst|datapath|way0|dirty|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N1
dffeas \cache_inst|datapath|way0|dirty|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|dirty|data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|dirty|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~2 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|dirty|data~2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N32
stratixiii_lcell_comb \cache_inst|datapath|way0|dirty|data~20 (
// Equation(s):
// \cache_inst|datapath|way0|dirty|data~20_combout  = ( \cache_inst|control|d_set0~1_combout  & ( (\cache_inst|datapath|way0|dirty|data~3_q ) # (\cache_inst|datapath|lru|data~24_combout ) ) ) # ( !\cache_inst|control|d_set0~1_combout  & ( 
// (\cache_inst|datapath|way0|dirty|data~3_q  & ((!\cache_inst|datapath|lru|data~24_combout ) # (\cache_inst|control|load_TD0~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|lru|data~24_combout ),
	.datac(!\cache_inst|control|load_TD0~0_combout ),
	.datad(!\cache_inst|datapath|way0|dirty|data~3_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|d_set0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|dirty|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~20 .extended_lut = "off";
defparam \cache_inst|datapath|way0|dirty|data~20 .lut_mask = 64'h00CF00CF33FF33FF;
defparam \cache_inst|datapath|way0|dirty|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N33
dffeas \cache_inst|datapath|way0|dirty|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|dirty|data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|dirty|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~3 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|dirty|data~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N22
stratixiii_lcell_comb \cache_inst|datapath|way0|dirty|data~21 (
// Equation(s):
// \cache_inst|datapath|way0|dirty|data~21_combout  = ( \cache_inst|datapath|way0|dirty|data~0_q  & ( \cache_inst|control|d_set0~1_combout  ) ) # ( !\cache_inst|datapath|way0|dirty|data~0_q  & ( \cache_inst|control|d_set0~1_combout  & ( 
// \cache_inst|datapath|lru|data~26_combout  ) ) ) # ( \cache_inst|datapath|way0|dirty|data~0_q  & ( !\cache_inst|control|d_set0~1_combout  & ( (!\cache_inst|datapath|lru|data~26_combout ) # (\cache_inst|control|load_TD0~0_combout ) ) ) )

	.dataa(!\cache_inst|control|load_TD0~0_combout ),
	.datab(gnd),
	.datac(!\cache_inst|datapath|lru|data~26_combout ),
	.datad(gnd),
	.datae(!\cache_inst|datapath|way0|dirty|data~0_q ),
	.dataf(!\cache_inst|control|d_set0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|dirty|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~21 .extended_lut = "off";
defparam \cache_inst|datapath|way0|dirty|data~21 .lut_mask = 64'h0000F5F50F0FFFFF;
defparam \cache_inst|datapath|way0|dirty|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N23
dffeas \cache_inst|datapath|way0|dirty|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|dirty|data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|dirty|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~0 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|dirty|data~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N24
stratixiii_lcell_comb \cache_inst|datapath|way0|dirty|data~8 (
// Equation(s):
// \cache_inst|datapath|way0|dirty|data~8_combout  = ( !\cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [6] & (((!\cpu_inst|datapath|MAR|data [4] & ((\cache_inst|datapath|way0|dirty|data~0_q ))) # (\cpu_inst|datapath|MAR|data [4] & 
// (\cache_inst|datapath|way0|dirty|data~1_q ))))) # (\cpu_inst|datapath|MAR|data [6] & ((((\cpu_inst|datapath|MAR|data [4]))))) ) ) # ( \cpu_inst|datapath|MAR|data [5] & ( ((!\cpu_inst|datapath|MAR|data [6] & ((!\cpu_inst|datapath|MAR|data [4] & 
// (\cache_inst|datapath|way0|dirty|data~2_q )) # (\cpu_inst|datapath|MAR|data [4] & ((\cache_inst|datapath|way0|dirty|data~3_q ))))) # (\cpu_inst|datapath|MAR|data [6] & (((\cpu_inst|datapath|MAR|data [4]))))) ) )

	.dataa(!\cache_inst|datapath|way0|dirty|data~1_q ),
	.datab(!\cpu_inst|datapath|MAR|data [6]),
	.datac(!\cache_inst|datapath|way0|dirty|data~2_q ),
	.datad(!\cache_inst|datapath|way0|dirty|data~3_q ),
	.datae(!\cpu_inst|datapath|MAR|data [5]),
	.dataf(!\cpu_inst|datapath|MAR|data [4]),
	.datag(!\cache_inst|datapath|way0|dirty|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|dirty|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~8 .extended_lut = "on";
defparam \cache_inst|datapath|way0|dirty|data~8 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \cache_inst|datapath|way0|dirty|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N18
stratixiii_lcell_comb \cache_inst|datapath|way0|dirty|data~18 (
// Equation(s):
// \cache_inst|datapath|way0|dirty|data~18_combout  = ( \cache_inst|control|d_set0~1_combout  & ( (\cache_inst|datapath|way0|dirty|data~4_q ) # (\cache_inst|datapath|lru|data~20_combout ) ) ) # ( !\cache_inst|control|d_set0~1_combout  & ( 
// (\cache_inst|datapath|way0|dirty|data~4_q  & ((!\cache_inst|datapath|lru|data~20_combout ) # (\cache_inst|control|load_TD0~0_combout ))) ) )

	.dataa(!\cache_inst|control|load_TD0~0_combout ),
	.datab(gnd),
	.datac(!\cache_inst|datapath|lru|data~20_combout ),
	.datad(!\cache_inst|datapath|way0|dirty|data~4_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|d_set0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|dirty|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~18 .extended_lut = "off";
defparam \cache_inst|datapath|way0|dirty|data~18 .lut_mask = 64'h00F500F50FFF0FFF;
defparam \cache_inst|datapath|way0|dirty|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N19
dffeas \cache_inst|datapath|way0|dirty|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|dirty|data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|dirty|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~4 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|dirty|data~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N36
stratixiii_lcell_comb \cache_inst|datapath|way0|dirty|data~12 (
// Equation(s):
// \cache_inst|datapath|way0|dirty|data~12_combout  = ( !\cpu_inst|datapath|MAR|data [5] & ( ((!\cpu_inst|datapath|MAR|data [6] & (((\cache_inst|datapath|way0|dirty|data~8_combout )))) # (\cpu_inst|datapath|MAR|data [6] & 
// ((!\cache_inst|datapath|way0|dirty|data~8_combout  & (\cache_inst|datapath|way0|dirty|data~4_q )) # (\cache_inst|datapath|way0|dirty|data~8_combout  & ((\cache_inst|datapath|way0|dirty|data~5_q )))))) ) ) # ( \cpu_inst|datapath|MAR|data [5] & ( 
// (!\cpu_inst|datapath|MAR|data [6] & ((((\cache_inst|datapath|way0|dirty|data~8_combout ))))) # (\cpu_inst|datapath|MAR|data [6] & (((!\cache_inst|datapath|way0|dirty|data~8_combout  & ((\cache_inst|datapath|way0|dirty|data~6_q ))) # 
// (\cache_inst|datapath|way0|dirty|data~8_combout  & (\cache_inst|datapath|way0|dirty|data~7_q ))))) ) )

	.dataa(!\cache_inst|datapath|way0|dirty|data~7_q ),
	.datab(!\cpu_inst|datapath|MAR|data [6]),
	.datac(!\cache_inst|datapath|way0|dirty|data~6_q ),
	.datad(!\cache_inst|datapath|way0|dirty|data~5_q ),
	.datae(!\cpu_inst|datapath|MAR|data [5]),
	.dataf(!\cache_inst|datapath|way0|dirty|data~8_combout ),
	.datag(!\cache_inst|datapath|way0|dirty|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|dirty|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|dirty|data~12 .extended_lut = "on";
defparam \cache_inst|datapath|way0|dirty|data~12 .lut_mask = 64'h03030303CCFFDDDD;
defparam \cache_inst|datapath|way0|dirty|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N38
stratixiii_lcell_comb \cache_inst|control|Selector4~0 (
// Equation(s):
// \cache_inst|control|Selector4~0_combout  = ( \cache_inst|datapath|way0|dirty|data~12_combout  & ( \cache_inst|datapath|way1|dirty|data~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|datapath|way1|dirty|data~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|dirty|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|Selector4~0 .extended_lut = "off";
defparam \cache_inst|control|Selector4~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \cache_inst|control|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N20
stratixiii_lcell_comb \cache_inst|control|Selector3~0 (
// Equation(s):
// \cache_inst|control|Selector3~0_combout  = (!\cache_inst|datapath|hit1~combout  & !\cache_inst|datapath|hit0~combout )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|hit1~combout ),
	.datac(gnd),
	.datad(!\cache_inst|datapath|hit0~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|Selector3~0 .extended_lut = "off";
defparam \cache_inst|control|Selector3~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \cache_inst|control|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N10
stratixiii_lcell_comb \cache_inst|control|Selector4~1 (
// Equation(s):
// \cache_inst|control|Selector4~1_combout  = ( \cache_inst|control|state.write_back~q  & ( \cache_inst|control|Selector3~0_combout  & ( (!\cache_inst|control|state.process_request~q  & (\cache_inst|control|Selector4~0_combout  & 
// (\cache_inst|control|always0~0_combout ))) # (\cache_inst|control|state.process_request~q  & (((!\pmem_resp~input_o )))) ) ) ) # ( !\cache_inst|control|state.write_back~q  & ( \cache_inst|control|Selector3~0_combout  & ( 
// (\cache_inst|control|Selector4~0_combout  & (\cache_inst|control|always0~0_combout  & !\cache_inst|control|state.process_request~q )) ) ) ) # ( \cache_inst|control|state.write_back~q  & ( !\cache_inst|control|Selector3~0_combout  & ( 
// (\cache_inst|control|state.process_request~q  & !\pmem_resp~input_o ) ) ) )

	.dataa(!\cache_inst|control|Selector4~0_combout ),
	.datab(!\cache_inst|control|always0~0_combout ),
	.datac(!\cache_inst|control|state.process_request~q ),
	.datad(!\pmem_resp~input_o ),
	.datae(!\cache_inst|control|state.write_back~q ),
	.dataf(!\cache_inst|control|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|Selector4~1 .extended_lut = "off";
defparam \cache_inst|control|Selector4~1 .lut_mask = 64'h00000F0010101F10;
defparam \cache_inst|control|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N33
dffeas \cache_inst|control|state.write_back (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|control|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|control|state.write_back~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|control|state.write_back .is_wysiwyg = "true";
defparam \cache_inst|control|state.write_back .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y19_N0
stratixiii_lcell_comb \cache_inst|control|pmemaddr_sel[1]~0 (
// Equation(s):
// \cache_inst|control|pmemaddr_sel[1]~0_combout  = ( \cache_inst|datapath|lru|data~12_combout  & ( \cache_inst|control|state.write_back~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|control|state.write_back~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|pmemaddr_sel[1]~0 .extended_lut = "off";
defparam \cache_inst|control|pmemaddr_sel[1]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \cache_inst|control|pmemaddr_sel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y19_N34
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[198]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[198]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[198]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[198]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[198]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[198]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y19_N35
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[198] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[198]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [198]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[198] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[198] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y19_N37
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[197] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [197]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[197] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[197] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y19_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[95]~285 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[95]~285_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [197] & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a95  ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [197] 
// & ( \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a95  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [198] & ((!\cache_inst|datapath|way1|data|data~0_combout ) # (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [197] & ( !\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a95  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [198]) # ((\cache_inst|datapath|way1|data|data~0_combout  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [198]),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [197]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[95]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[95]~285 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[95]~285 .lut_mask = 64'h0000FF2100DEFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[95]~285 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y19_N18
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[198]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[198]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[198]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[198]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[198]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[198]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y19_N19
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[198] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[198]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [198]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[198] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[198] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N31
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[197] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[5].writelogic_highbyte|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [197]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[197] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[197] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y19_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[95]~286 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[95]~286_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a95  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [198] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [197]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a95  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [198] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [197]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a95  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [197] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [198]) # ((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a95  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [197] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [198]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [198]),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [197]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[95]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[95]~286 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[95]~286 .lut_mask = 64'h00F400F10BFF0EFF;
defparam \cache_inst|datapath|wayselector_mux|f[95]~286 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y19_N10
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[95]~287 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[95]~287_combout  = ( \cache_inst|datapath|wayselector_mux|f[95]~285_combout  & ( \cache_inst|datapath|wayselector_mux|f[95]~286_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[95]~285_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[95]~286_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~1_combout  & \cache_inst|datapath|hit0~0_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[95]~285_combout  & ( !\cache_inst|datapath|wayselector_mux|f[95]~286_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~1_combout ) # (!\cache_inst|datapath|hit0~0_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datab(!\cache_inst|datapath|Equal0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|datapath|hit0~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[95]~285_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[95]~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[95]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[95]~287 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[95]~287 .lut_mask = 64'h0000AAA2555DFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[95]~287 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y19_N22
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[15]~34 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[15]~34_combout  = ( \cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[111]~335_combout  & ( (!\cpu_inst|datapath|MAR|data [1]) # (\cache_inst|datapath|wayselector_mux|f[127]~383_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[111]~335_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[79]~239_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[95]~287_combout )) ) ) ) # ( \cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[111]~335_combout  & ( (\cpu_inst|datapath|MAR|data [1] & 
// \cache_inst|datapath|wayselector_mux|f[127]~383_combout ) ) ) ) # ( !\cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[111]~335_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[79]~239_combout ))) # (\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[95]~287_combout )) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cache_inst|datapath|wayselector_mux|f[95]~287_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[127]~383_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[79]~239_combout ),
	.datae(!\cpu_inst|datapath|MAR|data [2]),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[111]~335_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[15]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[15]~34 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[15]~34 .lut_mask = 64'h11BB050511BBAFAF;
defparam \cpu_inst|datapath|mdrmux|f[15]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N32
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[15]~33 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[15]~33_combout  = ( \cache_inst|datapath|wayselector_mux|f[15]~47_combout  & ( \cache_inst|datapath|wayselector_mux|f[47]~143_combout  & ( (!\cpu_inst|datapath|MAR|data [1]) # ((!\cpu_inst|datapath|MAR|data [2] & 
// ((\cache_inst|datapath|wayselector_mux|f[31]~95_combout ))) # (\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[63]~191_combout ))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[15]~47_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[47]~143_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & (\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[31]~95_combout )))) # (\cpu_inst|datapath|MAR|data [2] & 
// ((!\cpu_inst|datapath|MAR|data [1]) # ((\cache_inst|datapath|wayselector_mux|f[63]~191_combout )))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[15]~47_combout  & ( !\cache_inst|datapath|wayselector_mux|f[47]~143_combout  & ( 
// (!\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1]) # ((\cache_inst|datapath|wayselector_mux|f[31]~95_combout )))) # (\cpu_inst|datapath|MAR|data [2] & (\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[63]~191_combout ))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[15]~47_combout  & ( !\cache_inst|datapath|wayselector_mux|f[47]~143_combout  & ( (\cpu_inst|datapath|MAR|data [1] & 
// ((!\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[31]~95_combout ))) # (\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[63]~191_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [2]),
	.datab(!\cpu_inst|datapath|MAR|data [1]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[63]~191_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[31]~95_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[15]~47_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[47]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[15]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[15]~33 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[15]~33 .lut_mask = 64'h012389AB4567CDEF;
defparam \cpu_inst|datapath|mdrmux|f[15]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X7_Y19_N2
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[15]~35 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[15]~35_combout  = ( \cpu_inst|datapath|alu_inst|Selector0~3_combout  & ( \cpu_inst|datapath|alu_inst|Selector8~8_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|MDR|data[10]~0_combout  & 
// ((\cpu_inst|datapath|mdrmux|f[15]~33_combout ))) # (\cpu_inst|datapath|MDR|data[10]~0_combout  & (\cpu_inst|datapath|mdrmux|f[15]~34_combout )))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector0~3_combout  & ( 
// \cpu_inst|datapath|alu_inst|Selector8~8_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|MDR|data[10]~0_combout  & ((\cpu_inst|datapath|mdrmux|f[15]~33_combout ))) # (\cpu_inst|datapath|MDR|data[10]~0_combout  & 
// (\cpu_inst|datapath|mdrmux|f[15]~34_combout )))) # (\cpu_inst|control|WideOr25~1_combout  & (((!\cpu_inst|datapath|MDR|data[10]~0_combout )))) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector0~3_combout  & ( !\cpu_inst|datapath|alu_inst|Selector8~8_combout  
// & ( (!\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|MDR|data[10]~0_combout  & ((\cpu_inst|datapath|mdrmux|f[15]~33_combout ))) # (\cpu_inst|datapath|MDR|data[10]~0_combout  & (\cpu_inst|datapath|mdrmux|f[15]~34_combout )))) # 
// (\cpu_inst|control|WideOr25~1_combout  & (((\cpu_inst|datapath|MDR|data[10]~0_combout )))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector0~3_combout  & ( !\cpu_inst|datapath|alu_inst|Selector8~8_combout  & ( ((!\cpu_inst|datapath|MDR|data[10]~0_combout  
// & ((\cpu_inst|datapath|mdrmux|f[15]~33_combout ))) # (\cpu_inst|datapath|MDR|data[10]~0_combout  & (\cpu_inst|datapath|mdrmux|f[15]~34_combout ))) # (\cpu_inst|control|WideOr25~1_combout ) ) ) )

	.dataa(!\cpu_inst|control|WideOr25~1_combout ),
	.datab(!\cpu_inst|datapath|mdrmux|f[15]~34_combout ),
	.datac(!\cpu_inst|datapath|mdrmux|f[15]~33_combout ),
	.datad(!\cpu_inst|datapath|MDR|data[10]~0_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector0~3_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector8~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[15]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[15]~35 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[15]~35 .lut_mask = 64'h5F770A775F220A22;
defparam \cpu_inst|datapath|mdrmux|f[15]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y19_N3
dffeas \cpu_inst|datapath|MDR|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[15]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[0]~1_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[15] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N0
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux0~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux0~0_combout  = (!\cpu_inst|control|state.ldb2~q  & \cpu_inst|datapath|MDR|data [15])

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.ldb2~q ),
	.datac(!\cpu_inst|datapath|MDR|data [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux0~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux0~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \cpu_inst|datapath|mdrOutModifier|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N1
dffeas \cpu_inst|datapath|IR|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrOutModifier|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[15] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N4
stratixiii_lcell_comb \cpu_inst|control|Selector5~1 (
// Equation(s):
// \cpu_inst|control|Selector5~1_combout  = ( \cpu_inst|datapath|IR|data [13] & ( (!\cpu_inst|datapath|IR|data [14] & ((!\cpu_inst|datapath|IR|data [15] & (!\cpu_inst|control|state.calc_addr~q )) # (\cpu_inst|datapath|IR|data [15] & 
// ((!\cpu_inst|control|state.calc_addr_b~q ))))) # (\cpu_inst|datapath|IR|data [14] & (!\cpu_inst|control|state.calc_addr_b~q  & ((!\cpu_inst|datapath|IR|data [15]) # (!\cpu_inst|control|state.calc_addr~q )))) ) ) # ( !\cpu_inst|datapath|IR|data [13] & ( 
// (!\cpu_inst|control|state.calc_addr~q  & !\cpu_inst|control|state.calc_addr_b~q ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [14]),
	.datab(!\cpu_inst|datapath|IR|data [15]),
	.datac(!\cpu_inst|control|state.calc_addr~q ),
	.datad(!\cpu_inst|control|state.calc_addr_b~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector5~1 .extended_lut = "off";
defparam \cpu_inst|control|Selector5~1 .lut_mask = 64'hF000F000F680F680;
defparam \cpu_inst|control|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N6
stratixiii_lcell_comb \cpu_inst|control|Selector5~0 (
// Equation(s):
// \cpu_inst|control|Selector5~0_combout  = ( \cpu_inst|control|state.decode~q  & ( (!\cpu_inst|datapath|IR|data [14] & (\cpu_inst|datapath|IR|data [15] & (!\cpu_inst|datapath|IR|data [13] & !\cpu_inst|datapath|IR|data [12]))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [14]),
	.datab(!\cpu_inst|datapath|IR|data [15]),
	.datac(!\cpu_inst|datapath|IR|data [13]),
	.datad(!\cpu_inst|datapath|IR|data [12]),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector5~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector5~0 .lut_mask = 64'h0000000020002000;
defparam \cpu_inst|control|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N38
stratixiii_lcell_comb \cpu_inst|control|Selector5~2 (
// Equation(s):
// \cpu_inst|control|Selector5~2_combout  = ( \cpu_inst|datapath|cccomp_inst|WideOr0~combout  & ( (\cpu_inst|control|Selector5~1_combout  & (!\cpu_inst|control|Selector5~0_combout  & (!\cpu_inst|control|state.br~q  & \cpu_inst|control|WideOr4~0_combout ))) ) 
// ) # ( !\cpu_inst|datapath|cccomp_inst|WideOr0~combout  & ( (\cpu_inst|control|Selector5~1_combout  & (!\cpu_inst|control|Selector5~0_combout  & \cpu_inst|control|WideOr4~0_combout )) ) )

	.dataa(!\cpu_inst|control|Selector5~1_combout ),
	.datab(!\cpu_inst|control|Selector5~0_combout ),
	.datac(!\cpu_inst|control|state.br~q ),
	.datad(!\cpu_inst|control|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|cccomp_inst|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector5~2 .extended_lut = "off";
defparam \cpu_inst|control|Selector5~2 .lut_mask = 64'h0044004400400040;
defparam \cpu_inst|control|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N20
stratixiii_lcell_comb \cpu_inst|control|Selector5~3 (
// Equation(s):
// \cpu_inst|control|Selector5~3_combout  = ( \cpu_inst|control|WideOr13~2_combout  & ( (\cpu_inst|control|Selector5~2_combout  & (((\cache_inst|control|mem_resp~0_combout  & \cpu_inst|control|state.fetch1~q )) # (\cpu_inst|control|WideOr25~2_combout ))) ) )

	.dataa(!\cpu_inst|control|WideOr25~2_combout ),
	.datab(!\cpu_inst|control|Selector5~2_combout ),
	.datac(!\cache_inst|control|mem_resp~0_combout ),
	.datad(!\cpu_inst|control|state.fetch1~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|WideOr13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector5~3 .extended_lut = "off";
defparam \cpu_inst|control|Selector5~3 .lut_mask = 64'h0000000011131113;
defparam \cpu_inst|control|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N21
dffeas \cpu_inst|control|state.fetch1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.fetch1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.fetch1 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.fetch1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N18
stratixiii_lcell_comb \cpu_inst|control|marmux_sel[0] (
// Equation(s):
// \cpu_inst|control|marmux_sel [0] = ( \cpu_inst|control|state.fetch1~q  & ( !\cpu_inst|control|state.trap1~q  ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.trap1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.fetch1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|marmux_sel [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|marmux_sel[0] .extended_lut = "off";
defparam \cpu_inst|control|marmux_sel[0] .lut_mask = 64'h00000000CCCCCCCC;
defparam \cpu_inst|control|marmux_sel[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N38
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux2~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux2~0_combout  = ( \cpu_inst|datapath|MDR|data [13] & ( \cpu_inst|datapath|alu_inst|Selector2~6_combout  & ( (!\cpu_inst|control|WideOr0~0_combout ) # ((!\cpu_inst|control|marmux_sel [0] & \cpu_inst|datapath|pc|data [13])) ) ) ) 
// # ( !\cpu_inst|datapath|MDR|data [13] & ( \cpu_inst|datapath|alu_inst|Selector2~6_combout  & ( (!\cpu_inst|control|marmux_sel [0] & (\cpu_inst|control|WideOr0~0_combout  & \cpu_inst|datapath|pc|data [13])) ) ) ) # ( \cpu_inst|datapath|MDR|data [13] & ( 
// !\cpu_inst|datapath|alu_inst|Selector2~6_combout  & ( ((!\cpu_inst|control|WideOr0~0_combout ) # (\cpu_inst|datapath|pc|data [13])) # (\cpu_inst|control|marmux_sel [0]) ) ) ) # ( !\cpu_inst|datapath|MDR|data [13] & ( 
// !\cpu_inst|datapath|alu_inst|Selector2~6_combout  & ( (\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|pc|data [13]) # (\cpu_inst|control|marmux_sel [0]))) ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|marmux_sel [0]),
	.datac(!\cpu_inst|control|WideOr0~0_combout ),
	.datad(!\cpu_inst|datapath|pc|data [13]),
	.datae(!\cpu_inst|datapath|MDR|data [13]),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux2~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux2~0 .lut_mask = 64'h030FF3FF000CF0FC;
defparam \cpu_inst|datapath|marmux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y20_N39
dffeas \cpu_inst|datapath|MAR|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|marmux|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|datapath|MAR|data[11]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[13] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y20_N20
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data_rtl_0_bypass[0]~0 (
// Equation(s):
// \cache_inst|datapath|way0|tag|data_rtl_0_bypass[0]~0_combout  = ( !\cache_inst|control|load_TD0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|control|load_TD0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[0]~0 .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y20_N21
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N17
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N9
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N1
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N39
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y20_N28
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data~1 (
// Equation(s):
// \cache_inst|datapath|way0|tag|data~1_combout  = ( \cache_inst|datapath|way0|tag|data_rtl_0_bypass [3] & ( (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [0] & (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [4] & 
// (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [2] $ (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [1])))) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0_bypass [3] & ( (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [0] & 
// (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [4] & (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [2] $ (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [1])))) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [0]),
	.datab(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [4]),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [2]),
	.datad(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [1]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data~1 .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data~1 .lut_mask = 64'h4004400410011001;
defparam \cache_inst|datapath|way0|tag|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N34
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data_rtl_0_bypass[20]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|tag|data_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N35
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N23
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N11
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N15
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N18
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data~0 (
// Equation(s):
// \cache_inst|datapath|way0|tag|data~0_combout  = !\cache_inst|datapath|way0|tag|data_rtl_0_bypass [5] $ (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data~0 .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \cache_inst|datapath|way0|tag|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N30
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data~8 (
// Equation(s):
// \cache_inst|datapath|way0|tag|data~8_combout  = ( \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a6  & ( ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [20] & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # 
// (\cache_inst|datapath|way0|tag|data~0_combout )))) # (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [19]) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a6  & ( (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [19] & 
// ((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [20]) # ((\cache_inst|datapath|way0|tag|data~1_combout  & !\cache_inst|datapath|way0|tag|data~0_combout )))) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datab(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [20]),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [19]),
	.datad(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data~8 .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data~8 .lut_mask = 64'h0D0C0D0C2F3F2F3F;
defparam \cache_inst|datapath|way0|tag|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N4
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data_rtl_0_bypass[22]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|tag|data_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N5
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N37
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N32
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data~9 (
// Equation(s):
// \cache_inst|datapath|way0|tag|data~9_combout  = ( \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a7  & ( ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [22] & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # 
// (\cache_inst|datapath|way0|tag|data~0_combout )))) # (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [21]) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a7  & ( (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [21] & 
// ((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [22]) # ((\cache_inst|datapath|way0|tag|data~1_combout  & !\cache_inst|datapath|way0|tag|data~0_combout )))) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [22]),
	.datab(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [21]),
	.datac(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datad(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data~9 .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data~9 .lut_mask = 64'h2322232273777377;
defparam \cache_inst|datapath|way0|tag|data~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N28
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|tag|data_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N29
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N13
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N26
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data~7 (
// Equation(s):
// \cache_inst|datapath|way0|tag|data~7_combout  = ( \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a5  & ( ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [18] & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # 
// (\cache_inst|datapath|way0|tag|data~0_combout )))) # (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [17]) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a5  & ( (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [17] & 
// ((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [18]) # ((\cache_inst|datapath|way0|tag|data~1_combout  & !\cache_inst|datapath|way0|tag|data~0_combout )))) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [18]),
	.datab(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [17]),
	.datad(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data~7 .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data~7 .lut_mask = 64'h0B0A0B0A4F5F4F5F;
defparam \cache_inst|datapath|way0|tag|data~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N38
stratixiii_lcell_comb \cache_inst|datapath|hit0~1 (
// Equation(s):
// \cache_inst|datapath|hit0~1_combout  = ( \cache_inst|datapath|way0|tag|data~7_combout  & ( \cpu_inst|datapath|MAR|data [14] & ( (\cpu_inst|datapath|MAR|data [12] & (\cache_inst|datapath|way0|tag|data~9_combout  & (!\cpu_inst|datapath|MAR|data [13] $ 
// (\cache_inst|datapath|way0|tag|data~8_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|tag|data~7_combout  & ( \cpu_inst|datapath|MAR|data [14] & ( (!\cpu_inst|datapath|MAR|data [12] & (\cache_inst|datapath|way0|tag|data~9_combout  & 
// (!\cpu_inst|datapath|MAR|data [13] $ (\cache_inst|datapath|way0|tag|data~8_combout )))) ) ) ) # ( \cache_inst|datapath|way0|tag|data~7_combout  & ( !\cpu_inst|datapath|MAR|data [14] & ( (\cpu_inst|datapath|MAR|data [12] & 
// (!\cache_inst|datapath|way0|tag|data~9_combout  & (!\cpu_inst|datapath|MAR|data [13] $ (\cache_inst|datapath|way0|tag|data~8_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|tag|data~7_combout  & ( !\cpu_inst|datapath|MAR|data [14] & ( 
// (!\cpu_inst|datapath|MAR|data [12] & (!\cache_inst|datapath|way0|tag|data~9_combout  & (!\cpu_inst|datapath|MAR|data [13] $ (\cache_inst|datapath|way0|tag|data~8_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [13]),
	.datab(!\cpu_inst|datapath|MAR|data [12]),
	.datac(!\cache_inst|datapath|way0|tag|data~8_combout ),
	.datad(!\cache_inst|datapath|way0|tag|data~9_combout ),
	.datae(!\cache_inst|datapath|way0|tag|data~7_combout ),
	.dataf(!\cpu_inst|datapath|MAR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|hit0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|hit0~1 .extended_lut = "off";
defparam \cache_inst|datapath|hit0~1 .lut_mask = 64'h8400210000840021;
defparam \cache_inst|datapath|hit0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y21_N0
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[216]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[216]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[216]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[216]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[216]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[216]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N1
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[216] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[216]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [216]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[216] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[216] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y28_N9
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[215] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [215]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[215] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[215] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y28_N8
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[104]~312 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[104]~312_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [215] & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [216]) # 
// ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a104 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass 
// [215] & ( \cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [216] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a104  & (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [215] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [216]) # 
// (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a104 ) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [215] & ( !\cache_inst|datapath|way1|data|data~0_combout  & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [216] & 
// \cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a104 ) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [216]),
	.datad(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a104 ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [215]),
	.dataf(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[104]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[104]~312 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[104]~312 .lut_mask = 64'h000FF0FF0006F9FF;
defparam \cache_inst|datapath|wayselector_mux|f[104]~312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y28_N11
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[215] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[6].writelogic_highbyte|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [215]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[215] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[215] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y28_N22
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[216]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[216]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[216]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[216]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[216]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[216]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y28_N23
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[216] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[216]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [216]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[216] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[216] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y28_N28
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[104]~313 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[104]~313_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [216] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & 
// (((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a104 )))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ((!\cache_inst|datapath|way0|data|data~0_combout  & 
// ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a104 ))) # (\cache_inst|datapath|way0|data|data~0_combout  & (\cache_inst|datapath|way0|data|data_rtl_0_bypass [215])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [216] 
// & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [215] ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [216] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( 
// (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ((!\cache_inst|datapath|way0|data|data~0_combout  & ((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a104 ))) # (\cache_inst|datapath|way0|data|data~0_combout  & 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [215])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & (((\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a104 )))) ) ) ) # ( 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [216] & ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [215] ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [215]),
	.datac(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a104 ),
	.datad(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [216]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[104]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[104]~313 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[104]~313 .lut_mask = 64'h33330F2733330F1B;
defparam \cache_inst|datapath|wayselector_mux|f[104]~313 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y28_N36
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[104]~314 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[104]~314_combout  = ( \cache_inst|datapath|wayselector_mux|f[104]~312_combout  & ( \cache_inst|datapath|wayselector_mux|f[104]~313_combout  ) ) # ( !\cache_inst|datapath|wayselector_mux|f[104]~312_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[104]~313_combout  & ( ((!\cache_inst|datapath|Equal0~0_combout  & (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ))) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[104]~312_combout  & ( !\cache_inst|datapath|wayselector_mux|f[104]~313_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (((!\cache_inst|datapath|hit0~0_combout ) # (!\cache_inst|datapath|hit0~1_combout 
// )) # (\cache_inst|datapath|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|datapath|hit0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~1_combout ),
	.datad(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[104]~312_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[104]~313_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[104]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[104]~314 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[104]~314 .lut_mask = 64'h0000FD0002FFFFFF;
defparam \cache_inst|datapath|wayselector_mux|f[104]~314 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y28_N4
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[8]~13 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[8]~13_combout  = ( \cache_inst|datapath|wayselector_mux|f[88]~266_combout  & ( \cache_inst|datapath|wayselector_mux|f[72]~218_combout  & ( (!\cpu_inst|datapath|MAR|data [2]) # ((!\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[104]~314_combout )) # (\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[120]~362_combout )))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[88]~266_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[72]~218_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2])) # (\cache_inst|datapath|wayselector_mux|f[104]~314_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (((\cache_inst|datapath|wayselector_mux|f[120]~362_combout  & \cpu_inst|datapath|MAR|data [2])))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[88]~266_combout  & ( !\cache_inst|datapath|wayselector_mux|f[72]~218_combout  & ( 
// (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[104]~314_combout  & ((\cpu_inst|datapath|MAR|data [2])))) # (\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2]) # 
// (\cache_inst|datapath|wayselector_mux|f[120]~362_combout )))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[88]~266_combout  & ( !\cache_inst|datapath|wayselector_mux|f[72]~218_combout  & ( (\cpu_inst|datapath|MAR|data [2] & 
// ((!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[104]~314_combout )) # (\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[120]~362_combout ))))) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cache_inst|datapath|wayselector_mux|f[104]~314_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[120]~362_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [2]),
	.datae(!\cache_inst|datapath|wayselector_mux|f[88]~266_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[72]~218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[8]~13 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[8]~13 .lut_mask = 64'h00275527AA27FF27;
defparam \cpu_inst|datapath|mdrmux|f[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y24_N16
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[8]~12 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[8]~12_combout  = ( \cache_inst|datapath|wayselector_mux|f[56]~170_combout  & ( \cache_inst|datapath|wayselector_mux|f[8]~26_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2])) # 
// (\cache_inst|datapath|wayselector_mux|f[40]~122_combout ))) # (\cpu_inst|datapath|MAR|data [1] & (((\cache_inst|datapath|wayselector_mux|f[24]~74_combout ) # (\cpu_inst|datapath|MAR|data [2])))) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[56]~170_combout  & ( \cache_inst|datapath|wayselector_mux|f[8]~26_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2])) # (\cache_inst|datapath|wayselector_mux|f[40]~122_combout ))) 
// # (\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2] & \cache_inst|datapath|wayselector_mux|f[24]~74_combout )))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[56]~170_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[8]~26_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[40]~122_combout  & (\cpu_inst|datapath|MAR|data [2]))) # (\cpu_inst|datapath|MAR|data [1] & 
// (((\cache_inst|datapath|wayselector_mux|f[24]~74_combout ) # (\cpu_inst|datapath|MAR|data [2])))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[56]~170_combout  & ( !\cache_inst|datapath|wayselector_mux|f[8]~26_combout  & ( 
// (!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[40]~122_combout  & (\cpu_inst|datapath|MAR|data [2]))) # (\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2] & 
// \cache_inst|datapath|wayselector_mux|f[24]~74_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[40]~122_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [1]),
	.datac(!\cpu_inst|datapath|MAR|data [2]),
	.datad(!\cache_inst|datapath|wayselector_mux|f[24]~74_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[56]~170_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[8]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[8]~12 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[8]~12 .lut_mask = 64'h04340737C4F4C7F7;
defparam \cpu_inst|datapath|mdrmux|f[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y28_N24
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[8]~14 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[8]~14_combout  = ( \cpu_inst|datapath|alu_inst|Selector15~6_combout  & ( \cpu_inst|datapath|MDR|data[10]~0_combout  & ( (\cpu_inst|datapath|mdrmux|f[8]~13_combout  & !\cpu_inst|control|WideOr25~1_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|Selector15~6_combout  & ( \cpu_inst|datapath|MDR|data[10]~0_combout  & ( (\cpu_inst|control|WideOr25~1_combout ) # (\cpu_inst|datapath|mdrmux|f[8]~13_combout ) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector15~6_combout  & ( 
// !\cpu_inst|datapath|MDR|data[10]~0_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & (\cpu_inst|datapath|mdrmux|f[8]~12_combout )) # (\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|alu_inst|Selector7~2_combout ))) ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|Selector15~6_combout  & ( !\cpu_inst|datapath|MDR|data[10]~0_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & (\cpu_inst|datapath|mdrmux|f[8]~12_combout )) # (\cpu_inst|control|WideOr25~1_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector7~2_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|mdrmux|f[8]~13_combout ),
	.datab(!\cpu_inst|control|WideOr25~1_combout ),
	.datac(!\cpu_inst|datapath|mdrmux|f[8]~12_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector7~2_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector15~6_combout ),
	.dataf(!\cpu_inst|datapath|MDR|data[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[8]~14 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[8]~14 .lut_mask = 64'h3F0C3F0C77774444;
defparam \cpu_inst|datapath|mdrmux|f[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y28_N25
dffeas \cpu_inst|datapath|MDR|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[0]~1_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[8] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N38
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux15~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux15~0_combout  = ( \cpu_inst|datapath|MAR|data [0] & ( (!\cpu_inst|control|state.ldb2~q  & (\cpu_inst|datapath|MDR|data [0])) # (\cpu_inst|control|state.ldb2~q  & ((\cpu_inst|datapath|MDR|data [8]))) ) ) # ( 
// !\cpu_inst|datapath|MAR|data [0] & ( \cpu_inst|datapath|MDR|data [0] ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.ldb2~q ),
	.datac(!\cpu_inst|datapath|MDR|data [0]),
	.datad(!\cpu_inst|datapath|MDR|data [8]),
	.datae(!\cpu_inst|datapath|MAR|data [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux15~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux15~0 .lut_mask = 64'h0F0F0C3F0F0F0C3F;
defparam \cpu_inst|datapath|mdrOutModifier|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N19
dffeas \cpu_inst|datapath|IR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|mdrOutModifier|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[0] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N8
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux14~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux14~0_combout  = ( \cpu_inst|datapath|MDR|data [1] & ( \cpu_inst|datapath|alu_inst|Selector14~7_combout  & ( (!\cpu_inst|control|WideOr0~0_combout  & (((\cpu_inst|control|marmux_sel [0])) # (\cpu_inst|datapath|IR|data [0]))) # 
// (\cpu_inst|control|WideOr0~0_combout  & (((\cpu_inst|datapath|pc|data [1] & !\cpu_inst|control|marmux_sel [0])))) ) ) ) # ( !\cpu_inst|datapath|MDR|data [1] & ( \cpu_inst|datapath|alu_inst|Selector14~7_combout  & ( (!\cpu_inst|control|marmux_sel [0] & 
// ((!\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|IR|data [0])) # (\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|pc|data [1]))))) ) ) ) # ( \cpu_inst|datapath|MDR|data [1] & ( !\cpu_inst|datapath|alu_inst|Selector14~7_combout  & 
// ( ((!\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|IR|data [0])) # (\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|pc|data [1])))) # (\cpu_inst|control|marmux_sel [0]) ) ) ) # ( !\cpu_inst|datapath|MDR|data [1] & ( 
// !\cpu_inst|datapath|alu_inst|Selector14~7_combout  & ( (!\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|IR|data [0] & ((!\cpu_inst|control|marmux_sel [0])))) # (\cpu_inst|control|WideOr0~0_combout  & (((\cpu_inst|control|marmux_sel [0]) # 
// (\cpu_inst|datapath|pc|data [1])))) ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [0]),
	.datab(!\cpu_inst|datapath|pc|data [1]),
	.datac(!\cpu_inst|control|WideOr0~0_combout ),
	.datad(!\cpu_inst|control|marmux_sel [0]),
	.datae(!\cpu_inst|datapath|MDR|data [1]),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector14~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux14~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux14~0 .lut_mask = 64'h530F53FF530053F0;
defparam \cpu_inst|datapath|marmux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N9
dffeas \cpu_inst|datapath|MAR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|marmux|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[1] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y15_N6
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[12]~25 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[12]~25_combout  = ( \cache_inst|datapath|wayselector_mux|f[124]~374_combout  & ( \cache_inst|datapath|wayselector_mux|f[108]~326_combout  & ( ((!\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[76]~230_combout )) # (\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[92]~278_combout )))) # (\cpu_inst|datapath|MAR|data [2]) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[124]~374_combout  & ( \cache_inst|datapath|wayselector_mux|f[108]~326_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (((\cache_inst|datapath|wayselector_mux|f[76]~230_combout )) # (\cpu_inst|datapath|MAR|data 
// [2]))) # (\cpu_inst|datapath|MAR|data [1] & (!\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[92]~278_combout )))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[124]~374_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[108]~326_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[76]~230_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (((\cache_inst|datapath|wayselector_mux|f[92]~278_combout )) # (\cpu_inst|datapath|MAR|data [2]))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[124]~374_combout  & ( !\cache_inst|datapath|wayselector_mux|f[108]~326_combout  & ( 
// (!\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[76]~230_combout )) # (\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[92]~278_combout ))))) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cpu_inst|datapath|MAR|data [2]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[76]~230_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[92]~278_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[124]~374_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[108]~326_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[12]~25 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[12]~25 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \cpu_inst|datapath|mdrmux|f[12]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y15_N32
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[12]~24 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[12]~24_combout  = ( \cache_inst|datapath|wayselector_mux|f[44]~134_combout  & ( \cache_inst|datapath|wayselector_mux|f[28]~86_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & 
// (((\cache_inst|datapath|wayselector_mux|f[12]~38_combout )) # (\cpu_inst|datapath|MAR|data [2]))) # (\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2]) # ((\cache_inst|datapath|wayselector_mux|f[60]~182_combout )))) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[44]~134_combout  & ( \cache_inst|datapath|wayselector_mux|f[28]~86_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[12]~38_combout ))) # 
// (\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2]) # ((\cache_inst|datapath|wayselector_mux|f[60]~182_combout )))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[44]~134_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[28]~86_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & (((\cache_inst|datapath|wayselector_mux|f[12]~38_combout )) # (\cpu_inst|datapath|MAR|data [2]))) # (\cpu_inst|datapath|MAR|data [1] & 
// (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[60]~182_combout )))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[44]~134_combout  & ( !\cache_inst|datapath|wayselector_mux|f[28]~86_combout  & ( 
// (!\cpu_inst|datapath|MAR|data [1] & (!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[12]~38_combout ))) # (\cpu_inst|datapath|MAR|data [1] & (\cpu_inst|datapath|MAR|data [2] & 
// ((\cache_inst|datapath|wayselector_mux|f[60]~182_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cpu_inst|datapath|MAR|data [2]),
	.datac(!\cache_inst|datapath|wayselector_mux|f[12]~38_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[60]~182_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[44]~134_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[28]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[12]~24 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[12]~24 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \cpu_inst|datapath|mdrmux|f[12]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y15_N26
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[12]~26 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[12]~26_combout  = ( \cpu_inst|datapath|MDR|data[10]~0_combout  & ( \cpu_inst|datapath|mdrmux|f[12]~24_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & (\cpu_inst|datapath|mdrmux|f[12]~25_combout )) # 
// (\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|alu_inst|Selector11~2_combout ))) ) ) ) # ( !\cpu_inst|datapath|MDR|data[10]~0_combout  & ( \cpu_inst|datapath|mdrmux|f[12]~24_combout  & ( (!\cpu_inst|control|WideOr25~1_combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector3~3_combout ) ) ) ) # ( \cpu_inst|datapath|MDR|data[10]~0_combout  & ( !\cpu_inst|datapath|mdrmux|f[12]~24_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & (\cpu_inst|datapath|mdrmux|f[12]~25_combout )) # 
// (\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|alu_inst|Selector11~2_combout ))) ) ) ) # ( !\cpu_inst|datapath|MDR|data[10]~0_combout  & ( !\cpu_inst|datapath|mdrmux|f[12]~24_combout  & ( (\cpu_inst|control|WideOr25~1_combout  & 
// !\cpu_inst|datapath|alu_inst|Selector3~3_combout ) ) ) )

	.dataa(!\cpu_inst|control|WideOr25~1_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector3~3_combout ),
	.datac(!\cpu_inst|datapath|mdrmux|f[12]~25_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector11~2_combout ),
	.datae(!\cpu_inst|datapath|MDR|data[10]~0_combout ),
	.dataf(!\cpu_inst|datapath|mdrmux|f[12]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[12]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[12]~26 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[12]~26 .lut_mask = 64'h44445F0AEEEE5F0A;
defparam \cpu_inst|datapath|mdrmux|f[12]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y15_N27
dffeas \cpu_inst|datapath|MDR|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[12]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[0]~1_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[12] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N30
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux3~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux3~0_combout  = (!\cpu_inst|control|state.ldb2~q  & \cpu_inst|datapath|MDR|data [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|control|state.ldb2~q ),
	.datad(!\cpu_inst|datapath|MDR|data [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux3~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux3~0 .lut_mask = 64'h00F000F000F000F0;
defparam \cpu_inst|datapath|mdrOutModifier|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N19
dffeas \cpu_inst|datapath|IR|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|mdrOutModifier|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[12] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N4
stratixiii_lcell_comb \cpu_inst|control|Selector27~0 (
// Equation(s):
// \cpu_inst|control|Selector27~0_combout  = ( \cpu_inst|control|Selector19~0_combout  & ( (!\cpu_inst|control|state.calc_addr_b~q  & (((!\cpu_inst|control|Selector12~0_combout  & \cpu_inst|control|state.stb1~q )))) # (\cpu_inst|control|state.calc_addr_b~q  
// & (\cpu_inst|datapath|IR|data [12])) ) ) # ( !\cpu_inst|control|Selector19~0_combout  & ( (!\cpu_inst|control|state.calc_addr_b~q  & (!\cpu_inst|control|Selector12~0_combout  & \cpu_inst|control|state.stb1~q )) ) )

	.dataa(!\cpu_inst|datapath|IR|data [12]),
	.datab(!\cpu_inst|control|state.calc_addr_b~q ),
	.datac(!\cpu_inst|control|Selector12~0_combout ),
	.datad(!\cpu_inst|control|state.stb1~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector27~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector27~0 .lut_mask = 64'h00C000C011D111D1;
defparam \cpu_inst|control|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N5
dffeas \cpu_inst|control|state.stb1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.stb1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.stb1 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.stb1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N26
stratixiii_lcell_comb \cpu_inst|control|mdrInModifier_sel[1]~0 (
// Equation(s):
// \cpu_inst|control|mdrInModifier_sel[1]~0_combout  = ( \cpu_inst|datapath|MAR|data [0] & ( \cpu_inst|control|state.stb1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|MAR|data [0]),
	.dataf(!\cpu_inst|control|state.stb1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|mdrInModifier_sel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|mdrInModifier_sel[1]~0 .extended_lut = "off";
defparam \cpu_inst|control|mdrInModifier_sel[1]~0 .lut_mask = 64'h000000000000FFFF;
defparam \cpu_inst|control|mdrInModifier_sel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N34
stratixiii_lcell_comb \cpu_inst|datapath|MDR|data[10]~0 (
// Equation(s):
// \cpu_inst|datapath|MDR|data[10]~0_combout  = ( \cpu_inst|datapath|MAR|data [3] & ( (!\cpu_inst|control|WideOr25~1_combout ) # (\cpu_inst|control|mdrInModifier_sel[1]~0_combout ) ) ) # ( !\cpu_inst|datapath|MAR|data [3] & ( 
// (\cpu_inst|control|WideOr25~1_combout  & \cpu_inst|control|mdrInModifier_sel[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|control|WideOr25~1_combout ),
	.datad(!\cpu_inst|control|mdrInModifier_sel[1]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MAR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|MDR|data[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[10]~0 .extended_lut = "off";
defparam \cpu_inst|datapath|MDR|data[10]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu_inst|datapath|MDR|data[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N2
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[14]~30 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[14]~30_combout  = ( \cache_inst|datapath|wayselector_mux|f[46]~140_combout  & ( \cache_inst|datapath|wayselector_mux|f[14]~44_combout  & ( (!\cpu_inst|datapath|MAR|data [1]) # ((!\cpu_inst|datapath|MAR|data [2] & 
// ((\cache_inst|datapath|wayselector_mux|f[30]~92_combout ))) # (\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[62]~188_combout ))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[46]~140_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[14]~44_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & (((!\cpu_inst|datapath|MAR|data [1]) # (\cache_inst|datapath|wayselector_mux|f[30]~92_combout )))) # (\cpu_inst|datapath|MAR|data [2] & 
// (\cache_inst|datapath|wayselector_mux|f[62]~188_combout  & ((\cpu_inst|datapath|MAR|data [1])))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[46]~140_combout  & ( !\cache_inst|datapath|wayselector_mux|f[14]~44_combout  & ( 
// (!\cpu_inst|datapath|MAR|data [2] & (((\cache_inst|datapath|wayselector_mux|f[30]~92_combout  & \cpu_inst|datapath|MAR|data [1])))) # (\cpu_inst|datapath|MAR|data [2] & (((!\cpu_inst|datapath|MAR|data [1])) # 
// (\cache_inst|datapath|wayselector_mux|f[62]~188_combout ))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[46]~140_combout  & ( !\cache_inst|datapath|wayselector_mux|f[14]~44_combout  & ( (\cpu_inst|datapath|MAR|data [1] & 
// ((!\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[30]~92_combout ))) # (\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[62]~188_combout )))) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [2]),
	.datab(!\cache_inst|datapath|wayselector_mux|f[62]~188_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[30]~92_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [1]),
	.datae(!\cache_inst|datapath|wayselector_mux|f[46]~140_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[14]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[14]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[14]~30 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[14]~30 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \cpu_inst|datapath|mdrmux|f[14]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N30
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[14]~31 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[14]~31_combout  = ( \cache_inst|datapath|wayselector_mux|f[94]~284_combout  & ( \cpu_inst|datapath|MAR|data [2] & ( (!\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[110]~332_combout ))) # 
// (\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[126]~380_combout )) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[94]~284_combout  & ( \cpu_inst|datapath|MAR|data [2] & ( (!\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[110]~332_combout ))) # (\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[126]~380_combout )) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[94]~284_combout  & ( 
// !\cpu_inst|datapath|MAR|data [2] & ( (\cache_inst|datapath|wayselector_mux|f[78]~236_combout ) # (\cpu_inst|datapath|MAR|data [1]) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[94]~284_combout  & ( !\cpu_inst|datapath|MAR|data [2] & ( 
// (!\cpu_inst|datapath|MAR|data [1] & \cache_inst|datapath|wayselector_mux|f[78]~236_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cache_inst|datapath|wayselector_mux|f[126]~380_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[110]~332_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[78]~236_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[94]~284_combout ),
	.dataf(!\cpu_inst|datapath|MAR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[14]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[14]~31 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[14]~31 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \cpu_inst|datapath|mdrmux|f[14]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N34
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[14]~32 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[14]~32_combout  = ( \cpu_inst|datapath|mdrmux|f[14]~31_combout  & ( \cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & (((\cpu_inst|datapath|mdrmux|f[14]~30_combout )) # 
// (\cpu_inst|datapath|MDR|data[10]~0_combout ))) # (\cpu_inst|control|WideOr25~1_combout  & (!\cpu_inst|datapath|MDR|data[10]~0_combout  & ((!\cpu_inst|datapath|alu_inst|Selector1~7_combout )))) ) ) ) # ( !\cpu_inst|datapath|mdrmux|f[14]~31_combout  & ( 
// \cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( (!\cpu_inst|datapath|MDR|data[10]~0_combout  & ((!\cpu_inst|control|WideOr25~1_combout  & (\cpu_inst|datapath|mdrmux|f[14]~30_combout )) # (\cpu_inst|control|WideOr25~1_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Selector1~7_combout ))))) ) ) ) # ( \cpu_inst|datapath|mdrmux|f[14]~31_combout  & ( !\cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( ((!\cpu_inst|control|WideOr25~1_combout  & (\cpu_inst|datapath|mdrmux|f[14]~30_combout 
// )) # (\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|alu_inst|Selector1~7_combout )))) # (\cpu_inst|datapath|MDR|data[10]~0_combout ) ) ) ) # ( !\cpu_inst|datapath|mdrmux|f[14]~31_combout  & ( 
// !\cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & (!\cpu_inst|datapath|MDR|data[10]~0_combout  & (\cpu_inst|datapath|mdrmux|f[14]~30_combout ))) # (\cpu_inst|control|WideOr25~1_combout  & 
// (((!\cpu_inst|datapath|alu_inst|Selector1~7_combout )) # (\cpu_inst|datapath|MDR|data[10]~0_combout ))) ) ) )

	.dataa(!\cpu_inst|control|WideOr25~1_combout ),
	.datab(!\cpu_inst|datapath|MDR|data[10]~0_combout ),
	.datac(!\cpu_inst|datapath|mdrmux|f[14]~30_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector1~7_combout ),
	.datae(!\cpu_inst|datapath|mdrmux|f[14]~31_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[14]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[14]~32 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[14]~32 .lut_mask = 64'h5D197F3B4C086E2A;
defparam \cpu_inst|datapath|mdrmux|f[14]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y15_N35
dffeas \cpu_inst|datapath|MDR|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[14]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[0]~1_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[14] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N2
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux1~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux1~0_combout  = ( \cpu_inst|datapath|MDR|data [14] & ( !\cpu_inst|control|state.ldb2~q  ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.ldb2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MDR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux1~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux1~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cpu_inst|datapath|mdrOutModifier|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N3
dffeas \cpu_inst|datapath|IR|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrOutModifier|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[14] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N22
stratixiii_lcell_comb \cpu_inst|control|Selector15~0 (
// Equation(s):
// \cpu_inst|control|Selector15~0_combout  = ( \cpu_inst|control|state.calc_addr~q  & ( \cpu_inst|control|state.decode~q  & ( (\cpu_inst|datapath|IR|data [13] & (!\cpu_inst|datapath|IR|data [14] $ (!\cpu_inst|datapath|IR|data [15]))) ) ) ) # ( 
// !\cpu_inst|control|state.calc_addr~q  & ( \cpu_inst|control|state.decode~q  & ( (\cpu_inst|datapath|IR|data [13] & (!\cpu_inst|datapath|IR|data [14] $ (!\cpu_inst|datapath|IR|data [15]))) ) ) ) # ( \cpu_inst|control|state.calc_addr~q  & ( 
// !\cpu_inst|control|state.decode~q  & ( !\cpu_inst|control|Selector12~0_combout  ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [14]),
	.datab(!\cpu_inst|datapath|IR|data [15]),
	.datac(!\cpu_inst|control|Selector12~0_combout ),
	.datad(!\cpu_inst|datapath|IR|data [13]),
	.datae(!\cpu_inst|control|state.calc_addr~q ),
	.dataf(!\cpu_inst|control|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector15~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector15~0 .lut_mask = 64'h0000F0F000660066;
defparam \cpu_inst|control|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N23
dffeas \cpu_inst|control|state.calc_addr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.calc_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.calc_addr .is_wysiwyg = "true";
defparam \cpu_inst|control|state.calc_addr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N28
stratixiii_lcell_comb \cpu_inst|control|Selector29~0 (
// Equation(s):
// \cpu_inst|control|Selector29~0_combout  = ( \cpu_inst|control|Selector11~0_combout  & ( (!\cpu_inst|control|state.calc_addr~q  & (!\cpu_inst|control|Selector12~0_combout  & ((\cpu_inst|control|state.sti1~q )))) # (\cpu_inst|control|state.calc_addr~q  & 
// (((\cpu_inst|datapath|IR|data [13])))) ) ) # ( !\cpu_inst|control|Selector11~0_combout  & ( (!\cpu_inst|control|state.calc_addr~q  & (!\cpu_inst|control|Selector12~0_combout  & \cpu_inst|control|state.sti1~q )) ) )

	.dataa(!\cpu_inst|control|state.calc_addr~q ),
	.datab(!\cpu_inst|control|Selector12~0_combout ),
	.datac(!\cpu_inst|datapath|IR|data [13]),
	.datad(!\cpu_inst|control|state.sti1~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector29~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector29~0 .lut_mask = 64'h00880088058D058D;
defparam \cpu_inst|control|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N29
dffeas \cpu_inst|control|state.sti1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.sti1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.sti1 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.sti1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N24
stratixiii_lcell_comb \cpu_inst|control|Selector30~0 (
// Equation(s):
// \cpu_inst|control|Selector30~0_combout  = ( \cache_inst|control|mem_resp~1_combout  & ( \cpu_inst|control|state.sti1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|control|state.sti1~q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|mem_resp~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector30~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector30~0 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu_inst|control|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \cpu_inst|control|state.sti2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.sti2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.sti2 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.sti2 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N31
dffeas \cpu_inst|control|state.sti3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|control|state.sti2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.sti3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.sti3 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.sti3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N34
stratixiii_lcell_comb \cpu_inst|control|Selector32~0 (
// Equation(s):
// \cpu_inst|control|Selector32~0_combout  = ( \cpu_inst|control|state.sti3~q  ) # ( !\cpu_inst|control|state.sti3~q  & ( (\cache_inst|control|mem_resp~0_combout  & \cpu_inst|control|state.sti4~q ) ) )

	.dataa(gnd),
	.datab(!\cache_inst|control|mem_resp~0_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|control|state.sti4~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.sti3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector32~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector32~0 .lut_mask = 64'h00330033FFFFFFFF;
defparam \cpu_inst|control|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N35
dffeas \cpu_inst|control|state.sti4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.sti4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.sti4 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.sti4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N32
stratixiii_lcell_comb \cpu_inst|control|Selector26~0 (
// Equation(s):
// \cpu_inst|control|Selector26~0_combout  = ((\cache_inst|control|mem_resp~0_combout  & \cpu_inst|control|state.str2~q )) # (\cpu_inst|control|state.str1~q )

	.dataa(gnd),
	.datab(!\cache_inst|control|mem_resp~0_combout ),
	.datac(!\cpu_inst|control|state.str1~q ),
	.datad(!\cpu_inst|control|state.str2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector26~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector26~0 .lut_mask = 64'h0F3F0F3F0F3F0F3F;
defparam \cpu_inst|control|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N33
dffeas \cpu_inst|control|state.str2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.str2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.str2 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.str2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N12
stratixiii_lcell_comb \cpu_inst|control|WideOr25~2 (
// Equation(s):
// \cpu_inst|control|WideOr25~2_combout  = ( !\cpu_inst|control|state.str2~q  & ( (!\cpu_inst|control|state.sti4~q  & !\cpu_inst|control|state.stb2~q ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.sti4~q ),
	.datac(!\cpu_inst|control|state.stb2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.str2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr25~2 .extended_lut = "off";
defparam \cpu_inst|control|WideOr25~2 .lut_mask = 64'hC0C0C0C000000000;
defparam \cpu_inst|control|WideOr25~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N22
stratixiii_lcell_comb \cpu_inst|control|Selector12~0 (
// Equation(s):
// \cpu_inst|control|Selector12~0_combout  = (!\cache_inst|control|mem_resp~0_combout ) # ((\cpu_inst|control|WideOr25~2_combout  & \cpu_inst|control|WideOr25~1_combout ))

	.dataa(!\cpu_inst|control|WideOr25~2_combout ),
	.datab(gnd),
	.datac(!\cache_inst|control|mem_resp~0_combout ),
	.datad(!\cpu_inst|control|WideOr25~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector12~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector12~0 .lut_mask = 64'hF0F5F0F5F0F5F0F5;
defparam \cpu_inst|control|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N32
stratixiii_lcell_comb \cpu_inst|control|Selector17~2 (
// Equation(s):
// \cpu_inst|control|Selector17~2_combout  = ( \cpu_inst|control|Selector17~0_combout  & ( (!\cpu_inst|control|state.calc_addr~q  & (!\cpu_inst|control|Selector12~0_combout  & ((\cpu_inst|control|state.ldr1~q ) # (\cpu_inst|control|Selector17~1_combout )))) 
// # (\cpu_inst|control|state.calc_addr~q  & (((\cpu_inst|control|Selector17~1_combout )))) ) ) # ( !\cpu_inst|control|Selector17~0_combout  & ( (!\cpu_inst|control|Selector12~0_combout  & (!\cpu_inst|control|state.calc_addr~q  & 
// \cpu_inst|control|state.ldr1~q )) ) )

	.dataa(!\cpu_inst|control|Selector12~0_combout ),
	.datab(!\cpu_inst|control|Selector17~1_combout ),
	.datac(!\cpu_inst|control|state.calc_addr~q ),
	.datad(!\cpu_inst|control|state.ldr1~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector17~2 .extended_lut = "off";
defparam \cpu_inst|control|Selector17~2 .lut_mask = 64'h00A000A023A323A3;
defparam \cpu_inst|control|Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N33
dffeas \cpu_inst|control|state.ldr1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector17~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.ldr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.ldr1 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.ldr1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N28
stratixiii_lcell_comb \cpu_inst|control|Selector18~0 (
// Equation(s):
// \cpu_inst|control|Selector18~0_combout  = ( \cpu_inst|control|state.ldr1~q  & ( \cache_inst|control|mem_resp~1_combout  ) )

	.dataa(!\cache_inst|control|mem_resp~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.ldr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector18~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector18~0 .lut_mask = 64'h0000000055555555;
defparam \cpu_inst|control|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N29
dffeas \cpu_inst|control|state.ldr2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.ldr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.ldr2 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.ldr2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N6
stratixiii_lcell_comb \cpu_inst|control|WideOr16 (
// Equation(s):
// \cpu_inst|control|WideOr16~combout  = ( \cpu_inst|control|WideOr13~0_combout  & ( (!\cpu_inst|control|state.ldr2~q  & (!\cpu_inst|control|state.ldb2~q  & !\cpu_inst|control|state.ldi4~q )) ) )

	.dataa(!\cpu_inst|control|state.ldr2~q ),
	.datab(gnd),
	.datac(!\cpu_inst|control|state.ldb2~q ),
	.datad(!\cpu_inst|control|state.ldi4~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr16~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr16 .extended_lut = "off";
defparam \cpu_inst|control|WideOr16 .lut_mask = 64'h00000000A000A000;
defparam \cpu_inst|control|WideOr16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N28
stratixiii_lcell_comb \cpu_inst|datapath|br_adder|Add0~57 (
// Equation(s):
// \cpu_inst|datapath|br_adder|Add0~57_sumout  = SUM(( \cpu_inst|datapath|pc|data [15] ) + ( (!\cpu_inst|control|state.jsr~q  & (((\cpu_inst|datapath|IR|data [8])))) # (\cpu_inst|control|state.jsr~q  & ((!\cpu_inst|datapath|IR|data [11] & 
// (\cpu_inst|datapath|IR|data [8])) # (\cpu_inst|datapath|IR|data [11] & ((\cpu_inst|datapath|IR|data [10]))))) ) + ( \cpu_inst|datapath|br_adder|Add0~54  ))

	.dataa(!\cpu_inst|control|state.jsr~q ),
	.datab(!\cpu_inst|datapath|IR|data [11]),
	.datac(!\cpu_inst|datapath|IR|data [8]),
	.datad(!\cpu_inst|datapath|pc|data [15]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [10]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|br_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|br_adder|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|br_adder|Add0~57 .extended_lut = "off";
defparam \cpu_inst|datapath|br_adder|Add0~57 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu_inst|datapath|br_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N10
stratixiii_lcell_comb \cpu_inst|datapath|regfilemux|Mux0~0 (
// Equation(s):
// \cpu_inst|datapath|regfilemux|Mux0~0_combout  = ( \cpu_inst|datapath|alu_inst|Selector0~3_combout  & ( \cpu_inst|datapath|mdrOutModifier|Mux0~0_combout  & ( (!\cpu_inst|control|WideOr16~combout  & (((\cpu_inst|control|WideOr15~combout )) # 
// (\cpu_inst|datapath|pc|data [15]))) # (\cpu_inst|control|WideOr16~combout  & (((\cpu_inst|datapath|br_adder|Add0~57_sumout  & !\cpu_inst|control|WideOr15~combout )))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector0~3_combout  & ( 
// \cpu_inst|datapath|mdrOutModifier|Mux0~0_combout  & ( ((!\cpu_inst|control|WideOr16~combout  & (\cpu_inst|datapath|pc|data [15])) # (\cpu_inst|control|WideOr16~combout  & ((\cpu_inst|datapath|br_adder|Add0~57_sumout )))) # 
// (\cpu_inst|control|WideOr15~combout ) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector0~3_combout  & ( !\cpu_inst|datapath|mdrOutModifier|Mux0~0_combout  & ( (!\cpu_inst|control|WideOr15~combout  & ((!\cpu_inst|control|WideOr16~combout  & 
// (\cpu_inst|datapath|pc|data [15])) # (\cpu_inst|control|WideOr16~combout  & ((\cpu_inst|datapath|br_adder|Add0~57_sumout ))))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector0~3_combout  & ( !\cpu_inst|datapath|mdrOutModifier|Mux0~0_combout  & ( 
// (!\cpu_inst|control|WideOr16~combout  & (\cpu_inst|datapath|pc|data [15] & ((!\cpu_inst|control|WideOr15~combout )))) # (\cpu_inst|control|WideOr16~combout  & (((\cpu_inst|control|WideOr15~combout ) # (\cpu_inst|datapath|br_adder|Add0~57_sumout )))) ) ) )

	.dataa(!\cpu_inst|control|WideOr16~combout ),
	.datab(!\cpu_inst|datapath|pc|data [15]),
	.datac(!\cpu_inst|datapath|br_adder|Add0~57_sumout ),
	.datad(!\cpu_inst|control|WideOr15~combout ),
	.datae(!\cpu_inst|datapath|alu_inst|Selector0~3_combout ),
	.dataf(!\cpu_inst|datapath|mdrOutModifier|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfilemux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfilemux|Mux0~0 .extended_lut = "off";
defparam \cpu_inst|datapath|regfilemux|Mux0~0 .lut_mask = 64'h2755270027FF27AA;
defparam \cpu_inst|datapath|regfilemux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y23_N18
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~95feeder (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~95feeder_combout  = \cpu_inst|datapath|regfilemux|Mux0~0_combout 

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|regfilemux|Mux0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~95feeder .extended_lut = "off";
defparam \cpu_inst|datapath|regfile_inst|data~95feeder .lut_mask = 64'h3333333333333333;
defparam \cpu_inst|datapath|regfile_inst|data~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y23_N19
dffeas \cpu_inst|datapath|regfile_inst|data~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|regfile_inst|data~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|datapath|regfile_inst|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|regfile_inst|data~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~95 .is_wysiwyg = "true";
defparam \cpu_inst|datapath|regfile_inst|data~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N28
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~248 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~248_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & (\cpu_inst|datapath|regfile_inst|data~15_q )) # (\cpu_inst|datapath|IR|data [0] & 
// (((\cpu_inst|datapath|regfile_inst|data~31_q )))))) # (\cpu_inst|datapath|IR|data [2] & (\cpu_inst|datapath|IR|data [0])) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( (!\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|IR|data [0] & 
// (\cpu_inst|datapath|regfile_inst|data~47_q )) # (\cpu_inst|datapath|IR|data [0] & (((\cpu_inst|datapath|regfile_inst|data~63_q )))))) # (\cpu_inst|datapath|IR|data [2] & (\cpu_inst|datapath|IR|data [0])) ) )

	.dataa(!\cpu_inst|datapath|IR|data [2]),
	.datab(!\cpu_inst|datapath|IR|data [0]),
	.datac(!\cpu_inst|datapath|regfile_inst|data~47_q ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~31_q ),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~63_q ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~248 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~248 .lut_mask = 64'h193B1919193B3B3B;
defparam \cpu_inst|datapath|regfile_inst|data~248 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y23_N10
stratixiii_lcell_comb \cpu_inst|datapath|regfile_inst|data~252 (
// Equation(s):
// \cpu_inst|datapath|regfile_inst|data~252_combout  = ( !\cpu_inst|datapath|IR|data [1] & ( ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~248_combout )))) # (\cpu_inst|datapath|IR|data [2] & 
// ((!\cpu_inst|datapath|regfile_inst|data~248_combout  & ((\cpu_inst|datapath|regfile_inst|data~79_q ))) # (\cpu_inst|datapath|regfile_inst|data~248_combout  & (\cpu_inst|datapath|regfile_inst|data~95_q ))))) ) ) # ( \cpu_inst|datapath|IR|data [1] & ( 
// ((!\cpu_inst|datapath|IR|data [2] & (((\cpu_inst|datapath|regfile_inst|data~248_combout )))) # (\cpu_inst|datapath|IR|data [2] & ((!\cpu_inst|datapath|regfile_inst|data~248_combout  & ((\cpu_inst|datapath|regfile_inst|data~111_q ))) # 
// (\cpu_inst|datapath|regfile_inst|data~248_combout  & (\cpu_inst|datapath|regfile_inst|data~127_q ))))) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~95_q ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~127_q ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~111_q ),
	.datad(!\cpu_inst|datapath|IR|data [2]),
	.datae(!\cpu_inst|datapath|IR|data [1]),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~248_combout ),
	.datag(!\cpu_inst|datapath|regfile_inst|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|regfile_inst|data~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|regfile_inst|data~252 .extended_lut = "on";
defparam \cpu_inst|datapath|regfile_inst|data~252 .lut_mask = 64'h000F000FFF55FF33;
defparam \cpu_inst|datapath|regfile_inst|data~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y23_N32
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux0~0 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux0~0_combout  = ( \cpu_inst|datapath|alumux|Mux3~1_combout  & ( \cpu_inst|datapath|alumux|Mux3~0_combout  ) ) # ( !\cpu_inst|datapath|alumux|Mux3~1_combout  & ( \cpu_inst|datapath|alumux|Mux3~0_combout  & ( 
// \cpu_inst|datapath|regfile_inst|data~252_combout  ) ) ) # ( \cpu_inst|datapath|alumux|Mux3~1_combout  & ( !\cpu_inst|datapath|alumux|Mux3~0_combout  ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|regfile_inst|data~252_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|alumux|Mux3~1_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux0~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux0~0 .lut_mask = 64'h0000FFFF3333FFFF;
defparam \cpu_inst|datapath|alumux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y22_N30
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Add0~61 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Add0~61_sumout  = SUM(( \cpu_inst|datapath|regfile_inst|data~364_combout  ) + ( \cpu_inst|datapath|alumux|Mux0~0_combout  ) + ( \cpu_inst|datapath|alu_inst|Add0~58  ))

	.dataa(!\cpu_inst|datapath|alumux|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu_inst|datapath|alu_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|alu_inst|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Add0~61 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Add0~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \cpu_inst|datapath|alu_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y23_N38
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~24 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~24_combout  = ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( \cpu_inst|datapath|regfile_inst|data~356_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & ((\cpu_inst|datapath|regfile_inst|data~380_combout 
// ))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~372_combout )) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( \cpu_inst|datapath|regfile_inst|data~356_combout  & ( 
// (\cpu_inst|datapath|regfile_inst|data~364_combout ) # (\cpu_inst|datapath|alumux|Mux15~0_combout ) ) ) ) # ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( !\cpu_inst|datapath|regfile_inst|data~356_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  
// & ((\cpu_inst|datapath|regfile_inst|data~380_combout ))) # (\cpu_inst|datapath|alumux|Mux15~0_combout  & (\cpu_inst|datapath|regfile_inst|data~372_combout )) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( 
// !\cpu_inst|datapath|regfile_inst|data~356_combout  & ( (!\cpu_inst|datapath|alumux|Mux15~0_combout  & \cpu_inst|datapath|regfile_inst|data~364_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~372_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~380_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datad(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datae(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.dataf(!\cpu_inst|datapath|regfile_inst|data~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~24 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~24 .lut_mask = 64'h00F035350FFF3535;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N16
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~25 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~25_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~14_combout  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout  & (((\cpu_inst|datapath|alu_inst|ShiftLeft0~24_combout )) # 
// (\cpu_inst|datapath|alumux|Mux12~1_combout ))) # (\cpu_inst|datapath|alumux|Mux13~1_combout  & (((\cpu_inst|datapath|alu_inst|ShiftLeft0~21_combout )))) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~14_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux13~1_combout  & (!\cpu_inst|datapath|alumux|Mux12~1_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~24_combout )))) # (\cpu_inst|datapath|alumux|Mux13~1_combout  & (((\cpu_inst|datapath|alu_inst|ShiftLeft0~21_combout 
// )))) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~21_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftLeft0~24_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~25 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~25 .lut_mask = 64'h038B038B47CF47CF;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y23_N36
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector0~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector0~1_combout  = ( \cpu_inst|control|Selector4~0_combout  & ( (\cpu_inst|control|state.s_shf~q  & !\cpu_inst|control|Selector3~1_combout ) ) ) # ( !\cpu_inst|control|Selector4~0_combout  & ( 
// (!\cpu_inst|control|state.s_shf~q  & ((!\cpu_inst|control|Selector3~1_combout ) # (\cpu_inst|datapath|alumux|Mux0~0_combout ))) ) )

	.dataa(!\cpu_inst|control|state.s_shf~q ),
	.datab(!\cpu_inst|control|Selector3~1_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\cpu_inst|control|Selector4~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector0~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector0~1 .lut_mask = 64'h8A8A44448A8A4444;
defparam \cpu_inst|datapath|alu_inst|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N18
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector0~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector0~2_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & ( (!\cpu_inst|datapath|regfile_inst|data~364_combout  & (!\cpu_inst|datapath|alu_inst|Equal0~6_combout )) # 
// (\cpu_inst|datapath|regfile_inst|data~364_combout  & (((!\cpu_inst|datapath|alu_inst|Selector0~1_combout  & !\cpu_inst|datapath|alu_inst|Selector0~0_combout )))) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout  & ( 
// (!\cpu_inst|datapath|regfile_inst|data~364_combout  & (!\cpu_inst|datapath|alu_inst|Equal0~6_combout )) # (\cpu_inst|datapath|regfile_inst|data~364_combout  & ((!\cpu_inst|datapath|alu_inst|Selector0~1_combout ))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~6_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector0~1_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector0~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector0~2 .lut_mask = 64'hACACACACACA0ACA0;
defparam \cpu_inst|datapath|alu_inst|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N12
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector0~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector0~3_combout  = ( \cpu_inst|datapath|alu_inst|Selector0~2_combout  & ( (!\cpu_inst|datapath|alu_inst|Add0~61_sumout  & ((!\cpu_inst|datapath|alu_inst|ShiftLeft0~25_combout ) # 
// ((!\cpu_inst|datapath|alu_inst|Selector3~0_combout )))) # (\cpu_inst|datapath|alu_inst|Add0~61_sumout  & (!\cpu_inst|datapath|alu_inst|Equal0~0_combout  & ((!\cpu_inst|datapath|alu_inst|ShiftLeft0~25_combout ) # 
// (!\cpu_inst|datapath|alu_inst|Selector3~0_combout )))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Add0~61_sumout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftLeft0~25_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector3~0_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector0~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector0~3 .lut_mask = 64'h00000000FCA8FCA8;
defparam \cpu_inst|datapath|alu_inst|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y26_N28
stratixiii_lcell_comb \cpu_inst|datapath|pcPlus2|Add0~57 (
// Equation(s):
// \cpu_inst|datapath|pcPlus2|Add0~57_sumout  = SUM(( GND ) + ( \cpu_inst|datapath|pc|data [15] ) + ( \cpu_inst|datapath|pcPlus2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|pc|data [15]),
	.datag(gnd),
	.cin(\cpu_inst|datapath|pcPlus2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu_inst|datapath|pcPlus2|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcPlus2|Add0~57 .extended_lut = "off";
defparam \cpu_inst|datapath|pcPlus2|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \cpu_inst|datapath|pcPlus2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N2
stratixiii_lcell_comb \cpu_inst|datapath|pcmux|Mux0~0 (
// Equation(s):
// \cpu_inst|datapath|pcmux|Mux0~0_combout  = ( \cpu_inst|datapath|br_adder|Add0~57_sumout  & ( \cpu_inst|control|Selector1~0_combout  & ( (!\cpu_inst|control|Selector0~0_combout  & (!\cpu_inst|datapath|alu_inst|Selector0~3_combout )) # 
// (\cpu_inst|control|Selector0~0_combout  & ((\cpu_inst|datapath|pcPlus2|Add0~57_sumout ))) ) ) ) # ( !\cpu_inst|datapath|br_adder|Add0~57_sumout  & ( \cpu_inst|control|Selector1~0_combout  & ( (!\cpu_inst|control|Selector0~0_combout  & 
// (!\cpu_inst|datapath|alu_inst|Selector0~3_combout )) # (\cpu_inst|control|Selector0~0_combout  & ((\cpu_inst|datapath|pcPlus2|Add0~57_sumout ))) ) ) ) # ( \cpu_inst|datapath|br_adder|Add0~57_sumout  & ( !\cpu_inst|control|Selector1~0_combout  & ( 
// (\cpu_inst|datapath|MDR|data [15]) # (\cpu_inst|control|Selector0~0_combout ) ) ) ) # ( !\cpu_inst|datapath|br_adder|Add0~57_sumout  & ( !\cpu_inst|control|Selector1~0_combout  & ( (!\cpu_inst|control|Selector0~0_combout  & \cpu_inst|datapath|MDR|data 
// [15]) ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector0~3_combout ),
	.datab(!\cpu_inst|datapath|pcPlus2|Add0~57_sumout ),
	.datac(!\cpu_inst|control|Selector0~0_combout ),
	.datad(!\cpu_inst|datapath|MDR|data [15]),
	.datae(!\cpu_inst|datapath|br_adder|Add0~57_sumout ),
	.dataf(!\cpu_inst|control|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|pcmux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|pcmux|Mux0~0 .extended_lut = "off";
defparam \cpu_inst|datapath|pcmux|Mux0~0 .lut_mask = 64'h00F00FFFA3A3A3A3;
defparam \cpu_inst|datapath|pcmux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y25_N3
dffeas \cpu_inst|datapath|pc|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|pcmux|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|pc|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|pc|data[15] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|pc|data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N30
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux0~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux0~0_combout  = ( \cpu_inst|control|marmux_sel [0] & ( \cpu_inst|datapath|alu_inst|Selector0~3_combout  & ( (!\cpu_inst|control|WideOr0~0_combout  & \cpu_inst|datapath|MDR|data [15]) ) ) ) # ( !\cpu_inst|control|marmux_sel [0] 
// & ( \cpu_inst|datapath|alu_inst|Selector0~3_combout  & ( (!\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|MDR|data [15]))) # (\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|pc|data [15])) ) ) ) # ( \cpu_inst|control|marmux_sel [0] 
// & ( !\cpu_inst|datapath|alu_inst|Selector0~3_combout  & ( (\cpu_inst|datapath|MDR|data [15]) # (\cpu_inst|control|WideOr0~0_combout ) ) ) ) # ( !\cpu_inst|control|marmux_sel [0] & ( !\cpu_inst|datapath|alu_inst|Selector0~3_combout  & ( 
// (!\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|MDR|data [15]))) # (\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|pc|data [15])) ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|pc|data [15]),
	.datac(!\cpu_inst|control|WideOr0~0_combout ),
	.datad(!\cpu_inst|datapath|MDR|data [15]),
	.datae(!\cpu_inst|control|marmux_sel [0]),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux0~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux0~0 .lut_mask = 64'h03F30FFF03F300F0;
defparam \cpu_inst|datapath|marmux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \cpu_inst|datapath|MAR|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|marmux|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|datapath|MAR|data[11]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[15] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N33
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y20_N14
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data_rtl_0_bypass[24]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|tag|data_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y20_N15
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y20_N2
stratixiii_lcell_comb \cache_inst|datapath|Equal0~0 (
// Equation(s):
// \cache_inst|datapath|Equal0~0_combout  = ( \cpu_inst|datapath|MAR|data [15] & ( \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a8  & ( (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [23] & 
// ((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [24]) # ((!\cache_inst|datapath|way0|tag|data~0_combout  & \cache_inst|datapath|way0|tag|data~1_combout )))) ) ) ) # ( !\cpu_inst|datapath|MAR|data [15] & ( 
// \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a8  & ( ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [24] & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # (\cache_inst|datapath|way0|tag|data~0_combout )))) # 
// (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [23]) ) ) ) # ( \cpu_inst|datapath|MAR|data [15] & ( !\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a8  & ( (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [23]) # 
// ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [24] & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # (\cache_inst|datapath|way0|tag|data~0_combout )))) ) ) ) # ( !\cpu_inst|datapath|MAR|data [15] & ( 
// !\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a8  & ( (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [23] & ((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [24]) # ((!\cache_inst|datapath|way0|tag|data~0_combout  & 
// \cache_inst|datapath|way0|tag|data~1_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [23]),
	.datab(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [24]),
	.datad(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datae(!\cpu_inst|datapath|MAR|data [15]),
	.dataf(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|Equal0~0 .extended_lut = "off";
defparam \cache_inst|datapath|Equal0~0 .lut_mask = 64'h5054AFAB5F57A0A8;
defparam \cache_inst|datapath|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N6
stratixiii_lcell_comb \cache_inst|datapath|way1|data|data_rtl_0_bypass[142]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|data|data_rtl_0_bypass[142]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|data|data_rtl_0_bypass[142]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[142]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[142]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[142]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y17_N7
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[142] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|data|data_rtl_0_bypass[142]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [142]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[142] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[142] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y17_N25
dffeas \cache_inst|datapath|way1|data|data_rtl_0_bypass[141] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|data|data_rtl_0_bypass [141]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[141] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|data|data_rtl_0_bypass[141] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N24
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[67]~201 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[67]~201_combout  = ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [141] & ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [142]) # 
// (((\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a67 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [141] & ( 
// \cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [142] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a67  & ((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]) # 
// (!\cache_inst|datapath|way1|data|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way1|data|data_rtl_0_bypass [141] & ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (!\cache_inst|datapath|way1|data|data_rtl_0_bypass [142]) # 
// (((!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5] & \cache_inst|datapath|way1|data|data~0_combout )) # (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a67 )) ) ) ) # ( !\cache_inst|datapath|way1|data|data_rtl_0_bypass [141] & ( 
// !\cache_inst|datapath|way1|data|data_rtl_0_bypass [6] & ( (\cache_inst|datapath|way1|data|data_rtl_0_bypass [142] & (\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a67  & ((!\cache_inst|datapath|way1|data|data~0_combout ) # 
// (\cache_inst|datapath|way1|data|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [5]),
	.datab(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [142]),
	.datac(!\cache_inst|datapath|way1|data|data_rtl_0|auto_generated|ram_block1a67 ),
	.datad(!\cache_inst|datapath|way1|data|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [141]),
	.dataf(!\cache_inst|datapath|way1|data|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[67]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[67]~201 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[67]~201 .lut_mask = 64'h0301CFEF0302CFDF;
defparam \cache_inst|datapath|wayselector_mux|f[67]~201 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N32
stratixiii_lcell_comb \cache_inst|datapath|way0|data|data_rtl_0_bypass[142]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|data|data_rtl_0_bypass[142]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|data|data_rtl_0_bypass[142]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[142]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[142]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[142]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y17_N33
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[142] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|data|data_rtl_0_bypass[142]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [142]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[142] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[142] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y17_N27
dffeas \cache_inst|datapath|way0|data|data_rtl_0_bypass[141] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|writelogic|module_instant_loop[4].writelogic_lowbyte|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|data|data_rtl_0_bypass [141]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[141] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|data|data_rtl_0_bypass[141] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N12
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[67]~202 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[67]~202_combout  = ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a67  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [142] & 
// ((!\cache_inst|datapath|way0|data|data~0_combout ) # (!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [141]) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// \cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a67  & ( ((\cache_inst|datapath|way0|data|data_rtl_0_bypass [142] & ((!\cache_inst|datapath|way0|data|data~0_combout ) # (\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) # 
// (\cache_inst|datapath|way0|data|data_rtl_0_bypass [141]) ) ) ) # ( \cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a67  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass 
// [141] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [142]) # ((\cache_inst|datapath|way0|data|data~0_combout  & \cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_inst|datapath|way0|data|data_rtl_0_bypass [5] & ( 
// !\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a67  & ( (\cache_inst|datapath|way0|data|data_rtl_0_bypass [141] & ((!\cache_inst|datapath|way0|data|data_rtl_0_bypass [142]) # ((\cache_inst|datapath|way0|data|data~0_combout  & 
// !\cache_inst|datapath|way0|data|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [142]),
	.datab(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [141]),
	.datac(!\cache_inst|datapath|way0|data|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way0|data|data_rtl_0_bypass [5]),
	.dataf(!\cache_inst|datapath|way0|data|data_rtl_0|auto_generated|ram_block1a67 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[67]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[67]~202 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[67]~202 .lut_mask = 64'h2322222373777773;
defparam \cache_inst|datapath|wayselector_mux|f[67]~202 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y17_N26
stratixiii_lcell_comb \cache_inst|datapath|wayselector_mux|f[67]~203 (
// Equation(s):
// \cache_inst|datapath|wayselector_mux|f[67]~203_combout  = ( \cache_inst|datapath|wayselector_mux|f[67]~202_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( (((!\cache_inst|datapath|Equal0~0_combout  & \cache_inst|datapath|hit0~0_combout )) # 
// (\cache_inst|datapath|wayselector_mux|f[67]~201_combout )) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[67]~202_combout  & ( \cache_inst|datapath|hit0~1_combout  & ( 
// (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & (\cache_inst|datapath|wayselector_mux|f[67]~201_combout  & ((!\cache_inst|datapath|hit0~0_combout ) # (\cache_inst|datapath|Equal0~0_combout )))) ) ) ) # ( 
// \cache_inst|datapath|wayselector_mux|f[67]~202_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (\cache_inst|datapath|wayselector_mux|f[67]~201_combout ) # (\cache_inst|control|pmemaddr_sel[1]~0_combout ) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[67]~202_combout  & ( !\cache_inst|datapath|hit0~1_combout  & ( (!\cache_inst|control|pmemaddr_sel[1]~0_combout  & \cache_inst|datapath|wayselector_mux|f[67]~201_combout ) ) ) )

	.dataa(!\cache_inst|datapath|Equal0~0_combout ),
	.datab(!\cache_inst|control|pmemaddr_sel[1]~0_combout ),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[67]~201_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[67]~202_combout ),
	.dataf(!\cache_inst|datapath|hit0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|wayselector_mux|f[67]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|wayselector_mux|f[67]~203 .extended_lut = "off";
defparam \cache_inst|datapath|wayselector_mux|f[67]~203 .lut_mask = 64'h00CC33FF00C43BFF;
defparam \cache_inst|datapath|wayselector_mux|f[67]~203 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N28
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[3]~45 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[3]~45_combout  = ( \cache_inst|datapath|wayselector_mux|f[83]~251_combout  & ( \cache_inst|datapath|wayselector_mux|f[115]~347_combout  & ( ((!\cpu_inst|datapath|MAR|data [2] & 
// (\cache_inst|datapath|wayselector_mux|f[67]~203_combout )) # (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[99]~299_combout )))) # (\cpu_inst|datapath|MAR|data [1]) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[83]~251_combout  & ( \cache_inst|datapath|wayselector_mux|f[115]~347_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[67]~203_combout )) # 
// (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[99]~299_combout ))))) # (\cpu_inst|datapath|MAR|data [1] & (((\cpu_inst|datapath|MAR|data [2])))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[83]~251_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[115]~347_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[67]~203_combout )) # (\cpu_inst|datapath|MAR|data [2] & 
// ((\cache_inst|datapath|wayselector_mux|f[99]~299_combout ))))) # (\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2])))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[83]~251_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[115]~347_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[67]~203_combout )) # (\cpu_inst|datapath|MAR|data [2] & 
// ((\cache_inst|datapath|wayselector_mux|f[99]~299_combout ))))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[67]~203_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [1]),
	.datac(!\cpu_inst|datapath|MAR|data [2]),
	.datad(!\cache_inst|datapath|wayselector_mux|f[99]~299_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[83]~251_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[115]~347_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[3]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[3]~45 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[3]~45 .lut_mask = 64'h404C707C434F737F;
defparam \cpu_inst|datapath|mdrmux|f[3]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y24_N4
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[3]~46 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[3]~46_combout  = ( \cache_inst|datapath|wayselector_mux|f[19]~59_combout  & ( \cache_inst|datapath|wayselector_mux|f[51]~155_combout  & ( ((!\cpu_inst|datapath|MAR|data [2] & 
// (\cache_inst|datapath|wayselector_mux|f[3]~11_combout )) # (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[35]~107_combout )))) # (\cpu_inst|datapath|MAR|data [1]) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[19]~59_combout  & ( \cache_inst|datapath|wayselector_mux|f[51]~155_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[3]~11_combout )) # 
// (\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[35]~107_combout ))))) # (\cpu_inst|datapath|MAR|data [1] & (((\cpu_inst|datapath|MAR|data [2])))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[19]~59_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[51]~155_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[3]~11_combout )) # (\cpu_inst|datapath|MAR|data [2] & 
// ((\cache_inst|datapath|wayselector_mux|f[35]~107_combout ))))) # (\cpu_inst|datapath|MAR|data [1] & (((!\cpu_inst|datapath|MAR|data [2])))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[19]~59_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[51]~155_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((!\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[3]~11_combout )) # (\cpu_inst|datapath|MAR|data [2] & 
// ((\cache_inst|datapath|wayselector_mux|f[35]~107_combout ))))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[3]~11_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [1]),
	.datac(!\cpu_inst|datapath|MAR|data [2]),
	.datad(!\cache_inst|datapath|wayselector_mux|f[35]~107_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[19]~59_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[51]~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[3]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[3]~46 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[3]~46 .lut_mask = 64'h404C707C434F737F;
defparam \cpu_inst|datapath|mdrmux|f[3]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N34
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[3]~47 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[3]~47_combout  = ( \cpu_inst|datapath|mdrmux|f[3]~46_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & (((!\cpu_inst|datapath|MAR|data [3])) # (\cpu_inst|datapath|mdrmux|f[3]~45_combout ))) # 
// (\cpu_inst|control|WideOr25~1_combout  & (((!\cpu_inst|datapath|alu_inst|Selector12~6_combout )))) ) ) # ( !\cpu_inst|datapath|mdrmux|f[3]~46_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & (\cpu_inst|datapath|mdrmux|f[3]~45_combout  & 
// (\cpu_inst|datapath|MAR|data [3]))) # (\cpu_inst|control|WideOr25~1_combout  & (((!\cpu_inst|datapath|alu_inst|Selector12~6_combout )))) ) )

	.dataa(!\cpu_inst|datapath|mdrmux|f[3]~45_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [3]),
	.datac(!\cpu_inst|datapath|alu_inst|Selector12~6_combout ),
	.datad(!\cpu_inst|control|WideOr25~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|mdrmux|f[3]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[3]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[3]~47 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[3]~47 .lut_mask = 64'h11F011F0DDF0DDF0;
defparam \cpu_inst|datapath|mdrmux|f[3]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y17_N35
dffeas \cpu_inst|datapath|MDR|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[3]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[1]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[3] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N28
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux12~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux12~0_combout  = (!\cpu_inst|datapath|MAR|data [0] & (((\cpu_inst|datapath|MDR|data [3])))) # (\cpu_inst|datapath|MAR|data [0] & ((!\cpu_inst|control|state.ldb2~q  & (\cpu_inst|datapath|MDR|data [3])) # 
// (\cpu_inst|control|state.ldb2~q  & ((\cpu_inst|datapath|MDR|data [11])))))

	.dataa(!\cpu_inst|datapath|MAR|data [0]),
	.datab(!\cpu_inst|control|state.ldb2~q ),
	.datac(!\cpu_inst|datapath|MDR|data [3]),
	.datad(!\cpu_inst|datapath|MDR|data [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux12~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux12~0 .lut_mask = 64'h0E1F0E1F0E1F0E1F;
defparam \cpu_inst|datapath|mdrOutModifier|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N29
dffeas \cpu_inst|datapath|IR|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrOutModifier|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[3] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N34
stratixiii_lcell_comb \cpu_inst|datapath|alumux|Mux12~1 (
// Equation(s):
// \cpu_inst|datapath|alumux|Mux12~1_combout  = ( \cpu_inst|datapath|regfile_inst|data~156_combout  & ( \cpu_inst|datapath|alumux|Mux10~0_combout  & ( \cpu_inst|datapath|IR|data [3] ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~156_combout  & ( 
// \cpu_inst|datapath|alumux|Mux10~0_combout  & ( \cpu_inst|datapath|IR|data [3] ) ) ) # ( \cpu_inst|datapath|regfile_inst|data~156_combout  & ( !\cpu_inst|datapath|alumux|Mux10~0_combout  & ( (!\cpu_inst|control|state.calc_addr_b~q  & 
// (((!\cpu_inst|control|WideOr8~combout ) # (\cpu_inst|datapath|IR|data [2])))) # (\cpu_inst|control|state.calc_addr_b~q  & (\cpu_inst|datapath|IR|data [3])) ) ) ) # ( !\cpu_inst|datapath|regfile_inst|data~156_combout  & ( 
// !\cpu_inst|datapath|alumux|Mux10~0_combout  & ( (!\cpu_inst|control|state.calc_addr_b~q  & (((\cpu_inst|datapath|IR|data [2] & \cpu_inst|control|WideOr8~combout )))) # (\cpu_inst|control|state.calc_addr_b~q  & (\cpu_inst|datapath|IR|data [3])) ) ) )

	.dataa(!\cpu_inst|datapath|IR|data [3]),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|control|state.calc_addr_b~q ),
	.datad(!\cpu_inst|control|WideOr8~combout ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~156_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alumux|Mux12~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alumux|Mux12~1 .lut_mask = 64'h0535F53555555555;
defparam \cpu_inst|datapath|alumux|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y24_N10
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftRight1~8 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftRight1~8_combout  = ( \cpu_inst|datapath|alumux|Mux14~1_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~28_combout  & ( (\cpu_inst|datapath|alumux|Mux15~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~164_combout ) 
// ) ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  & ( \cpu_inst|datapath|alu_inst|ShiftLeft0~28_combout  & ( (\cpu_inst|datapath|alumux|Mux15~0_combout ) # (\cpu_inst|datapath|regfile_inst|data~196_combout ) ) ) ) # ( 
// \cpu_inst|datapath|alumux|Mux14~1_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~28_combout  & ( (\cpu_inst|datapath|regfile_inst|data~164_combout  & !\cpu_inst|datapath|alumux|Mux15~0_combout ) ) ) ) # ( !\cpu_inst|datapath|alumux|Mux14~1_combout  
// & ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~28_combout  & ( (\cpu_inst|datapath|regfile_inst|data~196_combout  & !\cpu_inst|datapath|alumux|Mux15~0_combout ) ) ) )

	.dataa(!\cpu_inst|datapath|regfile_inst|data~196_combout ),
	.datab(!\cpu_inst|datapath|regfile_inst|data~164_combout ),
	.datac(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.datad(gnd),
	.datae(!\cpu_inst|datapath|alumux|Mux14~1_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~8 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~8 .lut_mask = 64'h505030305F5F3F3F;
defparam \cpu_inst|datapath|alu_inst|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y24_N6
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector15~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector15~1_combout  = ( \cpu_inst|datapath|alu_inst|ShiftRight0~2_combout  & ( \cpu_inst|datapath|alu_inst|ShiftRight1~8_combout  & ( (\cpu_inst|datapath|alu_inst|Selector15~0_combout  & 
// (((!\cpu_inst|datapath|alumux|Mux13~1_combout ) # (\cpu_inst|datapath|alu_inst|ShiftRight1~1_combout )) # (\cpu_inst|datapath|alumux|Mux12~1_combout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftRight0~2_combout  & ( 
// \cpu_inst|datapath|alu_inst|ShiftRight1~8_combout  & ( (!\cpu_inst|datapath|alumux|Mux12~1_combout  & (\cpu_inst|datapath|alu_inst|Selector15~0_combout  & ((!\cpu_inst|datapath|alumux|Mux13~1_combout ) # (\cpu_inst|datapath|alu_inst|ShiftRight1~1_combout 
// )))) ) ) ) # ( \cpu_inst|datapath|alu_inst|ShiftRight0~2_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftRight1~8_combout  & ( (\cpu_inst|datapath|alu_inst|Selector15~0_combout  & (((\cpu_inst|datapath|alumux|Mux13~1_combout  & 
// \cpu_inst|datapath|alu_inst|ShiftRight1~1_combout )) # (\cpu_inst|datapath|alumux|Mux12~1_combout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftRight0~2_combout  & ( !\cpu_inst|datapath|alu_inst|ShiftRight1~8_combout  & ( 
// (!\cpu_inst|datapath|alumux|Mux12~1_combout  & (\cpu_inst|datapath|alumux|Mux13~1_combout  & (\cpu_inst|datapath|alu_inst|Selector15~0_combout  & \cpu_inst|datapath|alu_inst|ShiftRight1~1_combout ))) ) ) )

	.dataa(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datab(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector15~0_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|ShiftRight1~1_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|ShiftRight0~2_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector15~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector15~1 .lut_mask = 64'h00020507080A0D0F;
defparam \cpu_inst|datapath|alu_inst|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y24_N28
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector15~6 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector15~6_combout  = ( \cpu_inst|datapath|alu_inst|Selector15~5_combout  & ( !\cpu_inst|datapath|alu_inst|Selector15~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|alu_inst|Selector15~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector15~6 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector15~6 .lut_mask = 64'h00000000FF00FF00;
defparam \cpu_inst|datapath|alu_inst|Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N12
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[0]~36 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[0]~36_combout  = ( \cache_inst|datapath|wayselector_mux|f[96]~290_combout  & ( \cache_inst|datapath|wayselector_mux|f[112]~338_combout  & ( ((!\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[64]~194_combout )) # (\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[80]~242_combout )))) # (\cpu_inst|datapath|MAR|data [2]) ) ) ) # ( 
// !\cache_inst|datapath|wayselector_mux|f[96]~290_combout  & ( \cache_inst|datapath|wayselector_mux|f[112]~338_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[64]~194_combout )) # 
// (\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[80]~242_combout ))))) # (\cpu_inst|datapath|MAR|data [2] & (((\cpu_inst|datapath|MAR|data [1])))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[96]~290_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[112]~338_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[64]~194_combout )) # (\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[80]~242_combout ))))) # (\cpu_inst|datapath|MAR|data [2] & (((!\cpu_inst|datapath|MAR|data [1])))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[96]~290_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[112]~338_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[64]~194_combout )) # (\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[80]~242_combout ))))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[64]~194_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [2]),
	.datac(!\cpu_inst|datapath|MAR|data [1]),
	.datad(!\cache_inst|datapath|wayselector_mux|f[80]~242_combout ),
	.datae(!\cache_inst|datapath|wayselector_mux|f[96]~290_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[112]~338_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[0]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[0]~36 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[0]~36 .lut_mask = 64'h404C707C434F737F;
defparam \cpu_inst|datapath|mdrmux|f[0]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N20
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[0]~37 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[0]~37_combout  = ( \cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[48]~146_combout  & ( (\cache_inst|datapath|wayselector_mux|f[32]~98_combout ) # (\cpu_inst|datapath|MAR|data [1]) ) ) ) # ( 
// !\cpu_inst|datapath|MAR|data [2] & ( \cache_inst|datapath|wayselector_mux|f[48]~146_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[0]~2_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[16]~50_combout )) ) ) ) # ( \cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[48]~146_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & \cache_inst|datapath|wayselector_mux|f[32]~98_combout 
// ) ) ) ) # ( !\cpu_inst|datapath|MAR|data [2] & ( !\cache_inst|datapath|wayselector_mux|f[48]~146_combout  & ( (!\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[0]~2_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[16]~50_combout )) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [1]),
	.datab(!\cache_inst|datapath|wayselector_mux|f[16]~50_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[0]~2_combout ),
	.datad(!\cache_inst|datapath|wayselector_mux|f[32]~98_combout ),
	.datae(!\cpu_inst|datapath|MAR|data [2]),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[48]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[0]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[0]~37 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[0]~37 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \cpu_inst|datapath|mdrmux|f[0]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y22_N0
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[0]~38 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[0]~38_combout  = ( \cpu_inst|datapath|mdrmux|f[0]~37_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & ((!\cpu_inst|datapath|MAR|data [3]) # ((\cpu_inst|datapath|mdrmux|f[0]~36_combout )))) # 
// (\cpu_inst|control|WideOr25~1_combout  & (((!\cpu_inst|datapath|alu_inst|Selector15~6_combout )))) ) ) # ( !\cpu_inst|datapath|mdrmux|f[0]~37_combout  & ( (!\cpu_inst|control|WideOr25~1_combout  & (\cpu_inst|datapath|MAR|data [3] & 
// ((\cpu_inst|datapath|mdrmux|f[0]~36_combout )))) # (\cpu_inst|control|WideOr25~1_combout  & (((!\cpu_inst|datapath|alu_inst|Selector15~6_combout )))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [3]),
	.datab(!\cpu_inst|datapath|alu_inst|Selector15~6_combout ),
	.datac(!\cpu_inst|datapath|mdrmux|f[0]~36_combout ),
	.datad(!\cpu_inst|control|WideOr25~1_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|mdrmux|f[0]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[0]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[0]~38 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[0]~38 .lut_mask = 64'h05CC05CCAFCCAFCC;
defparam \cpu_inst|datapath|mdrmux|f[0]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y22_N1
dffeas \cpu_inst|datapath|MDR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[0]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[1]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[0] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y22_N2
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux15~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux15~0_combout  = ( \cpu_inst|control|marmux_sel [0] & ( \cpu_inst|datapath|alu_inst|Selector15~6_combout  & ( (\cpu_inst|datapath|MDR|data [0] & !\cpu_inst|control|WideOr0~0_combout ) ) ) ) # ( !\cpu_inst|control|marmux_sel [0] 
// & ( \cpu_inst|datapath|alu_inst|Selector15~6_combout  & ( (!\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|MDR|data [0])) # (\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|pc|data [0]))) ) ) ) # ( \cpu_inst|control|marmux_sel [0] 
// & ( !\cpu_inst|datapath|alu_inst|Selector15~6_combout  & ( (\cpu_inst|control|WideOr0~0_combout ) # (\cpu_inst|datapath|MDR|data [0]) ) ) ) # ( !\cpu_inst|control|marmux_sel [0] & ( !\cpu_inst|datapath|alu_inst|Selector15~6_combout  & ( 
// (!\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|MDR|data [0])) # (\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|pc|data [0]))) ) ) )

	.dataa(!\cpu_inst|datapath|MDR|data [0]),
	.datab(!\cpu_inst|control|WideOr0~0_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|pc|data [0]),
	.datae(!\cpu_inst|control|marmux_sel [0]),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux15~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux15~0 .lut_mask = 64'h4477777744774444;
defparam \cpu_inst|datapath|marmux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y22_N3
dffeas \cpu_inst|datapath|MAR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|marmux|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|datapath|MAR|data[11]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[0] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N34
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux13~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux13~0_combout  = ( \cpu_inst|datapath|MDR|data [10] & ( ((\cpu_inst|datapath|MAR|data [0] & \cpu_inst|control|state.ldb2~q )) # (\cpu_inst|datapath|MDR|data [2]) ) ) # ( !\cpu_inst|datapath|MDR|data [10] & ( 
// (\cpu_inst|datapath|MDR|data [2] & ((!\cpu_inst|datapath|MAR|data [0]) # (!\cpu_inst|control|state.ldb2~q ))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [0]),
	.datab(!\cpu_inst|control|state.ldb2~q ),
	.datac(gnd),
	.datad(!\cpu_inst|datapath|MDR|data [2]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MDR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux13~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux13~0 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \cpu_inst|datapath|mdrOutModifier|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N35
dffeas \cpu_inst|datapath|IR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrOutModifier|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[2] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N24
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux12~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux12~0_combout  = ( \cpu_inst|datapath|pc|data [3] & ( \cpu_inst|datapath|alu_inst|Selector12~6_combout  & ( (!\cpu_inst|control|WideOr0~0_combout  & ((!\cpu_inst|control|marmux_sel [0] & (\cpu_inst|datapath|IR|data [2])) # 
// (\cpu_inst|control|marmux_sel [0] & ((\cpu_inst|datapath|MDR|data [3]))))) # (\cpu_inst|control|WideOr0~0_combout  & (((!\cpu_inst|control|marmux_sel [0])))) ) ) ) # ( !\cpu_inst|datapath|pc|data [3] & ( \cpu_inst|datapath|alu_inst|Selector12~6_combout  & 
// ( (!\cpu_inst|control|WideOr0~0_combout  & ((!\cpu_inst|control|marmux_sel [0] & (\cpu_inst|datapath|IR|data [2])) # (\cpu_inst|control|marmux_sel [0] & ((\cpu_inst|datapath|MDR|data [3]))))) ) ) ) # ( \cpu_inst|datapath|pc|data [3] & ( 
// !\cpu_inst|datapath|alu_inst|Selector12~6_combout  & ( ((!\cpu_inst|control|marmux_sel [0] & (\cpu_inst|datapath|IR|data [2])) # (\cpu_inst|control|marmux_sel [0] & ((\cpu_inst|datapath|MDR|data [3])))) # (\cpu_inst|control|WideOr0~0_combout ) ) ) ) # ( 
// !\cpu_inst|datapath|pc|data [3] & ( !\cpu_inst|datapath|alu_inst|Selector12~6_combout  & ( (!\cpu_inst|control|WideOr0~0_combout  & ((!\cpu_inst|control|marmux_sel [0] & (\cpu_inst|datapath|IR|data [2])) # (\cpu_inst|control|marmux_sel [0] & 
// ((\cpu_inst|datapath|MDR|data [3]))))) # (\cpu_inst|control|WideOr0~0_combout  & (((\cpu_inst|control|marmux_sel [0])))) ) ) )

	.dataa(!\cpu_inst|control|WideOr0~0_combout ),
	.datab(!\cpu_inst|datapath|IR|data [2]),
	.datac(!\cpu_inst|datapath|MDR|data [3]),
	.datad(!\cpu_inst|control|marmux_sel [0]),
	.datae(!\cpu_inst|datapath|pc|data [3]),
	.dataf(!\cpu_inst|datapath|alu_inst|Selector12~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux12~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux12~0 .lut_mask = 64'h225F775F220A770A;
defparam \cpu_inst|datapath|marmux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N25
dffeas \cpu_inst|datapath|MAR|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|marmux|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[3] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X7_Y22_N38
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[5]~4 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[5]~4_combout  = ( \cache_inst|datapath|wayselector_mux|f[21]~65_combout  & ( \cache_inst|datapath|wayselector_mux|f[5]~17_combout  & ( (!\cpu_inst|datapath|MAR|data [2]) # ((!\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[37]~113_combout ))) # (\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[53]~161_combout ))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[21]~65_combout  & ( 
// \cache_inst|datapath|wayselector_mux|f[5]~17_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & (((!\cpu_inst|datapath|MAR|data [1])))) # (\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[37]~113_combout ))) # (\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[53]~161_combout )))) ) ) ) # ( \cache_inst|datapath|wayselector_mux|f[21]~65_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[5]~17_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & (((\cpu_inst|datapath|MAR|data [1])))) # (\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1] & 
// ((\cache_inst|datapath|wayselector_mux|f[37]~113_combout ))) # (\cpu_inst|datapath|MAR|data [1] & (\cache_inst|datapath|wayselector_mux|f[53]~161_combout )))) ) ) ) # ( !\cache_inst|datapath|wayselector_mux|f[21]~65_combout  & ( 
// !\cache_inst|datapath|wayselector_mux|f[5]~17_combout  & ( (\cpu_inst|datapath|MAR|data [2] & ((!\cpu_inst|datapath|MAR|data [1] & ((\cache_inst|datapath|wayselector_mux|f[37]~113_combout ))) # (\cpu_inst|datapath|MAR|data [1] & 
// (\cache_inst|datapath|wayselector_mux|f[53]~161_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[53]~161_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[37]~113_combout ),
	.datac(!\cpu_inst|datapath|MAR|data [2]),
	.datad(!\cpu_inst|datapath|MAR|data [1]),
	.datae(!\cache_inst|datapath|wayselector_mux|f[21]~65_combout ),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[5]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[5]~4 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[5]~4 .lut_mask = 64'h030503F5F305F3F5;
defparam \cpu_inst|datapath|mdrmux|f[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N30
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[5]~3 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[5]~3_combout  = ( \cpu_inst|datapath|MAR|data [1] & ( \cache_inst|datapath|wayselector_mux|f[69]~209_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & ((\cache_inst|datapath|wayselector_mux|f[85]~257_combout ))) # 
// (\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[117]~353_combout )) ) ) ) # ( !\cpu_inst|datapath|MAR|data [1] & ( \cache_inst|datapath|wayselector_mux|f[69]~209_combout  & ( (!\cpu_inst|datapath|MAR|data [2]) # 
// (\cache_inst|datapath|wayselector_mux|f[101]~305_combout ) ) ) ) # ( \cpu_inst|datapath|MAR|data [1] & ( !\cache_inst|datapath|wayselector_mux|f[69]~209_combout  & ( (!\cpu_inst|datapath|MAR|data [2] & 
// ((\cache_inst|datapath|wayselector_mux|f[85]~257_combout ))) # (\cpu_inst|datapath|MAR|data [2] & (\cache_inst|datapath|wayselector_mux|f[117]~353_combout )) ) ) ) # ( !\cpu_inst|datapath|MAR|data [1] & ( 
// !\cache_inst|datapath|wayselector_mux|f[69]~209_combout  & ( (\cache_inst|datapath|wayselector_mux|f[101]~305_combout  & \cpu_inst|datapath|MAR|data [2]) ) ) )

	.dataa(!\cache_inst|datapath|wayselector_mux|f[101]~305_combout ),
	.datab(!\cache_inst|datapath|wayselector_mux|f[117]~353_combout ),
	.datac(!\cache_inst|datapath|wayselector_mux|f[85]~257_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [2]),
	.datae(!\cpu_inst|datapath|MAR|data [1]),
	.dataf(!\cache_inst|datapath|wayselector_mux|f[69]~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[5]~3 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[5]~3 .lut_mask = 64'h00550F33FF550F33;
defparam \cpu_inst|datapath|mdrmux|f[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y22_N26
stratixiii_lcell_comb \cpu_inst|datapath|mdrmux|f[5]~5 (
// Equation(s):
// \cpu_inst|datapath|mdrmux|f[5]~5_combout  = ( \cpu_inst|control|WideOr25~1_combout  & ( !\cpu_inst|datapath|alu_inst|Selector10~9_combout  ) ) # ( !\cpu_inst|control|WideOr25~1_combout  & ( (!\cpu_inst|datapath|MAR|data [3] & 
// (\cpu_inst|datapath|mdrmux|f[5]~4_combout )) # (\cpu_inst|datapath|MAR|data [3] & ((\cpu_inst|datapath|mdrmux|f[5]~3_combout ))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [3]),
	.datab(!\cpu_inst|datapath|mdrmux|f[5]~4_combout ),
	.datac(!\cpu_inst|datapath|mdrmux|f[5]~3_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Selector10~9_combout ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|WideOr25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrmux|f[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrmux|f[5]~5 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrmux|f[5]~5 .lut_mask = 64'h27272727FF00FF00;
defparam \cpu_inst|datapath|mdrmux|f[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y22_N27
dffeas \cpu_inst|datapath|MDR|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|mdrmux|f[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|control|mdrInModifier_sel[1]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MDR|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MDR|data[5] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MDR|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N14
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux10~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux10~0_combout  = ( \cpu_inst|datapath|MDR|data [13] & ( ((\cpu_inst|control|state.ldb2~q  & \cpu_inst|datapath|MAR|data [0])) # (\cpu_inst|datapath|MDR|data [5]) ) ) # ( !\cpu_inst|datapath|MDR|data [13] & ( 
// (\cpu_inst|datapath|MDR|data [5] & ((!\cpu_inst|control|state.ldb2~q ) # (!\cpu_inst|datapath|MAR|data [0]))) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.ldb2~q ),
	.datac(!\cpu_inst|datapath|MDR|data [5]),
	.datad(!\cpu_inst|datapath|MAR|data [0]),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MDR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux10~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux10~0 .lut_mask = 64'h0F0C0F0C0F3F0F3F;
defparam \cpu_inst|datapath|mdrOutModifier|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N33
dffeas \cpu_inst|datapath|IR|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|mdrOutModifier|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[5] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N28
stratixiii_lcell_comb \cpu_inst|control|Selector3~1 (
// Equation(s):
// \cpu_inst|control|Selector3~1_combout  = ( \cpu_inst|control|Selector3~0_combout  & ( (!\cpu_inst|control|state.s_not~q  & ((!\cpu_inst|datapath|IR|data [5]) # ((!\cpu_inst|control|state.s_shf~q ) # (!\cpu_inst|datapath|IR|data [4])))) ) )

	.dataa(!\cpu_inst|datapath|IR|data [5]),
	.datab(!\cpu_inst|control|state.s_shf~q ),
	.datac(!\cpu_inst|control|state.s_not~q ),
	.datad(!\cpu_inst|datapath|IR|data [4]),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector3~1 .extended_lut = "off";
defparam \cpu_inst|control|Selector3~1 .lut_mask = 64'h00000000F0E0F0E0;
defparam \cpu_inst|control|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y22_N32
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Equal0~0 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Equal0~0_combout  = ( \cpu_inst|control|Selector4~0_combout  & ( (\cpu_inst|control|Selector3~1_combout  & !\cpu_inst|control|state.s_shf~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|control|Selector3~1_combout ),
	.datad(!\cpu_inst|control|state.s_shf~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Equal0~0 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Equal0~0 .lut_mask = 64'h000000000F000F00;
defparam \cpu_inst|datapath|alu_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y23_N30
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector3~1 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector3~1_combout  = ( \cpu_inst|datapath|regfile_inst|data~372_combout  & ( \cpu_inst|datapath|alumux|Mux3~2_combout  & ( (!\cpu_inst|control|Selector4~0_combout  & !\cpu_inst|control|state.s_shf~q ) ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~372_combout  & ( \cpu_inst|datapath|alumux|Mux3~2_combout  & ( (\cpu_inst|control|Selector4~0_combout  & (!\cpu_inst|control|Selector3~1_combout  & !\cpu_inst|control|state.s_shf~q )) ) ) ) # ( 
// \cpu_inst|datapath|regfile_inst|data~372_combout  & ( !\cpu_inst|datapath|alumux|Mux3~2_combout  & ( (!\cpu_inst|control|Selector4~0_combout  & (!\cpu_inst|control|Selector3~1_combout  & !\cpu_inst|control|state.s_shf~q )) ) ) ) # ( 
// !\cpu_inst|datapath|regfile_inst|data~372_combout  & ( !\cpu_inst|datapath|alumux|Mux3~2_combout  & ( (\cpu_inst|control|Selector4~0_combout  & (!\cpu_inst|control|Selector3~1_combout  & !\cpu_inst|control|state.s_shf~q )) ) ) )

	.dataa(!\cpu_inst|control|Selector4~0_combout ),
	.datab(!\cpu_inst|control|Selector3~1_combout ),
	.datac(gnd),
	.datad(!\cpu_inst|control|state.s_shf~q ),
	.datae(!\cpu_inst|datapath|regfile_inst|data~372_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector3~1 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector3~1 .lut_mask = 64'h440088004400AA00;
defparam \cpu_inst|datapath|alu_inst|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N14
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector3~2 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector3~2_combout  = ( \cpu_inst|datapath|alu_inst|ShiftRight1~7_combout  & ( \cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector3~1_combout  & 
// !\cpu_inst|datapath|alu_inst|ShiftRight1~2_combout ) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftRight1~7_combout  & ( \cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector3~1_combout  & 
// !\cpu_inst|datapath|regfile_inst|data~364_combout ) ) ) ) # ( \cpu_inst|datapath|alu_inst|ShiftRight1~7_combout  & ( !\cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector3~1_combout  & 
// ((!\cpu_inst|datapath|alu_inst|ShiftRight1~2_combout ) # (!\cpu_inst|datapath|alu_inst|Equal0~1_combout ))) ) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftRight1~7_combout  & ( !\cpu_inst|datapath|alu_inst|Equal0~2_combout  & ( 
// !\cpu_inst|datapath|alu_inst|Selector3~1_combout  ) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector3~1_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftRight1~2_combout ),
	.datac(!\cpu_inst|datapath|regfile_inst|data~364_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Equal0~1_combout ),
	.datae(!\cpu_inst|datapath|alu_inst|ShiftRight1~7_combout ),
	.dataf(!\cpu_inst|datapath|alu_inst|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector3~2 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector3~2 .lut_mask = 64'hAAAAAA88A0A08888;
defparam \cpu_inst|datapath|alu_inst|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N24
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|ShiftLeft0~32 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|ShiftLeft0~32_combout  = ( !\cpu_inst|datapath|alumux|Mux15~0_combout  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout  & (((!\cpu_inst|datapath|alumux|Mux12~1_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~23_combout ))) 
// # (\cpu_inst|datapath|alumux|Mux12~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~5_combout ))))) # (\cpu_inst|datapath|alumux|Mux13~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~15_combout )) ) ) # ( \cpu_inst|datapath|alumux|Mux15~0_combout 
//  & ( (!\cpu_inst|datapath|alumux|Mux13~1_combout  & (((!\cpu_inst|datapath|alumux|Mux12~1_combout  & ((\cpu_inst|datapath|alu_inst|ShiftLeft0~20_combout ))) # (\cpu_inst|datapath|alumux|Mux12~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~5_combout 
// ))))) # (\cpu_inst|datapath|alumux|Mux13~1_combout  & (\cpu_inst|datapath|alu_inst|ShiftLeft0~15_combout )) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|ShiftLeft0~15_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|ShiftLeft0~5_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|ShiftLeft0~20_combout ),
	.datad(!\cpu_inst|datapath|alumux|Mux13~1_combout ),
	.datae(!\cpu_inst|datapath|alumux|Mux15~0_combout ),
	.dataf(!\cpu_inst|datapath|alumux|Mux12~1_combout ),
	.datag(!\cpu_inst|datapath|alu_inst|ShiftLeft0~23_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~32 .extended_lut = "on";
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~32 .lut_mask = 64'h0F550F5533553355;
defparam \cpu_inst|datapath|alu_inst|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N10
stratixiii_lcell_comb \cpu_inst|datapath|alu_inst|Selector3~3 (
// Equation(s):
// \cpu_inst|datapath|alu_inst|Selector3~3_combout  = ( \cpu_inst|datapath|alu_inst|ShiftLeft0~32_combout  & ( (!\cpu_inst|datapath|alu_inst|Selector3~0_combout  & (\cpu_inst|datapath|alu_inst|Selector3~2_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~49_sumout )))) ) ) # ( !\cpu_inst|datapath|alu_inst|ShiftLeft0~32_combout  & ( (\cpu_inst|datapath|alu_inst|Selector3~2_combout  & 
// ((!\cpu_inst|datapath|alu_inst|Equal0~0_combout ) # (!\cpu_inst|datapath|alu_inst|Add0~49_sumout ))) ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Equal0~0_combout ),
	.datab(!\cpu_inst|datapath|alu_inst|Selector3~0_combout ),
	.datac(!\cpu_inst|datapath|alu_inst|Selector3~2_combout ),
	.datad(!\cpu_inst|datapath|alu_inst|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|alu_inst|ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|alu_inst|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|alu_inst|Selector3~3 .extended_lut = "off";
defparam \cpu_inst|datapath|alu_inst|Selector3~3 .lut_mask = 64'h0F0A0F0A0C080C08;
defparam \cpu_inst|datapath|alu_inst|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N6
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux3~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux3~0_combout  = ( \cpu_inst|control|WideOr0~0_combout  & ( (!\cpu_inst|control|marmux_sel [0] & ((\cpu_inst|datapath|pc|data [12]))) # (\cpu_inst|control|marmux_sel [0] & (!\cpu_inst|datapath|alu_inst|Selector3~3_combout )) ) ) 
// # ( !\cpu_inst|control|WideOr0~0_combout  & ( \cpu_inst|datapath|MDR|data [12] ) )

	.dataa(!\cpu_inst|datapath|alu_inst|Selector3~3_combout ),
	.datab(!\cpu_inst|control|marmux_sel [0]),
	.datac(!\cpu_inst|datapath|pc|data [12]),
	.datad(!\cpu_inst|datapath|MDR|data [12]),
	.datae(!\cpu_inst|control|WideOr0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux3~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux3~0 .lut_mask = 64'h00FF2E2E00FF2E2E;
defparam \cpu_inst|datapath|marmux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \cpu_inst|datapath|MAR|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|datapath|marmux|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_inst|datapath|MAR|data[11]~0_combout ),
	.sload(gnd),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[12] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N24
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data_rtl_0_bypass[20]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N25
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N17
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N20
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data~7 (
// Equation(s):
// \cache_inst|datapath|way1|tag|data~7_combout  = ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way1|tag|data~0_combout  & ( (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [20] & 
// (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [19])) # (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [20] & ((!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] & ((\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a6 ))) # 
// (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] & (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [19])))) ) ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6] & ( \cache_inst|datapath|way1|tag|data~0_combout  & ( 
// (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [20] & (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [19])) # (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [20] & ((!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] & 
// (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [19])) # (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] & ((\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a6 ))))) ) ) ) # ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [6] & ( 
// !\cache_inst|datapath|way1|tag|data~0_combout  & ( (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [20] & (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [19])) # (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [20] & 
// ((\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6] & ( !\cache_inst|datapath|way1|tag|data~0_combout  & ( (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [20] & 
// (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [19])) # (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [20] & ((\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a6 ))) ) ) )

	.dataa(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [20]),
	.datab(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [19]),
	.datac(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5]),
	.datad(!\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6]),
	.dataf(!\cache_inst|datapath|way1|tag|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data~7 .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data~7 .lut_mask = 64'h2277227732372373;
defparam \cache_inst|datapath|way1|tag|data~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N12
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N13
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way1|tag|data_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N31
dffeas \cache_inst|datapath|way1|tag|data_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way1|tag|data_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way1|tag|data_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N8
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data~6 (
// Equation(s):
// \cache_inst|datapath|way1|tag|data~6_combout  = ( \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a5  & ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way1|tag|data_rtl_0_bypass [18] & 
// ((!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6]) # (!\cache_inst|datapath|way1|tag|data~0_combout )))) # (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [17]) ) ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a5  & ( 
// \cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [17] & ((!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [18]) # ((\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6] & 
// \cache_inst|datapath|way1|tag|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a5  & ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] & ( ((\cache_inst|datapath|way1|tag|data_rtl_0_bypass [18] & 
// ((!\cache_inst|datapath|way1|tag|data~0_combout ) # (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) # (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [17]) ) ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a5  & ( 
// !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] & ( (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [17] & ((!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [18]) # ((!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6] & 
// \cache_inst|datapath|way1|tag|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [18]),
	.datab(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6]),
	.datac(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [17]),
	.datad(!\cache_inst|datapath|way1|tag|data~0_combout ),
	.datae(!\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data~6 .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data~6 .lut_mask = 64'h0A0E5F1F0A0B5F4F;
defparam \cache_inst|datapath|way1|tag|data~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N0
stratixiii_lcell_comb \cache_inst|datapath|hit1~1 (
// Equation(s):
// \cache_inst|datapath|hit1~1_combout  = ( \cache_inst|datapath|way1|tag|data~6_combout  & ( (\cpu_inst|datapath|MAR|data [12] & (!\cpu_inst|datapath|MAR|data [13] $ (\cache_inst|datapath|way1|tag|data~7_combout ))) ) ) # ( 
// !\cache_inst|datapath|way1|tag|data~6_combout  & ( (!\cpu_inst|datapath|MAR|data [12] & (!\cpu_inst|datapath|MAR|data [13] $ (\cache_inst|datapath|way1|tag|data~7_combout ))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [12]),
	.datab(gnd),
	.datac(!\cpu_inst|datapath|MAR|data [13]),
	.datad(!\cache_inst|datapath|way1|tag|data~7_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way1|tag|data~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|hit1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|hit1~1 .extended_lut = "off";
defparam \cache_inst|datapath|hit1~1 .lut_mask = 64'hA00AA00A50055005;
defparam \cache_inst|datapath|hit1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N14
stratixiii_lcell_comb \cache_inst|control|d_set1~2 (
// Equation(s):
// \cache_inst|control|d_set1~2_combout  = ( \cache_inst|datapath|hit1~0_combout  & ( (!\cache_inst|control|state.process_request~q  & \cache_inst|control|always0~0_combout ) ) )

	.dataa(!\cache_inst|control|state.process_request~q ),
	.datab(gnd),
	.datac(!\cache_inst|control|always0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|hit1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|d_set1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|d_set1~2 .extended_lut = "off";
defparam \cache_inst|control|d_set1~2 .lut_mask = 64'h000000000A0A0A0A;
defparam \cache_inst|control|d_set1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N0
stratixiii_lcell_comb \cache_inst|control|d_set1~0 (
// Equation(s):
// \cache_inst|control|d_set1~0_combout  = ( \cache_inst|datapath|hit1~3_combout  & ( \cache_inst|control|d_set1~2_combout  & ( (\cache_inst|datapath|hit1~1_combout  & (\cache_inst|datapath|hit1~2_combout  & (!\cache_inst|datapath|way1|tag|data~4_combout  $ 
// (\cpu_inst|datapath|MAR|data [10])))) ) ) )

	.dataa(!\cache_inst|datapath|hit1~1_combout ),
	.datab(!\cache_inst|datapath|way1|tag|data~4_combout ),
	.datac(!\cpu_inst|datapath|MAR|data [10]),
	.datad(!\cache_inst|datapath|hit1~2_combout ),
	.datae(!\cache_inst|datapath|hit1~3_combout ),
	.dataf(!\cache_inst|control|d_set1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|d_set1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|d_set1~0 .extended_lut = "off";
defparam \cache_inst|control|d_set1~0 .lut_mask = 64'h0000000000000041;
defparam \cache_inst|control|d_set1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N30
stratixiii_lcell_comb \cache_inst|control|mem_resp~0 (
// Equation(s):
// \cache_inst|control|mem_resp~0_combout  = ( \cache_inst|datapath|hit1~combout  & ( !\cache_inst|control|d_set1~0_combout  ) ) # ( !\cache_inst|datapath|hit1~combout  & ( (!\cache_inst|control|d_set1~0_combout  & (((!\cache_inst|datapath|hit0~combout ) # 
// (!\cache_inst|control|always0~0_combout )) # (\cache_inst|control|state.process_request~q ))) ) )

	.dataa(!\cache_inst|control|state.process_request~q ),
	.datab(!\cache_inst|datapath|hit0~combout ),
	.datac(!\cache_inst|control|always0~0_combout ),
	.datad(!\cache_inst|control|d_set1~0_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|hit1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|mem_resp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|mem_resp~0 .extended_lut = "off";
defparam \cache_inst|control|mem_resp~0 .lut_mask = 64'hFD00FD00FF00FF00;
defparam \cache_inst|control|mem_resp~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N32
stratixiii_lcell_comb \cpu_inst|control|Selector6~0 (
// Equation(s):
// \cpu_inst|control|Selector6~0_combout  = ( \cpu_inst|control|state.fetch1~q  & ( (\cache_inst|control|mem_resp~0_combout  & \cpu_inst|control|state.fetch2~q ) ) ) # ( !\cpu_inst|control|state.fetch1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|control|mem_resp~0_combout ),
	.datad(!\cpu_inst|control|state.fetch2~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.fetch1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector6~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector6~0 .lut_mask = 64'hFFFFFFFF000F000F;
defparam \cpu_inst|control|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N33
dffeas \cpu_inst|control|state.fetch2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.fetch2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.fetch2 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.fetch2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N14
stratixiii_lcell_comb \cpu_inst|control|Selector7~0 (
// Equation(s):
// \cpu_inst|control|Selector7~0_combout  = ( \cache_inst|control|mem_resp~1_combout  & ( \cpu_inst|control|state.fetch2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu_inst|control|state.fetch2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|control|mem_resp~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector7~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector7~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu_inst|control|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N15
dffeas \cpu_inst|control|state.fetch3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.fetch3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.fetch3 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.fetch3 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N21
dffeas \cpu_inst|control|state.decode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|control|state.fetch3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.decode .is_wysiwyg = "true";
defparam \cpu_inst|control|state.decode .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N10
stratixiii_lcell_comb \cpu_inst|control|Selector36~1 (
// Equation(s):
// \cpu_inst|control|Selector36~1_combout  = ( \cpu_inst|control|Selector12~0_combout  & ( (\cpu_inst|control|state.decode~q  & (\cpu_inst|datapath|IR|data [13] & \cpu_inst|control|Selector36~0_combout )) ) ) # ( !\cpu_inst|control|Selector12~0_combout  & ( 
// (!\cpu_inst|control|state.decode~q  & (((\cpu_inst|control|state.trap1~q )))) # (\cpu_inst|control|state.decode~q  & (\cpu_inst|datapath|IR|data [13] & (\cpu_inst|control|Selector36~0_combout ))) ) )

	.dataa(!\cpu_inst|control|state.decode~q ),
	.datab(!\cpu_inst|datapath|IR|data [13]),
	.datac(!\cpu_inst|control|Selector36~0_combout ),
	.datad(!\cpu_inst|control|state.trap1~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector36~1 .extended_lut = "off";
defparam \cpu_inst|control|Selector36~1 .lut_mask = 64'h01AB01AB01010101;
defparam \cpu_inst|control|Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N11
dffeas \cpu_inst|control|state.trap1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector36~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.trap1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.trap1 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.trap1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N16
stratixiii_lcell_comb \cpu_inst|control|WideOr0~0 (
// Equation(s):
// \cpu_inst|control|WideOr0~0_combout  = (!\cpu_inst|control|state.trap1~q  & (!\cpu_inst|control|state.sti2~q  & !\cpu_inst|control|state.ldi2~q ))

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.trap1~q ),
	.datac(!\cpu_inst|control|state.sti2~q ),
	.datad(!\cpu_inst|control|state.ldi2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr0~0 .extended_lut = "off";
defparam \cpu_inst|control|WideOr0~0 .lut_mask = 64'hC000C000C000C000;
defparam \cpu_inst|control|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y17_N18
stratixiii_lcell_comb \cpu_inst|datapath|marmux|Mux9~0 (
// Equation(s):
// \cpu_inst|datapath|marmux|Mux9~0_combout  = ( \cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( \cpu_inst|control|marmux_sel [0] & ( (!\cpu_inst|control|WideOr0~0_combout  & \cpu_inst|datapath|MDR|data [6]) ) ) ) # ( 
// !\cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( \cpu_inst|control|marmux_sel [0] & ( (\cpu_inst|datapath|MDR|data [6]) # (\cpu_inst|control|WideOr0~0_combout ) ) ) ) # ( \cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( 
// !\cpu_inst|control|marmux_sel [0] & ( (!\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|IR|data [5]))) # (\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|pc|data [6])) ) ) ) # ( !\cpu_inst|datapath|alu_inst|Selector9~7_combout  & ( 
// !\cpu_inst|control|marmux_sel [0] & ( (!\cpu_inst|control|WideOr0~0_combout  & ((\cpu_inst|datapath|IR|data [5]))) # (\cpu_inst|control|WideOr0~0_combout  & (\cpu_inst|datapath|pc|data [6])) ) ) )

	.dataa(!\cpu_inst|control|WideOr0~0_combout ),
	.datab(!\cpu_inst|datapath|MDR|data [6]),
	.datac(!\cpu_inst|datapath|pc|data [6]),
	.datad(!\cpu_inst|datapath|IR|data [5]),
	.datae(!\cpu_inst|datapath|alu_inst|Selector9~7_combout ),
	.dataf(!\cpu_inst|control|marmux_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|marmux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|marmux|Mux9~0 .extended_lut = "off";
defparam \cpu_inst|datapath|marmux|Mux9~0 .lut_mask = 64'h05AF05AF77772222;
defparam \cpu_inst|datapath|marmux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y19_N9
dffeas \cpu_inst|datapath|MAR|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|marmux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|MAR|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|MAR|data[6] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|MAR|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N36
stratixiii_lcell_comb \cache_inst|datapath|way0|valid|data~17 (
// Equation(s):
// \cache_inst|datapath|way0|valid|data~17_combout  = ((\cache_inst|datapath|lru|data~18_combout  & !\cache_inst|control|load_TD0~0_combout )) # (\cache_inst|datapath|way0|valid|data~7_q )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|lru|data~18_combout ),
	.datac(!\cache_inst|control|load_TD0~0_combout ),
	.datad(!\cache_inst|datapath|way0|valid|data~7_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|valid|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~17 .extended_lut = "off";
defparam \cache_inst|datapath|way0|valid|data~17 .lut_mask = 64'h30FF30FF30FF30FF;
defparam \cache_inst|datapath|way0|valid|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y19_N37
dffeas \cache_inst|datapath|way0|valid|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|valid|data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|valid|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~7 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|valid|data~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N24
stratixiii_lcell_comb \cache_inst|datapath|way0|valid|data~23 (
// Equation(s):
// \cache_inst|datapath|way0|valid|data~23_combout  = ( \cache_inst|control|load_TD0~0_combout  & ( \cache_inst|datapath|way0|valid|data~6_q  ) ) # ( !\cache_inst|control|load_TD0~0_combout  & ( (\cache_inst|datapath|way0|valid|data~6_q ) # 
// (\cache_inst|datapath|lru|data~30_combout ) ) )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|lru|data~30_combout ),
	.datac(gnd),
	.datad(!\cache_inst|datapath|way0|valid|data~6_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|load_TD0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|valid|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~23 .extended_lut = "off";
defparam \cache_inst|datapath|way0|valid|data~23 .lut_mask = 64'h33FF33FF00FF00FF;
defparam \cache_inst|datapath|way0|valid|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y19_N25
dffeas \cache_inst|datapath|way0|valid|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|valid|data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|valid|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~6 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|valid|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N2
stratixiii_lcell_comb \cache_inst|datapath|way0|valid|data~22 (
// Equation(s):
// \cache_inst|datapath|way0|valid|data~22_combout  = ((!\cache_inst|control|load_TD0~0_combout  & \cache_inst|datapath|lru|data~28_combout )) # (\cache_inst|datapath|way0|valid|data~2_q )

	.dataa(!\cache_inst|control|load_TD0~0_combout ),
	.datab(gnd),
	.datac(!\cache_inst|datapath|lru|data~28_combout ),
	.datad(!\cache_inst|datapath|way0|valid|data~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|valid|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~22 .extended_lut = "off";
defparam \cache_inst|datapath|way0|valid|data~22 .lut_mask = 64'h0AFF0AFF0AFF0AFF;
defparam \cache_inst|datapath|way0|valid|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y19_N1
dffeas \cache_inst|datapath|way0|valid|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|way0|valid|data~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|valid|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~2 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|valid|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N32
stratixiii_lcell_comb \cache_inst|datapath|way0|valid|data~20 (
// Equation(s):
// \cache_inst|datapath|way0|valid|data~20_combout  = ( \cache_inst|datapath|lru|data~24_combout  & ( (!\cache_inst|control|load_TD0~0_combout ) # (\cache_inst|datapath|way0|valid|data~3_q ) ) ) # ( !\cache_inst|datapath|lru|data~24_combout  & ( 
// \cache_inst|datapath|way0|valid|data~3_q  ) )

	.dataa(!\cache_inst|control|load_TD0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_inst|datapath|way0|valid|data~3_q ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|lru|data~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|valid|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~20 .extended_lut = "off";
defparam \cache_inst|datapath|way0|valid|data~20 .lut_mask = 64'h00FF00FFAAFFAAFF;
defparam \cache_inst|datapath|way0|valid|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y19_N33
dffeas \cache_inst|datapath|way0|valid|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|valid|data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|valid|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~3 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|valid|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N0
stratixiii_lcell_comb \cache_inst|datapath|way0|valid|data~19 (
// Equation(s):
// \cache_inst|datapath|way0|valid|data~19_combout  = ((!\cache_inst|control|load_TD0~0_combout  & \cache_inst|datapath|lru|data~22_combout )) # (\cache_inst|datapath|way0|valid|data~1_q )

	.dataa(!\cache_inst|control|load_TD0~0_combout ),
	.datab(!\cache_inst|datapath|lru|data~22_combout ),
	.datac(!\cache_inst|datapath|way0|valid|data~1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|valid|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~19 .extended_lut = "off";
defparam \cache_inst|datapath|way0|valid|data~19 .lut_mask = 64'h2F2F2F2F2F2F2F2F;
defparam \cache_inst|datapath|way0|valid|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y19_N39
dffeas \cache_inst|datapath|way0|valid|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|way0|valid|data~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|valid|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~1 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|valid|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N4
stratixiii_lcell_comb \cache_inst|datapath|way0|valid|data~21 (
// Equation(s):
// \cache_inst|datapath|way0|valid|data~21_combout  = ( \cache_inst|control|load_TD0~0_combout  & ( \cache_inst|datapath|way0|valid|data~0_q  ) ) # ( !\cache_inst|control|load_TD0~0_combout  & ( (\cache_inst|datapath|way0|valid|data~0_q ) # 
// (\cache_inst|datapath|lru|data~26_combout ) ) )

	.dataa(gnd),
	.datab(!\cache_inst|datapath|lru|data~26_combout ),
	.datac(gnd),
	.datad(!\cache_inst|datapath|way0|valid|data~0_q ),
	.datae(gnd),
	.dataf(!\cache_inst|control|load_TD0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|valid|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~21 .extended_lut = "off";
defparam \cache_inst|datapath|way0|valid|data~21 .lut_mask = 64'h33FF33FF00FF00FF;
defparam \cache_inst|datapath|way0|valid|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y19_N5
dffeas \cache_inst|datapath|way0|valid|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|valid|data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|valid|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~0 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|valid|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N16
stratixiii_lcell_comb \cache_inst|datapath|way0|valid|data~8 (
// Equation(s):
// \cache_inst|datapath|way0|valid|data~8_combout  = ( !\cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [6] & ((!\cpu_inst|datapath|MAR|data [4] & (\cache_inst|datapath|way0|valid|data~0_q )) # (\cpu_inst|datapath|MAR|data [4] & 
// (((\cache_inst|datapath|way0|valid|data~1_q )))))) # (\cpu_inst|datapath|MAR|data [6] & (\cpu_inst|datapath|MAR|data [4])) ) ) # ( \cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [6] & ((!\cpu_inst|datapath|MAR|data [4] & 
// (\cache_inst|datapath|way0|valid|data~2_q )) # (\cpu_inst|datapath|MAR|data [4] & (((\cache_inst|datapath|way0|valid|data~3_q )))))) # (\cpu_inst|datapath|MAR|data [6] & (\cpu_inst|datapath|MAR|data [4])) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [6]),
	.datab(!\cpu_inst|datapath|MAR|data [4]),
	.datac(!\cache_inst|datapath|way0|valid|data~2_q ),
	.datad(!\cache_inst|datapath|way0|valid|data~3_q ),
	.datae(!\cpu_inst|datapath|MAR|data [5]),
	.dataf(!\cache_inst|datapath|way0|valid|data~1_q ),
	.datag(!\cache_inst|datapath|way0|valid|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|valid|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~8 .extended_lut = "on";
defparam \cache_inst|datapath|way0|valid|data~8 .lut_mask = 64'h1919193B3B3B193B;
defparam \cache_inst|datapath|way0|valid|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N20
stratixiii_lcell_comb \cache_inst|datapath|way0|valid|data~16 (
// Equation(s):
// \cache_inst|datapath|way0|valid|data~16_combout  = ( \cache_inst|datapath|way0|valid|data~5_q  ) # ( !\cache_inst|datapath|way0|valid|data~5_q  & ( (!\cache_inst|control|load_TD0~0_combout  & \cache_inst|datapath|lru|data~16_combout ) ) )

	.dataa(!\cache_inst|control|load_TD0~0_combout ),
	.datab(gnd),
	.datac(!\cache_inst|datapath|lru|data~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|valid|data~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|valid|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~16 .extended_lut = "off";
defparam \cache_inst|datapath|way0|valid|data~16 .lut_mask = 64'h0A0A0A0AFFFFFFFF;
defparam \cache_inst|datapath|way0|valid|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y19_N3
dffeas \cache_inst|datapath|way0|valid|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache_inst|datapath|way0|valid|data~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|valid|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~5 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|valid|data~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N34
stratixiii_lcell_comb \cache_inst|datapath|way0|valid|data~18 (
// Equation(s):
// \cache_inst|datapath|way0|valid|data~18_combout  = ( \cache_inst|datapath|lru|data~20_combout  & ( (!\cache_inst|control|load_TD0~0_combout ) # (\cache_inst|datapath|way0|valid|data~4_q ) ) ) # ( !\cache_inst|datapath|lru|data~20_combout  & ( 
// \cache_inst|datapath|way0|valid|data~4_q  ) )

	.dataa(!\cache_inst|control|load_TD0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_inst|datapath|way0|valid|data~4_q ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|lru|data~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|valid|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~18 .extended_lut = "off";
defparam \cache_inst|datapath|way0|valid|data~18 .lut_mask = 64'h00FF00FFAAFFAAFF;
defparam \cache_inst|datapath|way0|valid|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y19_N35
dffeas \cache_inst|datapath|way0|valid|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|valid|data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|valid|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~4 .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|valid|data~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y19_N28
stratixiii_lcell_comb \cache_inst|datapath|way0|valid|data~12 (
// Equation(s):
// \cache_inst|datapath|way0|valid|data~12_combout  = ( !\cpu_inst|datapath|MAR|data [5] & ( (!\cpu_inst|datapath|MAR|data [6] & ((((\cache_inst|datapath|way0|valid|data~8_combout ))))) # (\cpu_inst|datapath|MAR|data [6] & 
// (((!\cache_inst|datapath|way0|valid|data~8_combout  & (\cache_inst|datapath|way0|valid|data~4_q )) # (\cache_inst|datapath|way0|valid|data~8_combout  & ((\cache_inst|datapath|way0|valid|data~5_q )))))) ) ) # ( \cpu_inst|datapath|MAR|data [5] & ( 
// (!\cpu_inst|datapath|MAR|data [6] & ((((\cache_inst|datapath|way0|valid|data~8_combout ))))) # (\cpu_inst|datapath|MAR|data [6] & ((!\cache_inst|datapath|way0|valid|data~8_combout  & (((\cache_inst|datapath|way0|valid|data~6_q )))) # 
// (\cache_inst|datapath|way0|valid|data~8_combout  & (\cache_inst|datapath|way0|valid|data~7_q )))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [6]),
	.datab(!\cache_inst|datapath|way0|valid|data~7_q ),
	.datac(!\cache_inst|datapath|way0|valid|data~6_q ),
	.datad(!\cache_inst|datapath|way0|valid|data~8_combout ),
	.datae(!\cpu_inst|datapath|MAR|data [5]),
	.dataf(!\cache_inst|datapath|way0|valid|data~5_q ),
	.datag(!\cache_inst|datapath|way0|valid|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|valid|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|valid|data~12 .extended_lut = "on";
defparam \cache_inst|datapath|way0|valid|data~12 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \cache_inst|datapath|way0|valid|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N18
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data_rtl_0_bypass[10]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|tag|data_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y22_N19
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N5
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y20_N6
stratixiii_lcell_comb \cache_inst|datapath|Equal0~2 (
// Equation(s):
// \cache_inst|datapath|Equal0~2_combout  = ( \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a1  & ( \cpu_inst|datapath|MAR|data [8] & ( (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [9] & 
// ((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [10]) # ((\cache_inst|datapath|way0|tag|data~1_combout  & !\cache_inst|datapath|way0|tag|data~0_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a1  & ( 
// \cpu_inst|datapath|MAR|data [8] & ( (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [9]) # ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [10] & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # (\cache_inst|datapath|way0|tag|data~0_combout )))) ) 
// ) ) # ( \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a1  & ( !\cpu_inst|datapath|MAR|data [8] & ( ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [10] & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # 
// (\cache_inst|datapath|way0|tag|data~0_combout )))) # (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [9]) ) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a1  & ( !\cpu_inst|datapath|MAR|data [8] & ( 
// (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [9] & ((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [10]) # ((\cache_inst|datapath|way0|tag|data~1_combout  & !\cache_inst|datapath|way0|tag|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datab(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [10]),
	.datad(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [9]),
	.datae(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\cpu_inst|datapath|MAR|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|Equal0~2 .extended_lut = "off";
defparam \cache_inst|datapath|Equal0~2 .lut_mask = 64'h00F40BFFFF0BF400;
defparam \cache_inst|datapath|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y20_N35
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N0
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data_rtl_0_bypass[8]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|tag|data_rtl_0_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N1
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y20_N34
stratixiii_lcell_comb \cache_inst|datapath|Equal0~1 (
// Equation(s):
// \cache_inst|datapath|Equal0~1_combout  = ( \cache_inst|datapath|way0|tag|data_rtl_0_bypass [7] & ( \cache_inst|datapath|way0|tag|data_rtl_0_bypass [8] & ( !\cpu_inst|datapath|MAR|data [7] $ 
// (((!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a0  & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # (\cache_inst|datapath|way0|tag|data~0_combout ))))) ) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0_bypass [7] & ( 
// \cache_inst|datapath|way0|tag|data_rtl_0_bypass [8] & ( !\cpu_inst|datapath|MAR|data [7] $ (((!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a0 ) # ((\cache_inst|datapath|way0|tag|data~1_combout  & 
// !\cache_inst|datapath|way0|tag|data~0_combout )))) ) ) ) # ( \cache_inst|datapath|way0|tag|data_rtl_0_bypass [7] & ( !\cache_inst|datapath|way0|tag|data_rtl_0_bypass [8] & ( !\cpu_inst|datapath|MAR|data [7] ) ) ) # ( 
// !\cache_inst|datapath|way0|tag|data_rtl_0_bypass [7] & ( !\cache_inst|datapath|way0|tag|data_rtl_0_bypass [8] & ( \cpu_inst|datapath|MAR|data [7] ) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datab(!\cpu_inst|datapath|MAR|data [7]),
	.datac(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [7]),
	.dataf(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|Equal0~1 .extended_lut = "off";
defparam \cache_inst|datapath|Equal0~1 .lut_mask = 64'h3333CCCC339C63CC;
defparam \cache_inst|datapath|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y20_N30
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|tag|data_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y20_N31
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N27
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y20_N24
stratixiii_lcell_comb \cache_inst|datapath|Equal0~3 (
// Equation(s):
// \cache_inst|datapath|Equal0~3_combout  = ( \cache_inst|datapath|way0|tag|data_rtl_0_bypass [11] & ( \cpu_inst|datapath|MAR|data [9] & ( (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [12] & 
// (!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a2  & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # (\cache_inst|datapath|way0|tag|data~0_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0_bypass [11] & ( 
// \cpu_inst|datapath|MAR|data [9] & ( (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [12]) # ((!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a2 ) # ((\cache_inst|datapath|way0|tag|data~1_combout  & 
// !\cache_inst|datapath|way0|tag|data~0_combout ))) ) ) ) # ( \cache_inst|datapath|way0|tag|data_rtl_0_bypass [11] & ( !\cpu_inst|datapath|MAR|data [9] & ( (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [12]) # 
// (((\cache_inst|datapath|way0|tag|data~1_combout  & !\cache_inst|datapath|way0|tag|data~0_combout )) # (\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a2 )) ) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0_bypass [11] & ( 
// !\cpu_inst|datapath|MAR|data [9] & ( (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [12] & (\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a2  & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # 
// (\cache_inst|datapath|way0|tag|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datab(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [12]),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datae(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [11]),
	.dataf(!\cpu_inst|datapath|MAR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|Equal0~3 .extended_lut = "off";
defparam \cache_inst|datapath|Equal0~3 .lut_mask = 64'h0203DFCFFDFC2030;
defparam \cache_inst|datapath|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N26
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|tag|data_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y22_N27
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N37
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y20_N36
stratixiii_lcell_comb \cache_inst|datapath|Equal0~4 (
// Equation(s):
// \cache_inst|datapath|Equal0~4_combout  = ( \cache_inst|datapath|way0|tag|data_rtl_0_bypass [13] & ( \cpu_inst|datapath|MAR|data [10] & ( (!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a3  & 
// (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [14] & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # (\cache_inst|datapath|way0|tag|data~0_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0_bypass [13] & ( \cpu_inst|datapath|MAR|data 
// [10] & ( (!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a3 ) # ((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [14]) # ((\cache_inst|datapath|way0|tag|data~1_combout  & !\cache_inst|datapath|way0|tag|data~0_combout ))) ) ) ) # ( 
// \cache_inst|datapath|way0|tag|data_rtl_0_bypass [13] & ( !\cpu_inst|datapath|MAR|data [10] & ( ((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [14]) # ((\cache_inst|datapath|way0|tag|data~1_combout  & !\cache_inst|datapath|way0|tag|data~0_combout ))) # 
// (\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0_bypass [13] & ( !\cpu_inst|datapath|MAR|data [10] & ( (\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a3  & 
// (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [14] & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # (\cache_inst|datapath|way0|tag|data~0_combout )))) ) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datab(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [14]),
	.datae(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [13]),
	.dataf(!\cpu_inst|datapath|MAR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|Equal0~4 .extended_lut = "off";
defparam \cache_inst|datapath|Equal0~4 .lut_mask = 64'h000BFF4FFFF400B0;
defparam \cache_inst|datapath|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y20_N23
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|MAR|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N2
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cache_inst|datapath|way0|tag|data_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N3
dffeas \cache_inst|datapath|way0|tag|data_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|datapath|way0|tag|data_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|datapath|way0|tag|data_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cache_inst|datapath|way0|tag|data_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X8_Y20_N10
stratixiii_lcell_comb \cache_inst|datapath|Equal0~5 (
// Equation(s):
// \cache_inst|datapath|Equal0~5_combout  = ( \cache_inst|datapath|way0|tag|data_rtl_0_bypass [16] & ( \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a4  & ( !\cpu_inst|datapath|MAR|data [11] $ 
// (((!\cache_inst|datapath|way0|tag|data~0_combout  & (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [15] & \cache_inst|datapath|way0|tag|data~1_combout )))) ) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0_bypass [16] & ( 
// \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a4  & ( !\cpu_inst|datapath|MAR|data [11] $ (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [15]) ) ) ) # ( \cache_inst|datapath|way0|tag|data_rtl_0_bypass [16] & ( 
// !\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a4  & ( !\cpu_inst|datapath|MAR|data [11] $ ((((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [15]) # (!\cache_inst|datapath|way0|tag|data~1_combout )) # 
// (\cache_inst|datapath|way0|tag|data~0_combout ))) ) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0_bypass [16] & ( !\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a4  & ( !\cpu_inst|datapath|MAR|data [11] $ 
// (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [15]) ) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [11]),
	.datab(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [15]),
	.datad(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datae(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [16]),
	.dataf(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|Equal0~5 .extended_lut = "off";
defparam \cache_inst|datapath|Equal0~5 .lut_mask = 64'h5A5A55595A5AAA6A;
defparam \cache_inst|datapath|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y20_N18
stratixiii_lcell_comb \cache_inst|datapath|hit0~0 (
// Equation(s):
// \cache_inst|datapath|hit0~0_combout  = ( !\cache_inst|datapath|Equal0~4_combout  & ( !\cache_inst|datapath|Equal0~5_combout  & ( (\cache_inst|datapath|way0|valid|data~12_combout  & (!\cache_inst|datapath|Equal0~2_combout  & 
// (!\cache_inst|datapath|Equal0~1_combout  & !\cache_inst|datapath|Equal0~3_combout ))) ) ) )

	.dataa(!\cache_inst|datapath|way0|valid|data~12_combout ),
	.datab(!\cache_inst|datapath|Equal0~2_combout ),
	.datac(!\cache_inst|datapath|Equal0~1_combout ),
	.datad(!\cache_inst|datapath|Equal0~3_combout ),
	.datae(!\cache_inst|datapath|Equal0~4_combout ),
	.dataf(!\cache_inst|datapath|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|hit0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|hit0~0 .extended_lut = "off";
defparam \cache_inst|datapath|hit0~0 .lut_mask = 64'h4000000000000000;
defparam \cache_inst|datapath|hit0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N34
stratixiii_lcell_comb \cache_inst|datapath|hit0 (
// Equation(s):
// \cache_inst|datapath|hit0~combout  = ( !\cache_inst|datapath|Equal0~0_combout  & ( (\cache_inst|datapath|hit0~0_combout  & \cache_inst|datapath|hit0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_inst|datapath|hit0~0_combout ),
	.datad(!\cache_inst|datapath|hit0~1_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|hit0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|hit0 .extended_lut = "off";
defparam \cache_inst|datapath|hit0 .lut_mask = 64'h000F000F00000000;
defparam \cache_inst|datapath|hit0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N24
stratixiii_lcell_comb \cache_inst|control|Selector2~0 (
// Equation(s):
// \cache_inst|control|Selector2~0_combout  = ( \cache_inst|control|state.process_request~q  & ( \pmem_resp~input_o  & ( !\cache_inst|control|state.fetch_cline~q  ) ) ) # ( !\cache_inst|control|state.process_request~q  & ( \pmem_resp~input_o  & ( 
// (!\cache_inst|control|state.fetch_cline~q  & (\cache_inst|control|always0~0_combout  & (!\cache_inst|datapath|hit0~combout  & !\cache_inst|datapath|hit1~combout ))) ) ) ) # ( \cache_inst|control|state.process_request~q  & ( !\pmem_resp~input_o  ) ) # ( 
// !\cache_inst|control|state.process_request~q  & ( !\pmem_resp~input_o  & ( (\cache_inst|control|always0~0_combout  & (!\cache_inst|datapath|hit0~combout  & !\cache_inst|datapath|hit1~combout )) ) ) )

	.dataa(!\cache_inst|control|state.fetch_cline~q ),
	.datab(!\cache_inst|control|always0~0_combout ),
	.datac(!\cache_inst|datapath|hit0~combout ),
	.datad(!\cache_inst|datapath|hit1~combout ),
	.datae(!\cache_inst|control|state.process_request~q ),
	.dataf(!\pmem_resp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|Selector2~0 .extended_lut = "off";
defparam \cache_inst|control|Selector2~0 .lut_mask = 64'h3000FFFF2000AAAA;
defparam \cache_inst|control|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N25
dffeas \cache_inst|control|state.process_request (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|control|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|control|state.process_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|control|state.process_request .is_wysiwyg = "true";
defparam \cache_inst|control|state.process_request .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N34
stratixiii_lcell_comb \cache_inst|control|mem_resp~1 (
// Equation(s):
// \cache_inst|control|mem_resp~1_combout  = ( !\cache_inst|control|Selector3~0_combout  & ( !\cache_inst|control|state.process_request~q  ) )

	.dataa(!\cache_inst|control|state.process_request~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|control|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|mem_resp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|mem_resp~1 .extended_lut = "off";
defparam \cache_inst|control|mem_resp~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \cache_inst|control|mem_resp~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N10
stratixiii_lcell_comb \cpu_inst|control|Selector20~0 (
// Equation(s):
// \cpu_inst|control|Selector20~0_combout  = ( \cache_inst|control|mem_resp~1_combout  & ( \cpu_inst|control|state.ldb1~q  ) )

	.dataa(!\cpu_inst|control|state.ldb1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_inst|control|mem_resp~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector20~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector20~0 .lut_mask = 64'h0000000055555555;
defparam \cpu_inst|control|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N11
dffeas \cpu_inst|control|state.ldb2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.ldb2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.ldb2 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.ldb2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N22
stratixiii_lcell_comb \cpu_inst|datapath|mdrOutModifier|Mux2~0 (
// Equation(s):
// \cpu_inst|datapath|mdrOutModifier|Mux2~0_combout  = ( \cpu_inst|datapath|MDR|data [13] & ( !\cpu_inst|control|state.ldb2~q  ) )

	.dataa(gnd),
	.datab(!\cpu_inst|control|state.ldb2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|MDR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|datapath|mdrOutModifier|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|datapath|mdrOutModifier|Mux2~0 .extended_lut = "off";
defparam \cpu_inst|datapath|mdrOutModifier|Mux2~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cpu_inst|datapath|mdrOutModifier|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N37
dffeas \cpu_inst|datapath|IR|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_inst|datapath|mdrOutModifier|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_inst|control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|datapath|IR|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|datapath|IR|data[13] .is_wysiwyg = "true";
defparam \cpu_inst|datapath|IR|data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N8
stratixiii_lcell_comb \cpu_inst|control|Selector19~0 (
// Equation(s):
// \cpu_inst|control|Selector19~0_combout  = ( !\cpu_inst|datapath|IR|data [15] & ( (\cpu_inst|datapath|IR|data [13] & !\cpu_inst|datapath|IR|data [14]) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|IR|data [13]),
	.datac(!\cpu_inst|datapath|IR|data [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|datapath|IR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector19~0 .extended_lut = "off";
defparam \cpu_inst|control|Selector19~0 .lut_mask = 64'h3030303000000000;
defparam \cpu_inst|control|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N12
stratixiii_lcell_comb \cpu_inst|control|Selector19~1 (
// Equation(s):
// \cpu_inst|control|Selector19~1_combout  = ( \cpu_inst|control|Selector12~0_combout  & ( (\cpu_inst|control|Selector19~0_combout  & (\cpu_inst|control|state.calc_addr_b~q  & !\cpu_inst|datapath|IR|data [12])) ) ) # ( !\cpu_inst|control|Selector12~0_combout 
//  & ( (!\cpu_inst|control|state.calc_addr_b~q  & (((\cpu_inst|control|state.ldb1~q )))) # (\cpu_inst|control|state.calc_addr_b~q  & (\cpu_inst|control|Selector19~0_combout  & (!\cpu_inst|datapath|IR|data [12]))) ) )

	.dataa(!\cpu_inst|control|Selector19~0_combout ),
	.datab(!\cpu_inst|control|state.calc_addr_b~q ),
	.datac(!\cpu_inst|datapath|IR|data [12]),
	.datad(!\cpu_inst|control|state.ldb1~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|Selector19~1 .extended_lut = "off";
defparam \cpu_inst|control|Selector19~1 .lut_mask = 64'h10DC10DC10101010;
defparam \cpu_inst|control|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N13
dffeas \cpu_inst|control|state.ldb1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu_inst|control|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_inst|control|state.ldb1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_inst|control|state.ldb1 .is_wysiwyg = "true";
defparam \cpu_inst|control|state.ldb1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N8
stratixiii_lcell_comb \cpu_inst|control|WideOr25~0 (
// Equation(s):
// \cpu_inst|control|WideOr25~0_combout  = ( !\cpu_inst|control|state.ldr1~q  & ( (!\cpu_inst|control|state.ldb1~q  & (!\cpu_inst|control|state.fetch2~q  & !\cpu_inst|control|state.ldi1~q )) ) )

	.dataa(!\cpu_inst|control|state.ldb1~q ),
	.datab(gnd),
	.datac(!\cpu_inst|control|state.fetch2~q ),
	.datad(!\cpu_inst|control|state.ldi1~q ),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.ldr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr25~0 .extended_lut = "off";
defparam \cpu_inst|control|WideOr25~0 .lut_mask = 64'hA000A00000000000;
defparam \cpu_inst|control|WideOr25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N34
stratixiii_lcell_comb \cpu_inst|control|WideOr25~1 (
// Equation(s):
// \cpu_inst|control|WideOr25~1_combout  = ( !\cpu_inst|control|state.ldi3~q  & ( (\cpu_inst|control|WideOr25~0_combout  & (!\cpu_inst|control|state.trap2~q  & !\cpu_inst|control|state.sti1~q )) ) )

	.dataa(!\cpu_inst|control|WideOr25~0_combout ),
	.datab(!\cpu_inst|control|state.trap2~q ),
	.datac(!\cpu_inst|control|state.sti1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu_inst|control|state.ldi3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu_inst|control|WideOr25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu_inst|control|WideOr25~1 .extended_lut = "off";
defparam \cpu_inst|control|WideOr25~1 .lut_mask = 64'h4040404000000000;
defparam \cpu_inst|control|WideOr25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N36
stratixiii_lcell_comb \cache_inst|control|always0~0 (
// Equation(s):
// \cache_inst|control|always0~0_combout  = !\cpu_inst|control|WideOr25~1_combout  $ (!\cpu_inst|control|WideOr25~2_combout )

	.dataa(!\cpu_inst|control|WideOr25~1_combout ),
	.datab(gnd),
	.datac(!\cpu_inst|control|WideOr25~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|always0~0 .extended_lut = "off";
defparam \cache_inst|control|always0~0 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \cache_inst|control|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y19_N18
stratixiii_lcell_comb \cache_inst|control|Selector3~1 (
// Equation(s):
// \cache_inst|control|Selector3~1_combout  = ( \cache_inst|control|state.fetch_cline~q  & ( \cache_inst|control|Selector3~0_combout  & ( (!\cache_inst|control|state.process_request~q  & (((\cache_inst|control|always0~0_combout  & 
// !\cache_inst|control|Selector4~0_combout )))) # (\cache_inst|control|state.process_request~q  & (!\pmem_resp~input_o )) ) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( \cache_inst|control|Selector3~0_combout  & ( 
// (!\cache_inst|control|state.process_request~q  & (((\cache_inst|control|always0~0_combout  & !\cache_inst|control|Selector4~0_combout )))) # (\cache_inst|control|state.process_request~q  & (\pmem_resp~input_o )) ) ) ) # ( 
// \cache_inst|control|state.fetch_cline~q  & ( !\cache_inst|control|Selector3~0_combout  & ( (!\pmem_resp~input_o  & \cache_inst|control|state.process_request~q ) ) ) ) # ( !\cache_inst|control|state.fetch_cline~q  & ( 
// !\cache_inst|control|Selector3~0_combout  & ( (\pmem_resp~input_o  & \cache_inst|control|state.process_request~q ) ) ) )

	.dataa(!\pmem_resp~input_o ),
	.datab(!\cache_inst|control|always0~0_combout ),
	.datac(!\cache_inst|control|state.process_request~q ),
	.datad(!\cache_inst|control|Selector4~0_combout ),
	.datae(!\cache_inst|control|state.fetch_cline~q ),
	.dataf(!\cache_inst|control|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|control|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|control|Selector3~1 .extended_lut = "off";
defparam \cache_inst|control|Selector3~1 .lut_mask = 64'h05050A0A35053A0A;
defparam \cache_inst|control|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N19
dffeas \cache_inst|control|state.fetch_cline (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_inst|control|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_inst|control|state.fetch_cline~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_inst|control|state.fetch_cline .is_wysiwyg = "true";
defparam \cache_inst|control|state.fetch_cline .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N36
stratixiii_lcell_comb \cache_inst|datapath|way1|tag|data~1 (
// Equation(s):
// \cache_inst|datapath|way1|tag|data~1_combout  = ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [7] & ( \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a0  ) ) # ( !\cache_inst|datapath|way1|tag|data_rtl_0_bypass [7] & ( 
// \cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a0  & ( (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [8] & ((!\cache_inst|datapath|way1|tag|data~0_combout ) # (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] $ 
// (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_inst|datapath|way1|tag|data_rtl_0_bypass [7] & ( !\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a0  & ( (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [8]) # 
// ((\cache_inst|datapath|way1|tag|data~0_combout  & (!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5] $ (\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_inst|datapath|way1|tag|data~0_combout ),
	.datab(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [5]),
	.datac(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [8]),
	.datad(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [6]),
	.datae(!\cache_inst|datapath|way1|tag|data_rtl_0_bypass [7]),
	.dataf(!\cache_inst|datapath|way1|tag|data_rtl_0|auto_generated|ram_block1a0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way1|tag|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way1|tag|data~1 .extended_lut = "off";
defparam \cache_inst|datapath|way1|tag|data~1 .lut_mask = 64'h0000F4F10B0EFFFF;
defparam \cache_inst|datapath|way1|tag|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N30
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data~2 (
// Equation(s):
// \cache_inst|datapath|way0|tag|data~2_combout  = ( \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a0  & ( ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [8] & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # 
// (\cache_inst|datapath|way0|tag|data~0_combout )))) # (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [7]) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a0  & ( (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [7] & 
// ((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [8]) # ((\cache_inst|datapath|way0|tag|data~1_combout  & !\cache_inst|datapath|way0|tag|data~0_combout )))) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [8]),
	.datab(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datac(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datad(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [7]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data~2 .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data~2 .lut_mask = 64'h00BA00BA45FF45FF;
defparam \cache_inst|datapath|way0|tag|data~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N24
stratixiii_lcell_comb \cache_inst|datapath|pmemaddr_mux|Mux8~0 (
// Equation(s):
// \cache_inst|datapath|pmemaddr_mux|Mux8~0_combout  = ( \cache_inst|datapath|way0|tag|data~2_combout  & ( \cache_inst|datapath|lru|data~12_combout  & ( (!\cache_inst|control|state.write_back~q  & (\cpu_inst|datapath|MAR|data [7])) # 
// (\cache_inst|control|state.write_back~q  & ((\cache_inst|datapath|way1|tag|data~1_combout ))) ) ) ) # ( !\cache_inst|datapath|way0|tag|data~2_combout  & ( \cache_inst|datapath|lru|data~12_combout  & ( (!\cache_inst|control|state.write_back~q  & 
// (\cpu_inst|datapath|MAR|data [7])) # (\cache_inst|control|state.write_back~q  & ((\cache_inst|datapath|way1|tag|data~1_combout ))) ) ) ) # ( \cache_inst|datapath|way0|tag|data~2_combout  & ( !\cache_inst|datapath|lru|data~12_combout  & ( 
// (\cache_inst|control|state.write_back~q ) # (\cpu_inst|datapath|MAR|data [7]) ) ) ) # ( !\cache_inst|datapath|way0|tag|data~2_combout  & ( !\cache_inst|datapath|lru|data~12_combout  & ( (\cpu_inst|datapath|MAR|data [7] & 
// !\cache_inst|control|state.write_back~q ) ) ) )

	.dataa(gnd),
	.datab(!\cpu_inst|datapath|MAR|data [7]),
	.datac(!\cache_inst|datapath|way1|tag|data~1_combout ),
	.datad(!\cache_inst|control|state.write_back~q ),
	.datae(!\cache_inst|datapath|way0|tag|data~2_combout ),
	.dataf(!\cache_inst|datapath|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|pmemaddr_mux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|pmemaddr_mux|Mux8~0 .extended_lut = "off";
defparam \cache_inst|datapath|pmemaddr_mux|Mux8~0 .lut_mask = 64'h330033FF330F330F;
defparam \cache_inst|datapath|pmemaddr_mux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N30
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data~3 (
// Equation(s):
// \cache_inst|datapath|way0|tag|data~3_combout  = ( \cache_inst|datapath|way0|tag|data~1_combout  & ( (!\cache_inst|datapath|way0|tag|data~0_combout  & (((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [9])))) # 
// (\cache_inst|datapath|way0|tag|data~0_combout  & ((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [10] & ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [9]))) # (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [10] & 
// (\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a1 )))) ) ) # ( !\cache_inst|datapath|way0|tag|data~1_combout  & ( (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [10] & ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [9]))) # 
// (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [10] & (\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a1 )) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datab(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [10]),
	.datad(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [9]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data~3 .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data~3 .lut_mask = 64'h03F303F301FB01FB;
defparam \cache_inst|datapath|way0|tag|data~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N10
stratixiii_lcell_comb \cache_inst|datapath|pmemaddr_mux|Mux7~0 (
// Equation(s):
// \cache_inst|datapath|pmemaddr_mux|Mux7~0_combout  = ( \cache_inst|datapath|way1|tag|data~2_combout  & ( (!\cache_inst|control|state.write_back~q  & (((\cpu_inst|datapath|MAR|data [8])))) # (\cache_inst|control|state.write_back~q  & 
// (((\cache_inst|datapath|way0|tag|data~3_combout )) # (\cache_inst|datapath|lru|data~12_combout ))) ) ) # ( !\cache_inst|datapath|way1|tag|data~2_combout  & ( (!\cache_inst|control|state.write_back~q  & (((\cpu_inst|datapath|MAR|data [8])))) # 
// (\cache_inst|control|state.write_back~q  & (!\cache_inst|datapath|lru|data~12_combout  & ((\cache_inst|datapath|way0|tag|data~3_combout )))) ) )

	.dataa(!\cache_inst|datapath|lru|data~12_combout ),
	.datab(!\cache_inst|control|state.write_back~q ),
	.datac(!\cpu_inst|datapath|MAR|data [8]),
	.datad(!\cache_inst|datapath|way0|tag|data~3_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way1|tag|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|pmemaddr_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|pmemaddr_mux|Mux7~0 .extended_lut = "off";
defparam \cache_inst|datapath|pmemaddr_mux|Mux7~0 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \cache_inst|datapath|pmemaddr_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N14
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data~4 (
// Equation(s):
// \cache_inst|datapath|way0|tag|data~4_combout  = ( \cache_inst|datapath|way0|tag|data_rtl_0_bypass [12] & ( (!\cache_inst|datapath|way0|tag|data~1_combout  & (((\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a2 )))) # 
// (\cache_inst|datapath|way0|tag|data~1_combout  & ((!\cache_inst|datapath|way0|tag|data~0_combout  & (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [11])) # (\cache_inst|datapath|way0|tag|data~0_combout  & 
// ((\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0_bypass [12] & ( \cache_inst|datapath|way0|tag|data_rtl_0_bypass [11] ) )

	.dataa(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [11]),
	.datab(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data~4 .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data~4 .lut_mask = 64'h555555551D0F1D0F;
defparam \cache_inst|datapath|way0|tag|data~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N16
stratixiii_lcell_comb \cache_inst|datapath|pmemaddr_mux|Mux6~0 (
// Equation(s):
// \cache_inst|datapath|pmemaddr_mux|Mux6~0_combout  = ( \cache_inst|datapath|way0|tag|data~4_combout  & ( (!\cache_inst|control|state.write_back~q  & (((\cpu_inst|datapath|MAR|data [9])))) # (\cache_inst|control|state.write_back~q  & 
// ((!\cache_inst|datapath|lru|data~12_combout ) # ((\cache_inst|datapath|way1|tag|data~3_combout )))) ) ) # ( !\cache_inst|datapath|way0|tag|data~4_combout  & ( (!\cache_inst|control|state.write_back~q  & (((\cpu_inst|datapath|MAR|data [9])))) # 
// (\cache_inst|control|state.write_back~q  & (\cache_inst|datapath|lru|data~12_combout  & ((\cache_inst|datapath|way1|tag|data~3_combout )))) ) )

	.dataa(!\cache_inst|control|state.write_back~q ),
	.datab(!\cache_inst|datapath|lru|data~12_combout ),
	.datac(!\cpu_inst|datapath|MAR|data [9]),
	.datad(!\cache_inst|datapath|way1|tag|data~3_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|tag|data~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|pmemaddr_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|pmemaddr_mux|Mux6~0 .extended_lut = "off";
defparam \cache_inst|datapath|pmemaddr_mux|Mux6~0 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \cache_inst|datapath|pmemaddr_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N16
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data~5 (
// Equation(s):
// \cache_inst|datapath|way0|tag|data~5_combout  = ( \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a3  & ( ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [14] & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # 
// (\cache_inst|datapath|way0|tag|data~0_combout )))) # (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [13]) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a3  & ( (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [13] & 
// ((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [14]) # ((\cache_inst|datapath|way0|tag|data~1_combout  & !\cache_inst|datapath|way0|tag|data~0_combout )))) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datab(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [14]),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [13]),
	.datad(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data~5 .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data~5 .lut_mask = 64'h0D0C0D0C2F3F2F3F;
defparam \cache_inst|datapath|way0|tag|data~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N34
stratixiii_lcell_comb \cache_inst|datapath|pmemaddr_mux|Mux5~0 (
// Equation(s):
// \cache_inst|datapath|pmemaddr_mux|Mux5~0_combout  = ( \cache_inst|datapath|lru|data~12_combout  & ( (!\cache_inst|control|state.write_back~q  & (\cpu_inst|datapath|MAR|data [10])) # (\cache_inst|control|state.write_back~q  & 
// ((\cache_inst|datapath|way1|tag|data~4_combout ))) ) ) # ( !\cache_inst|datapath|lru|data~12_combout  & ( (!\cache_inst|control|state.write_back~q  & ((\cpu_inst|datapath|MAR|data [10]))) # (\cache_inst|control|state.write_back~q  & 
// (\cache_inst|datapath|way0|tag|data~5_combout )) ) )

	.dataa(!\cache_inst|control|state.write_back~q ),
	.datab(!\cache_inst|datapath|way0|tag|data~5_combout ),
	.datac(!\cpu_inst|datapath|MAR|data [10]),
	.datad(!\cache_inst|datapath|way1|tag|data~4_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|pmemaddr_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|pmemaddr_mux|Mux5~0 .extended_lut = "off";
defparam \cache_inst|datapath|pmemaddr_mux|Mux5~0 .lut_mask = 64'h1B1B1B1B0A5F0A5F;
defparam \cache_inst|datapath|pmemaddr_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y20_N22
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data~6 (
// Equation(s):
// \cache_inst|datapath|way0|tag|data~6_combout  = ( \cache_inst|datapath|way0|tag|data~1_combout  & ( (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [16] & (((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [15])))) # 
// (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [16] & ((!\cache_inst|datapath|way0|tag|data~0_combout  & ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [15]))) # (\cache_inst|datapath|way0|tag|data~0_combout  & 
// (\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a4 )))) ) ) # ( !\cache_inst|datapath|way0|tag|data~1_combout  & ( (!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [16] & ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [15]))) # 
// (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [16] & (\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a4 )) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [16]),
	.datab(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [15]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data~6 .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data~6 .lut_mask = 64'h05AF05AF01EF01EF;
defparam \cache_inst|datapath|way0|tag|data~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X8_Y22_N12
stratixiii_lcell_comb \cache_inst|datapath|pmemaddr_mux|Mux4~0 (
// Equation(s):
// \cache_inst|datapath|pmemaddr_mux|Mux4~0_combout  = ( \cache_inst|datapath|way1|tag|data~5_combout  & ( (!\cache_inst|control|state.write_back~q  & (((\cpu_inst|datapath|MAR|data [11])))) # (\cache_inst|control|state.write_back~q  & 
// (((\cache_inst|datapath|lru|data~12_combout )) # (\cache_inst|datapath|way0|tag|data~6_combout ))) ) ) # ( !\cache_inst|datapath|way1|tag|data~5_combout  & ( (!\cache_inst|control|state.write_back~q  & (((\cpu_inst|datapath|MAR|data [11])))) # 
// (\cache_inst|control|state.write_back~q  & (\cache_inst|datapath|way0|tag|data~6_combout  & (!\cache_inst|datapath|lru|data~12_combout ))) ) )

	.dataa(!\cache_inst|control|state.write_back~q ),
	.datab(!\cache_inst|datapath|way0|tag|data~6_combout ),
	.datac(!\cache_inst|datapath|lru|data~12_combout ),
	.datad(!\cpu_inst|datapath|MAR|data [11]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way1|tag|data~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|pmemaddr_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|pmemaddr_mux|Mux4~0 .extended_lut = "off";
defparam \cache_inst|datapath|pmemaddr_mux|Mux4~0 .lut_mask = 64'h10BA10BA15BF15BF;
defparam \cache_inst|datapath|pmemaddr_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N6
stratixiii_lcell_comb \cache_inst|datapath|pmemaddr_mux|Mux3~0 (
// Equation(s):
// \cache_inst|datapath|pmemaddr_mux|Mux3~0_combout  = ( \cache_inst|datapath|lru|data~12_combout  & ( (!\cache_inst|control|state.write_back~q  & (\cpu_inst|datapath|MAR|data [12])) # (\cache_inst|control|state.write_back~q  & 
// ((\cache_inst|datapath|way1|tag|data~6_combout ))) ) ) # ( !\cache_inst|datapath|lru|data~12_combout  & ( (!\cache_inst|control|state.write_back~q  & ((\cpu_inst|datapath|MAR|data [12]))) # (\cache_inst|control|state.write_back~q  & 
// (\cache_inst|datapath|way0|tag|data~7_combout )) ) )

	.dataa(!\cache_inst|control|state.write_back~q ),
	.datab(!\cache_inst|datapath|way0|tag|data~7_combout ),
	.datac(!\cpu_inst|datapath|MAR|data [12]),
	.datad(!\cache_inst|datapath|way1|tag|data~6_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|pmemaddr_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|pmemaddr_mux|Mux3~0 .extended_lut = "off";
defparam \cache_inst|datapath|pmemaddr_mux|Mux3~0 .lut_mask = 64'h1B1B1B1B0A5F0A5F;
defparam \cache_inst|datapath|pmemaddr_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N0
stratixiii_lcell_comb \cache_inst|datapath|pmemaddr_mux|Mux2~0 (
// Equation(s):
// \cache_inst|datapath|pmemaddr_mux|Mux2~0_combout  = ( \cache_inst|datapath|way1|tag|data~7_combout  & ( (!\cache_inst|control|state.write_back~q  & (((\cpu_inst|datapath|MAR|data [13])))) # (\cache_inst|control|state.write_back~q  & 
// (((\cache_inst|datapath|way0|tag|data~8_combout )) # (\cache_inst|datapath|lru|data~12_combout ))) ) ) # ( !\cache_inst|datapath|way1|tag|data~7_combout  & ( (!\cache_inst|control|state.write_back~q  & (((\cpu_inst|datapath|MAR|data [13])))) # 
// (\cache_inst|control|state.write_back~q  & (!\cache_inst|datapath|lru|data~12_combout  & (\cache_inst|datapath|way0|tag|data~8_combout ))) ) )

	.dataa(!\cache_inst|datapath|lru|data~12_combout ),
	.datab(!\cache_inst|datapath|way0|tag|data~8_combout ),
	.datac(!\cache_inst|control|state.write_back~q ),
	.datad(!\cpu_inst|datapath|MAR|data [13]),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way1|tag|data~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|pmemaddr_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|pmemaddr_mux|Mux2~0 .extended_lut = "off";
defparam \cache_inst|datapath|pmemaddr_mux|Mux2~0 .lut_mask = 64'h02F202F207F707F7;
defparam \cache_inst|datapath|pmemaddr_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y20_N16
stratixiii_lcell_comb \cache_inst|datapath|pmemaddr_mux|Mux1~0 (
// Equation(s):
// \cache_inst|datapath|pmemaddr_mux|Mux1~0_combout  = ( \cache_inst|datapath|way0|tag|data~9_combout  & ( (!\cache_inst|control|state.write_back~q  & (\cpu_inst|datapath|MAR|data [14])) # (\cache_inst|control|state.write_back~q  & 
// (((!\cache_inst|datapath|lru|data~12_combout ) # (\cache_inst|datapath|way1|tag|data~8_combout )))) ) ) # ( !\cache_inst|datapath|way0|tag|data~9_combout  & ( (!\cache_inst|control|state.write_back~q  & (\cpu_inst|datapath|MAR|data [14])) # 
// (\cache_inst|control|state.write_back~q  & (((\cache_inst|datapath|way1|tag|data~8_combout  & \cache_inst|datapath|lru|data~12_combout )))) ) )

	.dataa(!\cpu_inst|datapath|MAR|data [14]),
	.datab(!\cache_inst|datapath|way1|tag|data~8_combout ),
	.datac(!\cache_inst|datapath|lru|data~12_combout ),
	.datad(!\cache_inst|control|state.write_back~q ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|tag|data~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|pmemaddr_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|pmemaddr_mux|Mux1~0 .extended_lut = "off";
defparam \cache_inst|datapath|pmemaddr_mux|Mux1~0 .lut_mask = 64'h5503550355F355F3;
defparam \cache_inst|datapath|pmemaddr_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N36
stratixiii_lcell_comb \cache_inst|datapath|way0|tag|data~10 (
// Equation(s):
// \cache_inst|datapath|way0|tag|data~10_combout  = ( \cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a8  & ( ((\cache_inst|datapath|way0|tag|data_rtl_0_bypass [24] & ((!\cache_inst|datapath|way0|tag|data~1_combout ) # 
// (\cache_inst|datapath|way0|tag|data~0_combout )))) # (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [23]) ) ) # ( !\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a8  & ( (\cache_inst|datapath|way0|tag|data_rtl_0_bypass [23] & 
// ((!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [24]) # ((\cache_inst|datapath|way0|tag|data~1_combout  & !\cache_inst|datapath|way0|tag|data~0_combout )))) ) )

	.dataa(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [23]),
	.datab(!\cache_inst|datapath|way0|tag|data~1_combout ),
	.datac(!\cache_inst|datapath|way0|tag|data_rtl_0_bypass [24]),
	.datad(!\cache_inst|datapath|way0|tag|data~0_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way0|tag|data_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|way0|tag|data~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|way0|tag|data~10 .extended_lut = "off";
defparam \cache_inst|datapath|way0|tag|data~10 .lut_mask = 64'h515051505D5F5D5F;
defparam \cache_inst|datapath|way0|tag|data~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X10_Y17_N34
stratixiii_lcell_comb \cache_inst|datapath|pmemaddr_mux|Mux0~0 (
// Equation(s):
// \cache_inst|datapath|pmemaddr_mux|Mux0~0_combout  = ( \cache_inst|datapath|way1|tag|data~9_combout  & ( (!\cache_inst|control|state.write_back~q  & (\cpu_inst|datapath|MAR|data [15])) # (\cache_inst|control|state.write_back~q  & 
// (((\cache_inst|datapath|way0|tag|data~10_combout ) # (\cache_inst|datapath|lru|data~12_combout )))) ) ) # ( !\cache_inst|datapath|way1|tag|data~9_combout  & ( (!\cache_inst|control|state.write_back~q  & (\cpu_inst|datapath|MAR|data [15])) # 
// (\cache_inst|control|state.write_back~q  & (((!\cache_inst|datapath|lru|data~12_combout  & \cache_inst|datapath|way0|tag|data~10_combout )))) ) )

	.dataa(!\cache_inst|control|state.write_back~q ),
	.datab(!\cpu_inst|datapath|MAR|data [15]),
	.datac(!\cache_inst|datapath|lru|data~12_combout ),
	.datad(!\cache_inst|datapath|way0|tag|data~10_combout ),
	.datae(gnd),
	.dataf(!\cache_inst|datapath|way1|tag|data~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_inst|datapath|pmemaddr_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_inst|datapath|pmemaddr_mux|Mux0~0 .extended_lut = "off";
defparam \cache_inst|datapath|pmemaddr_mux|Mux0~0 .lut_mask = 64'h2272227227772777;
defparam \cache_inst|datapath|pmemaddr_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

assign pmem_read = \pmem_read~output_o ;

assign pmem_write = \pmem_write~output_o ;

assign pmem_address[0] = \pmem_address[0]~output_o ;

assign pmem_address[1] = \pmem_address[1]~output_o ;

assign pmem_address[2] = \pmem_address[2]~output_o ;

assign pmem_address[3] = \pmem_address[3]~output_o ;

assign pmem_address[4] = \pmem_address[4]~output_o ;

assign pmem_address[5] = \pmem_address[5]~output_o ;

assign pmem_address[6] = \pmem_address[6]~output_o ;

assign pmem_address[7] = \pmem_address[7]~output_o ;

assign pmem_address[8] = \pmem_address[8]~output_o ;

assign pmem_address[9] = \pmem_address[9]~output_o ;

assign pmem_address[10] = \pmem_address[10]~output_o ;

assign pmem_address[11] = \pmem_address[11]~output_o ;

assign pmem_address[12] = \pmem_address[12]~output_o ;

assign pmem_address[13] = \pmem_address[13]~output_o ;

assign pmem_address[14] = \pmem_address[14]~output_o ;

assign pmem_address[15] = \pmem_address[15]~output_o ;

assign pmem_wdata[0] = \pmem_wdata[0]~output_o ;

assign pmem_wdata[1] = \pmem_wdata[1]~output_o ;

assign pmem_wdata[2] = \pmem_wdata[2]~output_o ;

assign pmem_wdata[3] = \pmem_wdata[3]~output_o ;

assign pmem_wdata[4] = \pmem_wdata[4]~output_o ;

assign pmem_wdata[5] = \pmem_wdata[5]~output_o ;

assign pmem_wdata[6] = \pmem_wdata[6]~output_o ;

assign pmem_wdata[7] = \pmem_wdata[7]~output_o ;

assign pmem_wdata[8] = \pmem_wdata[8]~output_o ;

assign pmem_wdata[9] = \pmem_wdata[9]~output_o ;

assign pmem_wdata[10] = \pmem_wdata[10]~output_o ;

assign pmem_wdata[11] = \pmem_wdata[11]~output_o ;

assign pmem_wdata[12] = \pmem_wdata[12]~output_o ;

assign pmem_wdata[13] = \pmem_wdata[13]~output_o ;

assign pmem_wdata[14] = \pmem_wdata[14]~output_o ;

assign pmem_wdata[15] = \pmem_wdata[15]~output_o ;

assign pmem_wdata[16] = \pmem_wdata[16]~output_o ;

assign pmem_wdata[17] = \pmem_wdata[17]~output_o ;

assign pmem_wdata[18] = \pmem_wdata[18]~output_o ;

assign pmem_wdata[19] = \pmem_wdata[19]~output_o ;

assign pmem_wdata[20] = \pmem_wdata[20]~output_o ;

assign pmem_wdata[21] = \pmem_wdata[21]~output_o ;

assign pmem_wdata[22] = \pmem_wdata[22]~output_o ;

assign pmem_wdata[23] = \pmem_wdata[23]~output_o ;

assign pmem_wdata[24] = \pmem_wdata[24]~output_o ;

assign pmem_wdata[25] = \pmem_wdata[25]~output_o ;

assign pmem_wdata[26] = \pmem_wdata[26]~output_o ;

assign pmem_wdata[27] = \pmem_wdata[27]~output_o ;

assign pmem_wdata[28] = \pmem_wdata[28]~output_o ;

assign pmem_wdata[29] = \pmem_wdata[29]~output_o ;

assign pmem_wdata[30] = \pmem_wdata[30]~output_o ;

assign pmem_wdata[31] = \pmem_wdata[31]~output_o ;

assign pmem_wdata[32] = \pmem_wdata[32]~output_o ;

assign pmem_wdata[33] = \pmem_wdata[33]~output_o ;

assign pmem_wdata[34] = \pmem_wdata[34]~output_o ;

assign pmem_wdata[35] = \pmem_wdata[35]~output_o ;

assign pmem_wdata[36] = \pmem_wdata[36]~output_o ;

assign pmem_wdata[37] = \pmem_wdata[37]~output_o ;

assign pmem_wdata[38] = \pmem_wdata[38]~output_o ;

assign pmem_wdata[39] = \pmem_wdata[39]~output_o ;

assign pmem_wdata[40] = \pmem_wdata[40]~output_o ;

assign pmem_wdata[41] = \pmem_wdata[41]~output_o ;

assign pmem_wdata[42] = \pmem_wdata[42]~output_o ;

assign pmem_wdata[43] = \pmem_wdata[43]~output_o ;

assign pmem_wdata[44] = \pmem_wdata[44]~output_o ;

assign pmem_wdata[45] = \pmem_wdata[45]~output_o ;

assign pmem_wdata[46] = \pmem_wdata[46]~output_o ;

assign pmem_wdata[47] = \pmem_wdata[47]~output_o ;

assign pmem_wdata[48] = \pmem_wdata[48]~output_o ;

assign pmem_wdata[49] = \pmem_wdata[49]~output_o ;

assign pmem_wdata[50] = \pmem_wdata[50]~output_o ;

assign pmem_wdata[51] = \pmem_wdata[51]~output_o ;

assign pmem_wdata[52] = \pmem_wdata[52]~output_o ;

assign pmem_wdata[53] = \pmem_wdata[53]~output_o ;

assign pmem_wdata[54] = \pmem_wdata[54]~output_o ;

assign pmem_wdata[55] = \pmem_wdata[55]~output_o ;

assign pmem_wdata[56] = \pmem_wdata[56]~output_o ;

assign pmem_wdata[57] = \pmem_wdata[57]~output_o ;

assign pmem_wdata[58] = \pmem_wdata[58]~output_o ;

assign pmem_wdata[59] = \pmem_wdata[59]~output_o ;

assign pmem_wdata[60] = \pmem_wdata[60]~output_o ;

assign pmem_wdata[61] = \pmem_wdata[61]~output_o ;

assign pmem_wdata[62] = \pmem_wdata[62]~output_o ;

assign pmem_wdata[63] = \pmem_wdata[63]~output_o ;

assign pmem_wdata[64] = \pmem_wdata[64]~output_o ;

assign pmem_wdata[65] = \pmem_wdata[65]~output_o ;

assign pmem_wdata[66] = \pmem_wdata[66]~output_o ;

assign pmem_wdata[67] = \pmem_wdata[67]~output_o ;

assign pmem_wdata[68] = \pmem_wdata[68]~output_o ;

assign pmem_wdata[69] = \pmem_wdata[69]~output_o ;

assign pmem_wdata[70] = \pmem_wdata[70]~output_o ;

assign pmem_wdata[71] = \pmem_wdata[71]~output_o ;

assign pmem_wdata[72] = \pmem_wdata[72]~output_o ;

assign pmem_wdata[73] = \pmem_wdata[73]~output_o ;

assign pmem_wdata[74] = \pmem_wdata[74]~output_o ;

assign pmem_wdata[75] = \pmem_wdata[75]~output_o ;

assign pmem_wdata[76] = \pmem_wdata[76]~output_o ;

assign pmem_wdata[77] = \pmem_wdata[77]~output_o ;

assign pmem_wdata[78] = \pmem_wdata[78]~output_o ;

assign pmem_wdata[79] = \pmem_wdata[79]~output_o ;

assign pmem_wdata[80] = \pmem_wdata[80]~output_o ;

assign pmem_wdata[81] = \pmem_wdata[81]~output_o ;

assign pmem_wdata[82] = \pmem_wdata[82]~output_o ;

assign pmem_wdata[83] = \pmem_wdata[83]~output_o ;

assign pmem_wdata[84] = \pmem_wdata[84]~output_o ;

assign pmem_wdata[85] = \pmem_wdata[85]~output_o ;

assign pmem_wdata[86] = \pmem_wdata[86]~output_o ;

assign pmem_wdata[87] = \pmem_wdata[87]~output_o ;

assign pmem_wdata[88] = \pmem_wdata[88]~output_o ;

assign pmem_wdata[89] = \pmem_wdata[89]~output_o ;

assign pmem_wdata[90] = \pmem_wdata[90]~output_o ;

assign pmem_wdata[91] = \pmem_wdata[91]~output_o ;

assign pmem_wdata[92] = \pmem_wdata[92]~output_o ;

assign pmem_wdata[93] = \pmem_wdata[93]~output_o ;

assign pmem_wdata[94] = \pmem_wdata[94]~output_o ;

assign pmem_wdata[95] = \pmem_wdata[95]~output_o ;

assign pmem_wdata[96] = \pmem_wdata[96]~output_o ;

assign pmem_wdata[97] = \pmem_wdata[97]~output_o ;

assign pmem_wdata[98] = \pmem_wdata[98]~output_o ;

assign pmem_wdata[99] = \pmem_wdata[99]~output_o ;

assign pmem_wdata[100] = \pmem_wdata[100]~output_o ;

assign pmem_wdata[101] = \pmem_wdata[101]~output_o ;

assign pmem_wdata[102] = \pmem_wdata[102]~output_o ;

assign pmem_wdata[103] = \pmem_wdata[103]~output_o ;

assign pmem_wdata[104] = \pmem_wdata[104]~output_o ;

assign pmem_wdata[105] = \pmem_wdata[105]~output_o ;

assign pmem_wdata[106] = \pmem_wdata[106]~output_o ;

assign pmem_wdata[107] = \pmem_wdata[107]~output_o ;

assign pmem_wdata[108] = \pmem_wdata[108]~output_o ;

assign pmem_wdata[109] = \pmem_wdata[109]~output_o ;

assign pmem_wdata[110] = \pmem_wdata[110]~output_o ;

assign pmem_wdata[111] = \pmem_wdata[111]~output_o ;

assign pmem_wdata[112] = \pmem_wdata[112]~output_o ;

assign pmem_wdata[113] = \pmem_wdata[113]~output_o ;

assign pmem_wdata[114] = \pmem_wdata[114]~output_o ;

assign pmem_wdata[115] = \pmem_wdata[115]~output_o ;

assign pmem_wdata[116] = \pmem_wdata[116]~output_o ;

assign pmem_wdata[117] = \pmem_wdata[117]~output_o ;

assign pmem_wdata[118] = \pmem_wdata[118]~output_o ;

assign pmem_wdata[119] = \pmem_wdata[119]~output_o ;

assign pmem_wdata[120] = \pmem_wdata[120]~output_o ;

assign pmem_wdata[121] = \pmem_wdata[121]~output_o ;

assign pmem_wdata[122] = \pmem_wdata[122]~output_o ;

assign pmem_wdata[123] = \pmem_wdata[123]~output_o ;

assign pmem_wdata[124] = \pmem_wdata[124]~output_o ;

assign pmem_wdata[125] = \pmem_wdata[125]~output_o ;

assign pmem_wdata[126] = \pmem_wdata[126]~output_o ;

assign pmem_wdata[127] = \pmem_wdata[127]~output_o ;

endmodule
