<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/regs/esr.rs`."><title>esr.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-0ce1a80b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="x86_vlapic" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0-nightly (60dabef95 2025-05-19)" data-channel="nightly" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../../../static.files/src-script-63605ae7.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">x86_vlapic/regs/</div>esr.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-2"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Figure 11-9. Error Status Register (ESR)
<a href=#2 id=2 data-nosnippet>2</a>//! 11.5.3 Error Handling
<a href=#3 id=3 data-nosnippet>3</a>//! The local APIC records errors detected during interrupt handling in the error status register (ESR).
<a href=#4 id=4 data-nosnippet>4</a>
<a href=#5 id=5 data-nosnippet>5</a></span><span class="kw">use </span>tock_registers::LocalRegisterCopy;
<a href=#6 id=6 data-nosnippet>6</a><span class="kw">use </span>tock_registers::fields::FieldValue;
<a href=#7 id=7 data-nosnippet>7</a><span class="kw">use </span>tock_registers::register_bitfields;
<a href=#8 id=8 data-nosnippet>8</a><span class="kw">use </span>tock_registers::registers::ReadWrite;
<a href=#9 id=9 data-nosnippet>9</a>
<a href=#10 id=10 data-nosnippet>10</a><span class="macro">register_bitfields!</span> {
<a href=#11 id=11 data-nosnippet>11</a>    u32,
<a href=#12 id=12 data-nosnippet>12</a>    <span class="kw">pub </span>ERROR_STATUS [
<a href=#13 id=13 data-nosnippet>13</a>        <span class="doccomment">/// Reserved
<a href=#14 id=14 data-nosnippet>14</a>        </span>Reserved2 OFFSET(<span class="number">8</span>) NUMBITS(<span class="number">24</span>) [],
<a href=#15 id=15 data-nosnippet>15</a>        <span class="doccomment">/// Bit 7: Illegal Register Address
<a href=#16 id=16 data-nosnippet>16</a>        /// Set when the local APIC is in xAPIC mode and software attempts to access a register that is reserved in the processor's local-APIC register-address space; see Table 10-1.
<a href=#17 id=17 data-nosnippet>17</a>        /// (The local-APIC register-address space comprises the 4 KBytes at the physical address specified in the IA32_APIC_BASE MSR.)
<a href=#18 id=18 data-nosnippet>18</a>        /// Used only on Intel Core, Intel Atom, Pentium 4, Intel Xeon, and P6 family processors.
<a href=#19 id=19 data-nosnippet>19</a>        </span>IllegalRegisterAddress OFFSET(<span class="number">7</span>) NUMBITS(<span class="number">1</span>) [],
<a href=#20 id=20 data-nosnippet>20</a>        <span class="doccomment">/// Bit 6: Receive Illegal Vector.
<a href=#21 id=21 data-nosnippet>21</a>        /// Set when the local APIC detects an illegal vector (one in the range 0 to 15) in an interrupt message it receives or in an interrupt generated locally from the local vector table or via a self IPI.
<a href=#22 id=22 data-nosnippet>22</a>        /// Such interrupts are not delivered to the processor; the local APIC will never set an IRR bit in the range 0 to 15.
<a href=#23 id=23 data-nosnippet>23</a>        </span>ReceiveIllegalVector OFFSET(<span class="number">6</span>) NUMBITS(<span class="number">1</span>) [],
<a href=#24 id=24 data-nosnippet>24</a>        <span class="doccomment">/// Bit 5: Send Illegal Vector.
<a href=#25 id=25 data-nosnippet>25</a>        /// Set when the local APIC detects an illegal vector (one in the range 0 to 15) in the message that it is sending.
<a href=#26 id=26 data-nosnippet>26</a>        /// This occurs as the result of a write to the ICR (in both xAPIC and x2APIC modes) or to SELF IPI register (x2APIC mode only) with an illegal vector.
<a href=#27 id=27 data-nosnippet>27</a>        /// If the local APIC does not support the sending of lowest-priority IPIs and software writes the ICR to send a lowest-priority IPI with an illegal vector, the local APIC sets only the “redirectable IPI” error bit.
<a href=#28 id=28 data-nosnippet>28</a>        ///  The interrupt is not processed and hence the “Send Illegal Vector” bit is not set in the ESR.
<a href=#29 id=29 data-nosnippet>29</a>        </span>SendIllegalVector OFFSET(<span class="number">5</span>) NUMBITS(<span class="number">1</span>) [],
<a href=#30 id=30 data-nosnippet>30</a>        <span class="doccomment">/// Bit 4: Redirectable IPI.
<a href=#31 id=31 data-nosnippet>31</a>        /// Set when the local APIC detects an attempt to send an IPI with the lowest-priority delivery mode and the local APIC does not support the sending of such IPIs.
<a href=#32 id=32 data-nosnippet>32</a>        /// This bit is used on some Intel Core and Intel Xeon processors. ]
<a href=#33 id=33 data-nosnippet>33</a>        /// As noted in Section 11.6.2, the ability of a processor to send a lowest-priority IPI is model-specific and should be avoided.
<a href=#34 id=34 data-nosnippet>34</a>        </span>RedirectableIPI OFFSET(<span class="number">4</span>) NUMBITS(<span class="number">1</span>) [],
<a href=#35 id=35 data-nosnippet>35</a>        <span class="doccomment">/// Bit 3: Receive Accept Error.
<a href=#36 id=36 data-nosnippet>36</a>        /// Set when the local APIC detects that the message it received was not accepted by any APIC on the APIC bus, including itself.
<a href=#37 id=37 data-nosnippet>37</a>        /// Used only on P6 family and Pentium processors.
<a href=#38 id=38 data-nosnippet>38</a>        </span>ReceiveAcceptError OFFSET(<span class="number">3</span>) NUMBITS(<span class="number">1</span>) [],
<a href=#39 id=39 data-nosnippet>39</a>        <span class="doccomment">/// Bit 2: Send Accept Error.
<a href=#40 id=40 data-nosnippet>40</a>        /// Set when the local APIC detects that a message it sent was not accepted by any APIC on the APIC bus.
<a href=#41 id=41 data-nosnippet>41</a>        /// Used only on P6 family and Pentium processors.
<a href=#42 id=42 data-nosnippet>42</a>        </span>SendAcceptError OFFSET(<span class="number">2</span>) NUMBITS(<span class="number">1</span>) [],
<a href=#43 id=43 data-nosnippet>43</a>        <span class="doccomment">/// Bit 1: Receive Checksum Error.
<a href=#44 id=44 data-nosnippet>44</a>        /// Set when the local APIC detects a checksum error for a message that it received on the APIC bus.
<a href=#45 id=45 data-nosnippet>45</a>        /// Used only on P6 family and Pentium processors.
<a href=#46 id=46 data-nosnippet>46</a>        </span>ReceiveChecksumError OFFSET(<span class="number">1</span>) NUMBITS(<span class="number">1</span>) [],
<a href=#47 id=47 data-nosnippet>47</a>        <span class="doccomment">/// Bit 0: Send Checksum Error.
<a href=#48 id=48 data-nosnippet>48</a>        /// Set when the local APIC detects a checksum error for a message that it sent on the APIC bus.
<a href=#49 id=49 data-nosnippet>49</a>        /// Used only on P6 family and Pentium processors.
<a href=#50 id=50 data-nosnippet>50</a>        </span>SendChecksumError OFFSET(<span class="number">0</span>) NUMBITS(<span class="number">1</span>) [],
<a href=#51 id=51 data-nosnippet>51</a>    ]
<a href=#52 id=52 data-nosnippet>52</a>}
<a href=#53 id=53 data-nosnippet>53</a>
<a href=#54 id=54 data-nosnippet>54</a><span class="doccomment">/// Error Status Register (ESR) using MMIO.
<a href=#55 id=55 data-nosnippet>55</a>/// The local APIC records errors detected during interrupt handling in the error status register (ESR).
<a href=#56 id=56 data-nosnippet>56</a>/// - Address: FEE0 0280H
<a href=#57 id=57 data-nosnippet>57</a>/// - Value after reset: 0H
<a href=#58 id=58 data-nosnippet>58</a></span><span class="kw">pub type </span>ErrorStatusRegisterMmio = ReadWrite&lt;u32, ERROR_STATUS::Register&gt;;
<a href=#59 id=59 data-nosnippet>59</a>
<a href=#60 id=60 data-nosnippet>60</a><span class="doccomment">/// A read-write copy of Error Status Register (ESR).
<a href=#61 id=61 data-nosnippet>61</a>/// This behaves very similarly to a MMIO read-write register, but instead of doing a
<a href=#62 id=62 data-nosnippet>62</a>/// volatile read to MMIO to get the value for each function call, a copy of the
<a href=#63 id=63 data-nosnippet>63</a>/// register contents are stored locally in memory.
<a href=#64 id=64 data-nosnippet>64</a></span><span class="kw">pub type </span>ErrorStatusRegisterLocal = LocalRegisterCopy&lt;u32, ERROR_STATUS::Register&gt;;
<a href=#65 id=65 data-nosnippet>65</a>
<a href=#66 id=66 data-nosnippet>66</a><span class="kw">pub type </span>ErrorStatusRegisterValue = FieldValue&lt;u32, ERROR_STATUS::Register&gt;;</code></pre></div></section></main></body></html>