#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun 14 07:52:16 2023
# Process ID: 5660
# Current directory: C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16748 C:\Users\lifei\Desktop\FPGA\ss\SPWM1\PWM\PWM.xpr
# Log file: C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/vivado.log
# Journal file: C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lifei/Desktop/FPGA/sin.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/BYSYS/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/BYSYS/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_PWMTB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim/sin.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim/sin.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_PWMTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim'
"xelab -wto a10874853dee4b59ba30e1d3171ddd64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gen_PWMTB_behav xil_defaultlib.gen_PWMTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/BYSYS/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a10874853dee4b59ba30e1d3171ddd64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gen_PWMTB_behav xil_defaultlib.gen_PWMTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'xclock' [C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/PWM1.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fclock' [C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/PWM1.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wave' [C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/SPWM.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fclock' [C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/PWM1.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fclock' [C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/PWM1.v:68]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gen_PWMTB_behav -key {Behavioral:sim_1:Functional:gen_PWMTB} -tclbatch {gen_PWMTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source gen_PWMTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gen_PWMTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 906.102 ; gain = 30.129
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 907.965 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 08:11:25 2023...
