Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 11a370877b6543cd88ac22c169b2150f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/berkb/project_3/project_3.srcs/sources_1/new/controlOnfi.sv:129]
WARNING: [VRFC 10-3283] element index 15 into 'cpu_if_command' is out of bounds [/home/berkb/project_3/project_3.srcs/sources_1/new/controlOnfi.sv:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behav of entity xil_defaultlib.ibuf [\ibuf(w=17)\]
Compiling architecture behav of entity xil_defaultlib.obuf [\obuf(w=17)\]
Compiling architecture behav of entity xil_defaultlib.regslice_both [\regslice_both(datawidth=16)\]
Compiling architecture behav of entity xil_defaultlib.zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s [zeropad1d_cl_array_ap_int_16_1u_...]
Compiling architecture rtl of entity xil_defaultlib.conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V_rom [conv_1d_cl_array_ap_int_16_1u_ar...]
Compiling architecture arch of entity xil_defaultlib.conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V [conv_1d_cl_array_ap_int_16_1u_ar...]
Compiling architecture behav of entity xil_defaultlib.Encoder_mul_mul_16s_8s_24_1_1_DSP48_0 [encoder_mul_mul_16s_8s_24_1_1_ds...]
Compiling architecture arch of entity xil_defaultlib.Encoder_mul_mul_16s_8s_24_1_1 [\Encoder_mul_mul_16s_8s_24_1_1(i...]
Compiling architecture behav of entity xil_defaultlib.Encoder_mul_mul_16s_7s_23_1_1_DSP48_1 [encoder_mul_mul_16s_7s_23_1_1_ds...]
Compiling architecture arch of entity xil_defaultlib.Encoder_mul_mul_16s_7s_23_1_1 [\Encoder_mul_mul_16s_7s_23_1_1(i...]
Compiling architecture behav of entity xil_defaultlib.conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s [conv_1d_cl_array_ap_int_16_1u_ar...]
Compiling architecture behav of entity xil_defaultlib.zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_s [zeropad1d_cl_array_array_ap_fixe...]
Compiling architecture rtl of entity xil_defaultlib.conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom [conv_1d_cl_array_ap_fixed_8u_arr...]
Compiling architecture arch of entity xil_defaultlib.conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V [conv_1d_cl_array_ap_fixed_8u_arr...]
Compiling architecture behav of entity xil_defaultlib.Encoder_mul_mul_8s_24s_32_1_1_DSP48_2 [encoder_mul_mul_8s_24s_32_1_1_ds...]
Compiling architecture arch of entity xil_defaultlib.Encoder_mul_mul_8s_24s_32_1_1 [\Encoder_mul_mul_8s_24s_32_1_1(i...]
Compiling architecture behav of entity xil_defaultlib.conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s [conv_1d_cl_array_ap_fixed_8u_arr...]
Compiling architecture behav of entity xil_defaultlib.zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_s [zeropad1d_cl_array_array_ap_fixe...]
Compiling architecture rtl of entity xil_defaultlib.conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s_w8_V_rom [conv_1d_cl_array_ap_fixed_8u_arr...]
Compiling architecture arch of entity xil_defaultlib.conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s_w8_V [conv_1d_cl_array_ap_fixed_8u_arr...]
Compiling architecture behav of entity xil_defaultlib.Encoder_mul_mul_24s_8s_32_1_1_DSP48_3 [encoder_mul_mul_24s_8s_32_1_1_ds...]
Compiling architecture arch of entity xil_defaultlib.Encoder_mul_mul_24s_8s_32_1_1 [\Encoder_mul_mul_24s_8s_32_1_1(i...]
Compiling architecture behav of entity xil_defaultlib.Encoder_mul_mul_24s_7s_31_1_1_DSP48_4 [encoder_mul_mul_24s_7s_31_1_1_ds...]
Compiling architecture arch of entity xil_defaultlib.Encoder_mul_mul_24s_7s_31_1_1 [\Encoder_mul_mul_24s_7s_31_1_1(i...]
Compiling architecture behav of entity xil_defaultlib.conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s [conv_1d_cl_array_ap_fixed_8u_arr...]
Compiling architecture behav of entity xil_defaultlib.zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_s [zeropad1d_cl_array_array_ap_fixe...]
Compiling architecture rtl of entity xil_defaultlib.conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s_w11_V_rom [conv_1d_cl_array_ap_fixed_4u_arr...]
Compiling architecture arch of entity xil_defaultlib.conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s_w11_V [conv_1d_cl_array_ap_fixed_4u_arr...]
Compiling architecture behav of entity xil_defaultlib.Encoder_mul_mul_24s_6s_30_1_1_DSP48_5 [encoder_mul_mul_24s_6s_30_1_1_ds...]
Compiling architecture arch of entity xil_defaultlib.Encoder_mul_mul_24s_6s_30_1_1 [\Encoder_mul_mul_24s_6s_30_1_1(i...]
Compiling architecture behav of entity xil_defaultlib.conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s [conv_1d_cl_array_ap_fixed_4u_arr...]
Compiling architecture rtl of entity xil_defaultlib.dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V_rom [dense_wrapper_ap_fixed_24_16_0_0...]
Compiling architecture arch of entity xil_defaultlib.dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V [dense_wrapper_ap_fixed_24_16_0_0...]
Compiling architecture behav of entity xil_defaultlib.dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s [dense_wrapper_ap_fixed_24_16_0_0...]
Compiling architecture behav of entity xil_defaultlib.dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s [dense_array_ap_fixed_4u_array_ap...]
Compiling architecture behav of entity xil_defaultlib.linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s [linear_array_array_ap_fixed_16_1...]
Compiling architecture arch of entity xil_defaultlib.fifo_w16_d66_A [\fifo_w16_d66_A(1,5)\]
Compiling architecture arch of entity xil_defaultlib.fifo_w24_d64_A [\fifo_w24_d64_A(1,5)\]
Compiling architecture arch of entity xil_defaultlib.fifo_w24_d68_A [\fifo_w24_d68_A(1,5)\]
Compiling architecture arch of entity xil_defaultlib.fifo_w24_d67_A [\fifo_w24_d67_A(1,5)\]
Compiling architecture rtl of entity xil_defaultlib.fifo_w24_d32_A_shiftReg [fifo_w24_d32_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w24_d32_A [\fifo_w24_d32_A(1,8)\]
Compiling architecture rtl of entity xil_defaultlib.fifo_w24_d35_A_shiftReg [fifo_w24_d35_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w24_d35_A [\fifo_w24_d35_A(1,8)\]
Compiling architecture rtl of entity xil_defaultlib.fifo_w24_d16_A_shiftReg [fifo_w24_d16_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w24_d16_A [\fifo_w24_d16_A(1,8)\]
Compiling architecture rtl of entity xil_defaultlib.fifo_w24_d1_A_shiftReg [fifo_w24_d1_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w24_d1_A [\fifo_w24_d1_A(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2bkb_shiftReg [start_for_conv_1d_cl_array_ap_in...]
Compiling architecture rtl of entity xil_defaultlib.start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2bkb [\start_for_conv_1d_cl_array_ap_i...]
Compiling architecture rtl of entity xil_defaultlib.start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_shiftReg [start_for_zeropad1d_cl_array_arr...]
Compiling architecture rtl of entity xil_defaultlib.start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0 [\start_for_zeropad1d_cl_array_ar...]
Compiling architecture rtl of entity xil_defaultlib.start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_shiftReg [start_for_conv_1d_cl_array_ap_fi...]
Compiling architecture rtl of entity xil_defaultlib.start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0 [\start_for_conv_1d_cl_array_ap_f...]
Compiling architecture rtl of entity xil_defaultlib.start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_shiftReg [start_for_zeropad1d_cl_array_arr...]
Compiling architecture rtl of entity xil_defaultlib.start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0 [\start_for_zeropad1d_cl_array_ar...]
Compiling architecture rtl of entity xil_defaultlib.start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_shiftReg [start_for_conv_1d_cl_array_ap_fi...]
Compiling architecture rtl of entity xil_defaultlib.start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0 [\start_for_conv_1d_cl_array_ap_f...]
Compiling architecture rtl of entity xil_defaultlib.start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_shiftReg [start_for_zeropad1d_cl_array_arr...]
Compiling architecture rtl of entity xil_defaultlib.start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0 [\start_for_zeropad1d_cl_array_ar...]
Compiling architecture rtl of entity xil_defaultlib.start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11cud_shiftReg [start_for_conv_1d_cl_array_ap_fi...]
Compiling architecture rtl of entity xil_defaultlib.start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11cud [\start_for_conv_1d_cl_array_ap_f...]
Compiling architecture rtl of entity xil_defaultlib.start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_shiftReg [start_for_dense_array_ap_fixed_4...]
Compiling architecture rtl of entity xil_defaultlib.start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0 [\start_for_dense_array_ap_fixed_...]
Compiling architecture rtl of entity xil_defaultlib.start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_shiftReg [start_for_linear_array_array_ap_...]
Compiling architecture rtl of entity xil_defaultlib.start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0 [\start_for_linear_array_array_ap...]
Compiling architecture behav of entity xil_defaultlib.Encoder [encoder_default]
Compiling module xil_defaultlib.nand_flash_controller(DATA_WIDTH...
Compiling architecture behavioral of entity xil_defaultlib.nand_flash_controller_wrapper [nand_flash_controller_wrapper_de...]
Compiling architecture behavior of entity xil_defaultlib.top_wrapper [top_wrapper_default]
Compiling architecture behaviour of entity xil_defaultlib.top_design_tb
Built simulation snapshot top_design_tb_behav
