// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _write_row_ifm_HH_
#define _write_row_ifm_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct write_row_ifm : public sc_module {
    // Port declarations 76
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<512> > cifm_TDATA;
    sc_in< sc_logic > cifm_TVALID;
    sc_out< sc_logic > cifm_TREADY;
    sc_out< sc_lv<6> > ifm_buff0_0_address0;
    sc_out< sc_logic > ifm_buff0_0_ce0;
    sc_out< sc_logic > ifm_buff0_0_we0;
    sc_out< sc_lv<32> > ifm_buff0_0_d0;
    sc_out< sc_lv<6> > ifm_buff0_1_address0;
    sc_out< sc_logic > ifm_buff0_1_ce0;
    sc_out< sc_logic > ifm_buff0_1_we0;
    sc_out< sc_lv<32> > ifm_buff0_1_d0;
    sc_out< sc_lv<6> > ifm_buff0_2_address0;
    sc_out< sc_logic > ifm_buff0_2_ce0;
    sc_out< sc_logic > ifm_buff0_2_we0;
    sc_out< sc_lv<32> > ifm_buff0_2_d0;
    sc_out< sc_lv<6> > ifm_buff0_3_address0;
    sc_out< sc_logic > ifm_buff0_3_ce0;
    sc_out< sc_logic > ifm_buff0_3_we0;
    sc_out< sc_lv<32> > ifm_buff0_3_d0;
    sc_out< sc_lv<6> > ifm_buff0_4_address0;
    sc_out< sc_logic > ifm_buff0_4_ce0;
    sc_out< sc_logic > ifm_buff0_4_we0;
    sc_out< sc_lv<32> > ifm_buff0_4_d0;
    sc_out< sc_lv<6> > ifm_buff0_5_address0;
    sc_out< sc_logic > ifm_buff0_5_ce0;
    sc_out< sc_logic > ifm_buff0_5_we0;
    sc_out< sc_lv<32> > ifm_buff0_5_d0;
    sc_out< sc_lv<6> > ifm_buff0_6_address0;
    sc_out< sc_logic > ifm_buff0_6_ce0;
    sc_out< sc_logic > ifm_buff0_6_we0;
    sc_out< sc_lv<32> > ifm_buff0_6_d0;
    sc_out< sc_lv<6> > ifm_buff0_7_address0;
    sc_out< sc_logic > ifm_buff0_7_ce0;
    sc_out< sc_logic > ifm_buff0_7_we0;
    sc_out< sc_lv<32> > ifm_buff0_7_d0;
    sc_out< sc_lv<6> > ifm_buff0_8_address0;
    sc_out< sc_logic > ifm_buff0_8_ce0;
    sc_out< sc_logic > ifm_buff0_8_we0;
    sc_out< sc_lv<32> > ifm_buff0_8_d0;
    sc_out< sc_lv<6> > ifm_buff0_9_address0;
    sc_out< sc_logic > ifm_buff0_9_ce0;
    sc_out< sc_logic > ifm_buff0_9_we0;
    sc_out< sc_lv<32> > ifm_buff0_9_d0;
    sc_out< sc_lv<6> > ifm_buff0_10_address0;
    sc_out< sc_logic > ifm_buff0_10_ce0;
    sc_out< sc_logic > ifm_buff0_10_we0;
    sc_out< sc_lv<32> > ifm_buff0_10_d0;
    sc_out< sc_lv<6> > ifm_buff0_11_address0;
    sc_out< sc_logic > ifm_buff0_11_ce0;
    sc_out< sc_logic > ifm_buff0_11_we0;
    sc_out< sc_lv<32> > ifm_buff0_11_d0;
    sc_out< sc_lv<6> > ifm_buff0_12_address0;
    sc_out< sc_logic > ifm_buff0_12_ce0;
    sc_out< sc_logic > ifm_buff0_12_we0;
    sc_out< sc_lv<32> > ifm_buff0_12_d0;
    sc_out< sc_lv<6> > ifm_buff0_13_address0;
    sc_out< sc_logic > ifm_buff0_13_ce0;
    sc_out< sc_logic > ifm_buff0_13_we0;
    sc_out< sc_lv<32> > ifm_buff0_13_d0;
    sc_out< sc_lv<6> > ifm_buff0_14_address0;
    sc_out< sc_logic > ifm_buff0_14_ce0;
    sc_out< sc_logic > ifm_buff0_14_we0;
    sc_out< sc_lv<32> > ifm_buff0_14_d0;
    sc_out< sc_lv<6> > ifm_buff0_15_address0;
    sc_out< sc_logic > ifm_buff0_15_ce0;
    sc_out< sc_logic > ifm_buff0_15_we0;
    sc_out< sc_lv<32> > ifm_buff0_15_d0;
    sc_in< sc_lv<32> > cifm_counter_read;
    sc_in< sc_logic > enable;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    write_row_ifm(sc_module_name name);
    SC_HAS_PROCESS(write_row_ifm);

    ~write_row_ifm();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > cifm_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln61_fu_394_p2;
    sc_signal< sc_lv<1> > enable_read_read_fu_142_p2;
    sc_signal< sc_lv<32> > add_ln61_fu_388_p2;
    sc_signal< sc_lv<32> > add_ln61_reg_669;
    sc_signal< sc_lv<6> > j_fu_400_p2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<6> > j_0_reg_368;
    sc_signal< sc_lv<32> > ap_phi_mux_cifm_counter_1_phi_fu_382_p4;
    sc_signal< sc_lv<32> > cifm_counter_1_reg_379;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > zext_ln64_fu_415_p1;
    sc_signal< sc_lv<32> > trunc_ln64_fu_406_p1;
    sc_signal< sc_lv<32> > cifm_a1_load_new6_fu_435_p4;
    sc_signal< sc_lv<32> > cifm_a2_load_new_fu_450_p4;
    sc_signal< sc_lv<32> > cifm_a3_load_new_fu_465_p4;
    sc_signal< sc_lv<32> > cifm_a4_load_new_fu_480_p4;
    sc_signal< sc_lv<32> > cifm_a5_load_new_fu_495_p4;
    sc_signal< sc_lv<32> > cifm_a6_load_new_fu_510_p4;
    sc_signal< sc_lv<32> > cifm_a7_load_new_fu_525_p4;
    sc_signal< sc_lv<32> > cifm_a8_load_new_fu_540_p4;
    sc_signal< sc_lv<32> > cifm_a9_load_new_fu_555_p4;
    sc_signal< sc_lv<32> > cifm_a10_load_new_fu_570_p4;
    sc_signal< sc_lv<32> > cifm_a11_load_new_fu_585_p4;
    sc_signal< sc_lv<32> > cifm_a12_load_new_fu_600_p4;
    sc_signal< sc_lv<32> > cifm_a13_load_new_fu_615_p4;
    sc_signal< sc_lv<32> > cifm_a14_load_new_fu_630_p4;
    sc_signal< sc_lv<32> > cifm_a15_load_new_fu_645_p4;
    sc_signal< sc_lv<32> > ap_return_preg;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<6> ap_const_lv6_3A;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_15F;
    static const sc_lv<32> ap_const_lv32_160;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_19F;
    static const sc_lv<32> ap_const_lv32_1A0;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1DF;
    static const sc_lv<32> ap_const_lv32_1E0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln61_fu_388_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_cifm_counter_1_phi_fu_382_p4();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_cifm_TDATA_blk_n();
    void thread_cifm_TREADY();
    void thread_cifm_a10_load_new_fu_570_p4();
    void thread_cifm_a11_load_new_fu_585_p4();
    void thread_cifm_a12_load_new_fu_600_p4();
    void thread_cifm_a13_load_new_fu_615_p4();
    void thread_cifm_a14_load_new_fu_630_p4();
    void thread_cifm_a15_load_new_fu_645_p4();
    void thread_cifm_a1_load_new6_fu_435_p4();
    void thread_cifm_a2_load_new_fu_450_p4();
    void thread_cifm_a3_load_new_fu_465_p4();
    void thread_cifm_a4_load_new_fu_480_p4();
    void thread_cifm_a5_load_new_fu_495_p4();
    void thread_cifm_a6_load_new_fu_510_p4();
    void thread_cifm_a7_load_new_fu_525_p4();
    void thread_cifm_a8_load_new_fu_540_p4();
    void thread_cifm_a9_load_new_fu_555_p4();
    void thread_enable_read_read_fu_142_p2();
    void thread_icmp_ln61_fu_394_p2();
    void thread_ifm_buff0_0_address0();
    void thread_ifm_buff0_0_ce0();
    void thread_ifm_buff0_0_d0();
    void thread_ifm_buff0_0_we0();
    void thread_ifm_buff0_10_address0();
    void thread_ifm_buff0_10_ce0();
    void thread_ifm_buff0_10_d0();
    void thread_ifm_buff0_10_we0();
    void thread_ifm_buff0_11_address0();
    void thread_ifm_buff0_11_ce0();
    void thread_ifm_buff0_11_d0();
    void thread_ifm_buff0_11_we0();
    void thread_ifm_buff0_12_address0();
    void thread_ifm_buff0_12_ce0();
    void thread_ifm_buff0_12_d0();
    void thread_ifm_buff0_12_we0();
    void thread_ifm_buff0_13_address0();
    void thread_ifm_buff0_13_ce0();
    void thread_ifm_buff0_13_d0();
    void thread_ifm_buff0_13_we0();
    void thread_ifm_buff0_14_address0();
    void thread_ifm_buff0_14_ce0();
    void thread_ifm_buff0_14_d0();
    void thread_ifm_buff0_14_we0();
    void thread_ifm_buff0_15_address0();
    void thread_ifm_buff0_15_ce0();
    void thread_ifm_buff0_15_d0();
    void thread_ifm_buff0_15_we0();
    void thread_ifm_buff0_1_address0();
    void thread_ifm_buff0_1_ce0();
    void thread_ifm_buff0_1_d0();
    void thread_ifm_buff0_1_we0();
    void thread_ifm_buff0_2_address0();
    void thread_ifm_buff0_2_ce0();
    void thread_ifm_buff0_2_d0();
    void thread_ifm_buff0_2_we0();
    void thread_ifm_buff0_3_address0();
    void thread_ifm_buff0_3_ce0();
    void thread_ifm_buff0_3_d0();
    void thread_ifm_buff0_3_we0();
    void thread_ifm_buff0_4_address0();
    void thread_ifm_buff0_4_ce0();
    void thread_ifm_buff0_4_d0();
    void thread_ifm_buff0_4_we0();
    void thread_ifm_buff0_5_address0();
    void thread_ifm_buff0_5_ce0();
    void thread_ifm_buff0_5_d0();
    void thread_ifm_buff0_5_we0();
    void thread_ifm_buff0_6_address0();
    void thread_ifm_buff0_6_ce0();
    void thread_ifm_buff0_6_d0();
    void thread_ifm_buff0_6_we0();
    void thread_ifm_buff0_7_address0();
    void thread_ifm_buff0_7_ce0();
    void thread_ifm_buff0_7_d0();
    void thread_ifm_buff0_7_we0();
    void thread_ifm_buff0_8_address0();
    void thread_ifm_buff0_8_ce0();
    void thread_ifm_buff0_8_d0();
    void thread_ifm_buff0_8_we0();
    void thread_ifm_buff0_9_address0();
    void thread_ifm_buff0_9_ce0();
    void thread_ifm_buff0_9_d0();
    void thread_ifm_buff0_9_we0();
    void thread_j_fu_400_p2();
    void thread_trunc_ln64_fu_406_p1();
    void thread_zext_ln64_fu_415_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
