<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Codice Sistemi Embedded: arch_imp Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Codice Sistemi Embedded
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="classGPIO__v1__0__S00__AXI.html">GPIO_v1_0_S00_AXI</a></li><li class="navelem"><a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html">arch_imp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Signals">Signals</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Aliases">Aliases</a> &#124;
<a href="#Components">Components</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">arch_imp Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a655ff15956b68ed88b52a952f269c553"><td class="memItemLeft" align="right" valign="top"><a id="a655ff15956b68ed88b52a952f269c553"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a655ff15956b68ed88b52a952f269c553">PROCESS_0</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a973f7a24b3f37478f610ab542f0e5086"><td class="memItemLeft" align="right" valign="top"><a id="a973f7a24b3f37478f610ab542f0e5086"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a973f7a24b3f37478f610ab542f0e5086">PROCESS_1</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5625666cb3140d01797433f2f6d93982"><td class="memItemLeft" align="right" valign="top"><a id="a5625666cb3140d01797433f2f6d93982"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a5625666cb3140d01797433f2f6d93982">PROCESS_2</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a4bfd183cdd84fed1accdc6dcabc8fc3c"><td class="memItemLeft" align="right" valign="top"><a id="a4bfd183cdd84fed1accdc6dcabc8fc3c"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a4bfd183cdd84fed1accdc6dcabc8fc3c">PROCESS_3</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a78c6c876515e14c79fe38dcb286ce0f1"><td class="memItemLeft" align="right" valign="top"><a id="a78c6c876515e14c79fe38dcb286ce0f1"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a78c6c876515e14c79fe38dcb286ce0f1">PROCESS_4</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:aeef87657fc8d27430790f1e6088ab81f"><td class="memItemLeft" align="right" valign="top"><a id="aeef87657fc8d27430790f1e6088ab81f"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#aeef87657fc8d27430790f1e6088ab81f">PROCESS_5</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a7390c9b34974c278e7646b784061d076"><td class="memItemLeft" align="right" valign="top"><a id="a7390c9b34974c278e7646b784061d076"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a7390c9b34974c278e7646b784061d076">PROCESS_6</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a7eca128197092fa81fcaaba67313360f"><td class="memItemLeft" align="right" valign="top"><a id="a7eca128197092fa81fcaaba67313360f"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a7eca128197092fa81fcaaba67313360f">PROCESS_7</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">slv_reg0</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg1</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">gpio_read</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg3</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg4</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg5</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">status_reg_out</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg7_out</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axi_araddr</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">S_AXI_ARESETN</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg_rden</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a45eef1701e94703c5a3cf169c02e5e2c"><td class="memItemLeft" align="right" valign="top"><a id="a45eef1701e94703c5a3cf169c02e5e2c"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a45eef1701e94703c5a3cf169c02e5e2c">PROCESS_8</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a29a70265aec87dff63669cc686cdd7b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a29a70265aec87dff63669cc686cdd7b6">gpio_read_sampling</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">gpio_read</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a29a70265aec87dff63669cc686cdd7b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Campiona i segnali di cui si vuole verificare la generazione di un interrupt.  <a href="#a29a70265aec87dff63669cc686cdd7b6"></a><br /></td></tr>
<tr class="memitem:a27a13ac4e8c3307360aa906035c2e140"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a27a13ac4e8c3307360aa906035c2e140">intr_pending</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">change_detected</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ack_intr</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">pending_intr_tmp</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a27a13ac4e8c3307360aa906035c2e140"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gestisce il registro pending.  <a href="#a27a13ac4e8c3307360aa906035c2e140"></a><br /></td></tr>
<tr class="memitem:ad49f0dfc577739899b90a7243c22a1cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#ad49f0dfc577739899b90a7243c22a1cd">inst_irq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">pending_intr</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">global_intr</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:ad49f0dfc577739899b90a7243c22a1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disabilita l' interrupt nel caso di reset del bus e tiene alto il segnale di interrupt finch√® rimane pendente.  <a href="#ad49f0dfc577739899b90a7243c22a1cd"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a7f7f55a1fb49e8857e13928560e7c192"><td class="memItemLeft" align="right" valign="top"><a id="a7f7f55a1fb49e8857e13928560e7c192"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a7f7f55a1fb49e8857e13928560e7c192">GPIO_Array</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a92f00d1b43f901f1bf5684d1e79aab84"><td class="memItemLeft" align="right" valign="top"><a id="a92f00d1b43f901f1bf5684d1e79aab84"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">ADDR_LSB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a913a8d777fcc731ba920264a143ec91f"><td class="memItemLeft" align="right" valign="top"><a id="a913a8d777fcc731ba920264a143ec91f"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a913a8d777fcc731ba920264a143ec91f">OPT_MEM_ADDR_BITS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:ac022af52d7126cf515130cdd10e089fc"><td class="memItemLeft" align="right" valign="top"><a id="ac022af52d7126cf515130cdd10e089fc"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#ac022af52d7126cf515130cdd10e089fc">axi_awaddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abe920675e5bffe2b708237782acd713d"><td class="memItemLeft" align="right" valign="top"><a id="abe920675e5bffe2b708237782acd713d"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#abe920675e5bffe2b708237782acd713d">axi_awready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a65364960779319dfc2c67e7d943d0499"><td class="memItemLeft" align="right" valign="top"><a id="a65364960779319dfc2c67e7d943d0499"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a65364960779319dfc2c67e7d943d0499">axi_wready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae5e5ea90e34af927db9507875d261a1a"><td class="memItemLeft" align="right" valign="top"><a id="ae5e5ea90e34af927db9507875d261a1a"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#ae5e5ea90e34af927db9507875d261a1a">axi_bresp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af832611b20471b9b894f1c7b2a610c42"><td class="memItemLeft" align="right" valign="top"><a id="af832611b20471b9b894f1c7b2a610c42"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#af832611b20471b9b894f1c7b2a610c42">axi_bvalid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7021e05b2835d54b416f8f625294c281"><td class="memItemLeft" align="right" valign="top"><a id="a7021e05b2835d54b416f8f625294c281"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a7021e05b2835d54b416f8f625294c281">axi_araddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a69962da3d056f22a65685a15fdeb4e0f"><td class="memItemLeft" align="right" valign="top"><a id="a69962da3d056f22a65685a15fdeb4e0f"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a69962da3d056f22a65685a15fdeb4e0f">axi_arready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3822d29533f13edfb2a908f59a3081b1"><td class="memItemLeft" align="right" valign="top"><a id="a3822d29533f13edfb2a908f59a3081b1"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a3822d29533f13edfb2a908f59a3081b1">axi_rdata</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6baf9b64b80d0ea1576fcafcd288fc59"><td class="memItemLeft" align="right" valign="top"><a id="a6baf9b64b80d0ea1576fcafcd288fc59"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a6baf9b64b80d0ea1576fcafcd288fc59">axi_rresp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac3dce2b96763a673bcda9c9fb42441c5"><td class="memItemLeft" align="right" valign="top"><a id="ac3dce2b96763a673bcda9c9fb42441c5"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#ac3dce2b96763a673bcda9c9fb42441c5">axi_rvalid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a52fdf4398e0f6f02e57f0ab80bb67ff4"><td class="memItemLeft" align="right" valign="top"><a id="a52fdf4398e0f6f02e57f0ab80bb67ff4"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a52fdf4398e0f6f02e57f0ab80bb67ff4">slv_reg0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad9e3a15a02164e683bd486c5cd44a926"><td class="memItemLeft" align="right" valign="top"><a id="ad9e3a15a02164e683bd486c5cd44a926"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#ad9e3a15a02164e683bd486c5cd44a926">slv_reg1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:accb647acc7cb43cdd6903d41ec61ad1a"><td class="memItemLeft" align="right" valign="top"><a id="accb647acc7cb43cdd6903d41ec61ad1a"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#accb647acc7cb43cdd6903d41ec61ad1a">slv_reg2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac96ceac1866c548c7768285cab3dfcb0"><td class="memItemLeft" align="right" valign="top"><a id="ac96ceac1866c548c7768285cab3dfcb0"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#ac96ceac1866c548c7768285cab3dfcb0">slv_reg3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7954068333cb2080454f5c2a23df04bc"><td class="memItemLeft" align="right" valign="top"><a id="a7954068333cb2080454f5c2a23df04bc"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a7954068333cb2080454f5c2a23df04bc">slv_reg4</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a78a0f35adb9bbf4ce58029b0a283d3aa"><td class="memItemLeft" align="right" valign="top"><a id="a78a0f35adb9bbf4ce58029b0a283d3aa"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a78a0f35adb9bbf4ce58029b0a283d3aa">slv_reg5</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3e3a6e11382feee5c521e5f9342f0c19"><td class="memItemLeft" align="right" valign="top"><a id="a3e3a6e11382feee5c521e5f9342f0c19"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a3e3a6e11382feee5c521e5f9342f0c19">slv_reg6</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4db081b9cc40923a0e3e18084112aee0"><td class="memItemLeft" align="right" valign="top"><a id="a4db081b9cc40923a0e3e18084112aee0"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a4db081b9cc40923a0e3e18084112aee0">slv_reg7</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8406f2a62af6b0e3ec60254fb498b3d8"><td class="memItemLeft" align="right" valign="top"><a id="a8406f2a62af6b0e3ec60254fb498b3d8"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a8406f2a62af6b0e3ec60254fb498b3d8">slv_reg7_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a926db8eeef0238555606fd62a7a560c9"><td class="memItemLeft" align="right" valign="top"><a id="a926db8eeef0238555606fd62a7a560c9"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a926db8eeef0238555606fd62a7a560c9">slv_reg_rden</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aad4e436bcbbc19fe53c2ec05286f1fd3"><td class="memItemLeft" align="right" valign="top"><a id="aad4e436bcbbc19fe53c2ec05286f1fd3"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#aad4e436bcbbc19fe53c2ec05286f1fd3">slv_reg_wren</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa3772389d05ea4ed4ef3659c59ecc979"><td class="memItemLeft" align="right" valign="top"><a id="aa3772389d05ea4ed4ef3659c59ecc979"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#aa3772389d05ea4ed4ef3659c59ecc979">reg_data_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac6ee69e440f203370b48953fe931a36c"><td class="memItemLeft" align="right" valign="top"><a id="ac6ee69e440f203370b48953fe931a36c"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#ac6ee69e440f203370b48953fe931a36c">byte_index</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">integer</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:affd63c0fc94483c7ef4788ed826c6787"><td class="memItemLeft" align="right" valign="top"><a id="affd63c0fc94483c7ef4788ed826c6787"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#affd63c0fc94483c7ef4788ed826c6787">aw_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0a5688bf771f7f78b70bcdaa84c30de3"><td class="memItemLeft" align="right" valign="top"><a id="a0a5688bf771f7f78b70bcdaa84c30de3"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a0a5688bf771f7f78b70bcdaa84c30de3">gpio_read</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a089ba40f1db66f86ef3f03529c16adaa"><td class="memItemLeft" align="right" valign="top"><a id="a089ba40f1db66f86ef3f03529c16adaa"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a089ba40f1db66f86ef3f03529c16adaa">status_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0bf0e620e2340340488f0616eae3242a"><td class="memItemLeft" align="right" valign="top"><a id="a0bf0e620e2340340488f0616eae3242a"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a0bf0e620e2340340488f0616eae3242a">pending_intr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">width</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1918d0075c0c68a8852c4a95d58a7d0b"><td class="memItemLeft" align="right" valign="top"><a id="a1918d0075c0c68a8852c4a95d58a7d0b"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a1918d0075c0c68a8852c4a95d58a7d0b">pending_intr_tmp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">width</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a40bebf8f02667c42274d10689286fdbd"><td class="memItemLeft" align="right" valign="top"><a id="a40bebf8f02667c42274d10689286fdbd"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a40bebf8f02667c42274d10689286fdbd">changed_bits</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">width</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abbf01ed939d4259b9f5cd1da3bf8c81d"><td class="memItemLeft" align="right" valign="top"><a id="abbf01ed939d4259b9f5cd1da3bf8c81d"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#abbf01ed939d4259b9f5cd1da3bf8c81d">last_stage</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">width</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0d3a1f6396a5b16ea1ae6e06e9af061e"><td class="memItemLeft" align="right" valign="top"><a id="a0d3a1f6396a5b16ea1ae6e06e9af061e"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a0d3a1f6396a5b16ea1ae6e06e9af061e">current_stage</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">width</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aab51abc2eb680c6f972e0d63ab4fc591"><td class="memItemLeft" align="right" valign="top"><a id="aab51abc2eb680c6f972e0d63ab4fc591"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#aab51abc2eb680c6f972e0d63ab4fc591">change_detected</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a4cbd4768605eabd1ee23cba96408de9b"><td class="memItemLeft" align="right" valign="top"><a id="a4cbd4768605eabd1ee23cba96408de9b"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a4cbd4768605eabd1ee23cba96408de9b">inst_gpio_array</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>gpio_array</b>  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Aliases"></a>
Aliases</h2></td></tr>
 <tr class="memitem:a0a26b5213efecf21cdc309cfcf0afa28"><td class="memItemLeft" align="right" valign="top"><a id="a0a26b5213efecf21cdc309cfcf0afa28"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a0a26b5213efecf21cdc309cfcf0afa28">global_intr</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar">slv_reg3</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9ed34406081836f02143766c7416a4ec"><td class="memItemLeft" align="right" valign="top"><a id="a9ed34406081836f02143766c7416a4ec"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a9ed34406081836f02143766c7416a4ec">intr_mask</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">width</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar">slv_reg4</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">width</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0d3233e5bd28024e266252af0b862923"><td class="memItemLeft" align="right" valign="top"><a id="a0d3233e5bd28024e266252af0b862923"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a0d3233e5bd28024e266252af0b862923">ack_intr</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">width</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar">slv_reg7</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">width</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a944e1262283a6b801ed6f23dccd90348"><td class="memItemLeft" align="right" valign="top"><a id="a944e1262283a6b801ed6f23dccd90348"></a>
<a class="el" href="classGPIO__v1__0__S00__AXI_1_1arch__imp.html#a944e1262283a6b801ed6f23dccd90348">gpio_enable</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">width</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar">slv_reg0</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">width</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
</table>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a29a70265aec87dff63669cc686cdd7b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29a70265aec87dff63669cc686cdd7b6">&#9670;&nbsp;</a></span>gpio_read_sampling()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gpio_read_sampling </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>S_AXI_ACLK</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>gpio_read</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Campiona i segnali di cui si vuole verificare la generazione di un interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">S_AXI_ACLK</td><td>clock del bus AXI </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">gpio_read</td><td>segnale da campionare </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad49f0dfc577739899b90a7243c22a1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad49f0dfc577739899b90a7243c22a1cd">&#9670;&nbsp;</a></span>inst_irq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> inst_irq</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">pending_intr</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">global_intr</span><span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Disabilita l' interrupt nel caso di reset del bus e tiene alto il segnale di interrupt finch√® rimane pendente. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">S_AXI_ACLK</td><td>clock del bus AXI </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pending_intr</td><td>registro che identifica le interruzioni pendenti </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a27a13ac4e8c3307360aa906035c2e140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a13ac4e8c3307360aa906035c2e140">&#9670;&nbsp;</a></span>intr_pending()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> intr_pending</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">change_detected</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">ack_intr</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">pending_intr_tmp</span><span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Gestisce il registro pending. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">S_AXI_ACLK</td><td>clock del bus AXI </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">change_detected</td><td>identifica l' avvenimento dell' interruput su un segnale abilitato </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ack_intr</td><td>cattura un segnale di ack generato dal driver che gestisce l' eccezione </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/media/saverio/OS/Users/Saverio/Desktop/SE/git/codici_da_mandare/FPGA/GPIO/Hardware/GPIO_1.0/hdl/<a class="el" href="GPIO__v1__0__S00__AXI_8vhd.html">GPIO_v1_0_S00_AXI.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
