Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CountOnes.prj"

---- Target Parameters
Target Device                      : XC9500 CPLDs
Output File Name                   : "CountOnes.ngc"

---- Source Options
Top Module Name                    : CountOnes

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/chrwa634/TSEA22/Lab3/Lab4_2/CountOnes.vhd" in Library work.
Entity <countones> compiled.
Entity <countones> (Architecture <behav>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CountOnes> in library <work> (architecture <behav>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CountOnes> in library <work> (Architecture <behav>).
INFO:Xst:1561 - "/home/chrwa634/TSEA22/Lab3/Lab4_2/CountOnes.vhd" line 121: Mux is complete : default of case is discarded
Entity <CountOnes> analyzed. Unit <CountOnes> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CountOnes>.
    Related source file is "/home/chrwa634/TSEA22/Lab3/Lab4_2/CountOnes.vhd".
    Found 16x4-bit ROM for signal <amount_of_zero>.
    Found 1-bit register for signal <LED>.
    Found 1-bit register for signal <ce>.
    Found 4-bit register for signal <counter_address>.
    Found 4-bit adder for signal <counter_address$addsub0000> created at line 81.
    Found 4-bit register for signal <counter_hundred>.
    Found 4-bit adder for signal <counter_hundred$addsub0000> created at line 183.
    Found 5-bit register for signal <counter_stop>.
    Found 5-bit adder for signal <counter_stop$addsub0000> created at line 49.
    Found 4-bit register for signal <counter_tenth>.
    Found 4-bit adder for signal <counter_tenth$addsub0000> created at line 162.
    Found 4-bit register for signal <counter_unit>.
    Found 4-bit adder for signal <counter_unit$add0000> created at line 135.
    Found 4-bit subtractor for signal <counter_unit$addsub0000>.
    Found 4-bit adder for signal <counter_unit$addsub0001> created at line 136.
    Found 4-bit comparator greater for signal <counter_unit$cmp_gt0000> created at line 135.
    Found 1-bit register for signal <rco_address>.
    Found 1-bit register for signal <rco_tenth>.
    Found 1-bit register for signal <rco_unit>.
    Found 1-bit register for signal <startknapp_old>.
    Found 1-bit register for signal <zero_old>.
    Summary:
	inferred   1 ROM(s).
	inferred   7 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <CountOnes> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 5
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
# Registers                                            : 12
 1-bit register                                        : 7
 4-bit register                                        : 4
 5-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 5
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
# Registers                                            : 7
 Flip-Flops                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CountOnes> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : CountOnes.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no
Target Technology                  : XC9500 CPLDs

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 296
#      AND2                        : 122
#      AND3                        : 7
#      AND4                        : 2
#      AND5                        : 1
#      INV                         : 84
#      OR2                         : 45
#      OR3                         : 3
#      XOR2                        : 32
# FlipFlops/Latches                : 28
#      FD                          : 3
#      FDC                         : 25
# IO Buffers                       : 26
#      IBUF                        : 7
#      OBUF                        : 19
=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.11 secs
 
--> 


Total memory usage is 606120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

