// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub_ln1116,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_4_address1,
        x_4_ce1,
        x_4_q1,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_5_address1,
        x_5_ce1,
        x_5_q1,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_6_address1,
        x_6_ce1,
        x_6_q1,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_7_address1,
        x_7_ce1,
        x_7_q1,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_8_address1,
        x_8_ce1,
        x_8_q1,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_9_address1,
        x_9_ce1,
        x_9_q1,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_10_address1,
        x_10_ce1,
        x_10_q1,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_11_address1,
        x_11_ce1,
        x_11_q1,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_12_address1,
        x_12_ce1,
        x_12_q1,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_13_address1,
        x_13_ce1,
        x_13_q1,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_14_address1,
        x_14_ce1,
        x_14_q1,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_15_address1,
        x_15_ce1,
        x_15_q1,
        partial_max_23_out,
        partial_max_23_out_ap_vld,
        partial_max_22_out,
        partial_max_22_out_ap_vld,
        partial_max_21_out,
        partial_max_21_out_ap_vld,
        partial_max_20_out,
        partial_max_20_out_ap_vld,
        partial_max_19_out,
        partial_max_19_out_ap_vld,
        partial_max_18_out,
        partial_max_18_out_ap_vld,
        partial_max_17_out,
        partial_max_17_out_ap_vld,
        partial_max_16_out,
        partial_max_16_out_ap_vld,
        partial_max_15_out,
        partial_max_15_out_ap_vld,
        partial_max_14_out,
        partial_max_14_out_ap_vld,
        partial_max_13_out,
        partial_max_13_out_ap_vld,
        partial_max_12_out,
        partial_max_12_out_ap_vld,
        partial_max_11_out,
        partial_max_11_out_ap_vld,
        partial_max_10_out,
        partial_max_10_out_ap_vld,
        partial_max_9_out,
        partial_max_9_out_ap_vld,
        partial_max_8_out,
        partial_max_8_out_ap_vld,
        partial_max_7_out,
        partial_max_7_out_ap_vld,
        partial_max_6_out,
        partial_max_6_out_ap_vld,
        partial_max_5_out,
        partial_max_5_out_ap_vld,
        partial_max_4_out,
        partial_max_4_out_ap_vld,
        partial_max_3_out,
        partial_max_3_out_ap_vld,
        partial_max_2_out,
        partial_max_2_out_ap_vld,
        partial_max_1_out,
        partial_max_1_out_ap_vld,
        partial_max_out,
        partial_max_out_ap_vld,
        grp_fmaxf_fu_1465_p_din1,
        grp_fmaxf_fu_1465_p_din2,
        grp_fmaxf_fu_1465_p_dout0,
        grp_fmaxf_fu_1465_p_ready,
        grp_fmaxf_fu_1471_p_din1,
        grp_fmaxf_fu_1471_p_din2,
        grp_fmaxf_fu_1471_p_dout0,
        grp_fmaxf_fu_1471_p_ready
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] sub_ln1116;
output  [11:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [11:0] x_0_address1;
output   x_0_ce1;
input  [31:0] x_0_q1;
output  [11:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [11:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [11:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [11:0] x_2_address1;
output   x_2_ce1;
input  [31:0] x_2_q1;
output  [11:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [11:0] x_3_address1;
output   x_3_ce1;
input  [31:0] x_3_q1;
output  [11:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [11:0] x_4_address1;
output   x_4_ce1;
input  [31:0] x_4_q1;
output  [11:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [11:0] x_5_address1;
output   x_5_ce1;
input  [31:0] x_5_q1;
output  [11:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [11:0] x_6_address1;
output   x_6_ce1;
input  [31:0] x_6_q1;
output  [11:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [11:0] x_7_address1;
output   x_7_ce1;
input  [31:0] x_7_q1;
output  [11:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [11:0] x_8_address1;
output   x_8_ce1;
input  [31:0] x_8_q1;
output  [11:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [11:0] x_9_address1;
output   x_9_ce1;
input  [31:0] x_9_q1;
output  [11:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [11:0] x_10_address1;
output   x_10_ce1;
input  [31:0] x_10_q1;
output  [11:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [11:0] x_11_address1;
output   x_11_ce1;
input  [31:0] x_11_q1;
output  [11:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [11:0] x_12_address1;
output   x_12_ce1;
input  [31:0] x_12_q1;
output  [11:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [11:0] x_13_address1;
output   x_13_ce1;
input  [31:0] x_13_q1;
output  [11:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [11:0] x_14_address1;
output   x_14_ce1;
input  [31:0] x_14_q1;
output  [11:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [11:0] x_15_address1;
output   x_15_ce1;
input  [31:0] x_15_q1;
output  [31:0] partial_max_23_out;
output   partial_max_23_out_ap_vld;
output  [31:0] partial_max_22_out;
output   partial_max_22_out_ap_vld;
output  [31:0] partial_max_21_out;
output   partial_max_21_out_ap_vld;
output  [31:0] partial_max_20_out;
output   partial_max_20_out_ap_vld;
output  [31:0] partial_max_19_out;
output   partial_max_19_out_ap_vld;
output  [31:0] partial_max_18_out;
output   partial_max_18_out_ap_vld;
output  [31:0] partial_max_17_out;
output   partial_max_17_out_ap_vld;
output  [31:0] partial_max_16_out;
output   partial_max_16_out_ap_vld;
output  [31:0] partial_max_15_out;
output   partial_max_15_out_ap_vld;
output  [31:0] partial_max_14_out;
output   partial_max_14_out_ap_vld;
output  [31:0] partial_max_13_out;
output   partial_max_13_out_ap_vld;
output  [31:0] partial_max_12_out;
output   partial_max_12_out_ap_vld;
output  [31:0] partial_max_11_out;
output   partial_max_11_out_ap_vld;
output  [31:0] partial_max_10_out;
output   partial_max_10_out_ap_vld;
output  [31:0] partial_max_9_out;
output   partial_max_9_out_ap_vld;
output  [31:0] partial_max_8_out;
output   partial_max_8_out_ap_vld;
output  [31:0] partial_max_7_out;
output   partial_max_7_out_ap_vld;
output  [31:0] partial_max_6_out;
output   partial_max_6_out_ap_vld;
output  [31:0] partial_max_5_out;
output   partial_max_5_out_ap_vld;
output  [31:0] partial_max_4_out;
output   partial_max_4_out_ap_vld;
output  [31:0] partial_max_3_out;
output   partial_max_3_out_ap_vld;
output  [31:0] partial_max_2_out;
output   partial_max_2_out_ap_vld;
output  [31:0] partial_max_1_out;
output   partial_max_1_out_ap_vld;
output  [31:0] partial_max_out;
output   partial_max_out_ap_vld;
output  [31:0] grp_fmaxf_fu_1465_p_din1;
output  [31:0] grp_fmaxf_fu_1465_p_din2;
input  [31:0] grp_fmaxf_fu_1465_p_dout0;
input   grp_fmaxf_fu_1465_p_ready;
output  [31:0] grp_fmaxf_fu_1471_p_din1;
output  [31:0] grp_fmaxf_fu_1471_p_din2;
input  [31:0] grp_fmaxf_fu_1471_p_dout0;
input   grp_fmaxf_fu_1471_p_ready;

reg ap_idle;
reg x_0_ce0;
reg x_0_ce1;
reg x_1_ce0;
reg x_1_ce1;
reg x_2_ce0;
reg x_2_ce1;
reg x_3_ce0;
reg x_3_ce1;
reg x_4_ce0;
reg x_4_ce1;
reg x_5_ce0;
reg x_5_ce1;
reg x_6_ce0;
reg x_6_ce1;
reg x_7_ce0;
reg x_7_ce1;
reg x_8_ce0;
reg x_8_ce1;
reg x_9_ce0;
reg x_9_ce1;
reg x_10_ce0;
reg x_10_ce1;
reg x_11_ce0;
reg x_11_ce1;
reg x_12_ce0;
reg x_12_ce1;
reg x_13_ce0;
reg x_13_ce1;
reg x_14_ce0;
reg x_14_ce1;
reg x_15_ce0;
reg x_15_ce1;
reg partial_max_23_out_ap_vld;
reg partial_max_22_out_ap_vld;
reg partial_max_21_out_ap_vld;
reg partial_max_20_out_ap_vld;
reg partial_max_19_out_ap_vld;
reg partial_max_18_out_ap_vld;
reg partial_max_17_out_ap_vld;
reg partial_max_16_out_ap_vld;
reg partial_max_15_out_ap_vld;
reg partial_max_14_out_ap_vld;
reg partial_max_13_out_ap_vld;
reg partial_max_12_out_ap_vld;
reg partial_max_11_out_ap_vld;
reg partial_max_10_out_ap_vld;
reg partial_max_9_out_ap_vld;
reg partial_max_8_out_ap_vld;
reg partial_max_7_out_ap_vld;
reg partial_max_6_out_ap_vld;
reg partial_max_5_out_ap_vld;
reg partial_max_4_out_ap_vld;
reg partial_max_3_out_ap_vld;
reg partial_max_2_out_ap_vld;
reg partial_max_1_out_ap_vld;
reg partial_max_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1107_fu_1204_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln1107_reg_2115;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter1_reg;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter2_reg;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter3_reg;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter4_reg;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter5_reg;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter6_reg;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter7_reg;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter8_reg;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter9_reg;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter10_reg;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter11_reg;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter12_reg;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter13_reg;
reg   [0:0] icmp_ln1107_reg_2115_pp0_iter14_reg;
reg   [4:0] trunc_ln1_reg_2279;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter1_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter2_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter3_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter4_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter5_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter6_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter7_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter8_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter9_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter10_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter11_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter12_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter13_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter14_reg;
reg   [4:0] trunc_ln1_reg_2279_pp0_iter15_reg;
reg   [31:0] x_3_load_reg_2284;
reg   [31:0] x_4_load_reg_2289;
reg   [31:0] x_5_load_reg_2294;
reg   [31:0] x_5_load_reg_2294_pp0_iter2_reg;
reg   [31:0] x_6_load_reg_2299;
reg   [31:0] x_6_load_reg_2299_pp0_iter2_reg;
reg   [31:0] x_7_load_reg_2304;
reg   [31:0] x_7_load_reg_2304_pp0_iter2_reg;
reg   [31:0] x_7_load_reg_2304_pp0_iter3_reg;
reg   [31:0] x_8_load_reg_2309;
reg   [31:0] x_8_load_reg_2309_pp0_iter2_reg;
reg   [31:0] x_8_load_reg_2309_pp0_iter3_reg;
reg   [31:0] x_9_load_reg_2314;
reg   [31:0] x_9_load_reg_2314_pp0_iter2_reg;
reg   [31:0] x_9_load_reg_2314_pp0_iter3_reg;
reg   [31:0] x_9_load_reg_2314_pp0_iter4_reg;
reg   [31:0] x_10_load_reg_2319;
reg   [31:0] x_10_load_reg_2319_pp0_iter2_reg;
reg   [31:0] x_10_load_reg_2319_pp0_iter3_reg;
reg   [31:0] x_10_load_reg_2319_pp0_iter4_reg;
reg   [31:0] x_11_load_reg_2324;
reg   [31:0] x_11_load_reg_2324_pp0_iter2_reg;
reg   [31:0] x_11_load_reg_2324_pp0_iter3_reg;
reg   [31:0] x_11_load_reg_2324_pp0_iter4_reg;
reg   [31:0] x_11_load_reg_2324_pp0_iter5_reg;
reg   [31:0] x_12_load_reg_2329;
reg   [31:0] x_12_load_reg_2329_pp0_iter2_reg;
reg   [31:0] x_12_load_reg_2329_pp0_iter3_reg;
reg   [31:0] x_12_load_reg_2329_pp0_iter4_reg;
reg   [31:0] x_12_load_reg_2329_pp0_iter5_reg;
reg   [31:0] x_13_load_reg_2334;
reg   [31:0] x_13_load_reg_2334_pp0_iter2_reg;
reg   [31:0] x_13_load_reg_2334_pp0_iter3_reg;
reg   [31:0] x_13_load_reg_2334_pp0_iter4_reg;
reg   [31:0] x_13_load_reg_2334_pp0_iter5_reg;
reg   [31:0] x_13_load_reg_2334_pp0_iter6_reg;
reg   [31:0] x_14_load_reg_2339;
reg   [31:0] x_14_load_reg_2339_pp0_iter2_reg;
reg   [31:0] x_14_load_reg_2339_pp0_iter3_reg;
reg   [31:0] x_14_load_reg_2339_pp0_iter4_reg;
reg   [31:0] x_14_load_reg_2339_pp0_iter5_reg;
reg   [31:0] x_14_load_reg_2339_pp0_iter6_reg;
reg   [31:0] x_15_load_reg_2344;
reg   [31:0] x_15_load_reg_2344_pp0_iter2_reg;
reg   [31:0] x_15_load_reg_2344_pp0_iter3_reg;
reg   [31:0] x_15_load_reg_2344_pp0_iter4_reg;
reg   [31:0] x_15_load_reg_2344_pp0_iter5_reg;
reg   [31:0] x_15_load_reg_2344_pp0_iter6_reg;
reg   [31:0] x_15_load_reg_2344_pp0_iter7_reg;
reg   [31:0] x_0_load_1_reg_2349;
reg   [31:0] x_0_load_1_reg_2349_pp0_iter2_reg;
reg   [31:0] x_0_load_1_reg_2349_pp0_iter3_reg;
reg   [31:0] x_0_load_1_reg_2349_pp0_iter4_reg;
reg   [31:0] x_0_load_1_reg_2349_pp0_iter5_reg;
reg   [31:0] x_0_load_1_reg_2349_pp0_iter6_reg;
reg   [31:0] x_0_load_1_reg_2349_pp0_iter7_reg;
reg   [31:0] x_1_load_1_reg_2354;
reg   [31:0] x_1_load_1_reg_2354_pp0_iter2_reg;
reg   [31:0] x_1_load_1_reg_2354_pp0_iter3_reg;
reg   [31:0] x_1_load_1_reg_2354_pp0_iter4_reg;
reg   [31:0] x_1_load_1_reg_2354_pp0_iter5_reg;
reg   [31:0] x_1_load_1_reg_2354_pp0_iter6_reg;
reg   [31:0] x_1_load_1_reg_2354_pp0_iter7_reg;
reg   [31:0] x_1_load_1_reg_2354_pp0_iter8_reg;
reg   [31:0] x_2_load_1_reg_2359;
reg   [31:0] x_2_load_1_reg_2359_pp0_iter2_reg;
reg   [31:0] x_2_load_1_reg_2359_pp0_iter3_reg;
reg   [31:0] x_2_load_1_reg_2359_pp0_iter4_reg;
reg   [31:0] x_2_load_1_reg_2359_pp0_iter5_reg;
reg   [31:0] x_2_load_1_reg_2359_pp0_iter6_reg;
reg   [31:0] x_2_load_1_reg_2359_pp0_iter7_reg;
reg   [31:0] x_2_load_1_reg_2359_pp0_iter8_reg;
reg   [31:0] x_3_load_1_reg_2364;
reg   [31:0] x_3_load_1_reg_2364_pp0_iter2_reg;
reg   [31:0] x_3_load_1_reg_2364_pp0_iter3_reg;
reg   [31:0] x_3_load_1_reg_2364_pp0_iter4_reg;
reg   [31:0] x_3_load_1_reg_2364_pp0_iter5_reg;
reg   [31:0] x_3_load_1_reg_2364_pp0_iter6_reg;
reg   [31:0] x_3_load_1_reg_2364_pp0_iter7_reg;
reg   [31:0] x_3_load_1_reg_2364_pp0_iter8_reg;
reg   [31:0] x_3_load_1_reg_2364_pp0_iter9_reg;
reg   [31:0] x_4_load_1_reg_2369;
reg   [31:0] x_4_load_1_reg_2369_pp0_iter2_reg;
reg   [31:0] x_4_load_1_reg_2369_pp0_iter3_reg;
reg   [31:0] x_4_load_1_reg_2369_pp0_iter4_reg;
reg   [31:0] x_4_load_1_reg_2369_pp0_iter5_reg;
reg   [31:0] x_4_load_1_reg_2369_pp0_iter6_reg;
reg   [31:0] x_4_load_1_reg_2369_pp0_iter7_reg;
reg   [31:0] x_4_load_1_reg_2369_pp0_iter8_reg;
reg   [31:0] x_4_load_1_reg_2369_pp0_iter9_reg;
reg   [31:0] x_5_load_1_reg_2374;
reg   [31:0] x_5_load_1_reg_2374_pp0_iter2_reg;
reg   [31:0] x_5_load_1_reg_2374_pp0_iter3_reg;
reg   [31:0] x_5_load_1_reg_2374_pp0_iter4_reg;
reg   [31:0] x_5_load_1_reg_2374_pp0_iter5_reg;
reg   [31:0] x_5_load_1_reg_2374_pp0_iter6_reg;
reg   [31:0] x_5_load_1_reg_2374_pp0_iter7_reg;
reg   [31:0] x_5_load_1_reg_2374_pp0_iter8_reg;
reg   [31:0] x_5_load_1_reg_2374_pp0_iter9_reg;
reg   [31:0] x_5_load_1_reg_2374_pp0_iter10_reg;
reg   [31:0] x_6_load_1_reg_2379;
reg   [31:0] x_6_load_1_reg_2379_pp0_iter2_reg;
reg   [31:0] x_6_load_1_reg_2379_pp0_iter3_reg;
reg   [31:0] x_6_load_1_reg_2379_pp0_iter4_reg;
reg   [31:0] x_6_load_1_reg_2379_pp0_iter5_reg;
reg   [31:0] x_6_load_1_reg_2379_pp0_iter6_reg;
reg   [31:0] x_6_load_1_reg_2379_pp0_iter7_reg;
reg   [31:0] x_6_load_1_reg_2379_pp0_iter8_reg;
reg   [31:0] x_6_load_1_reg_2379_pp0_iter9_reg;
reg   [31:0] x_6_load_1_reg_2379_pp0_iter10_reg;
reg   [31:0] x_7_load_1_reg_2384;
reg   [31:0] x_7_load_1_reg_2384_pp0_iter2_reg;
reg   [31:0] x_7_load_1_reg_2384_pp0_iter3_reg;
reg   [31:0] x_7_load_1_reg_2384_pp0_iter4_reg;
reg   [31:0] x_7_load_1_reg_2384_pp0_iter5_reg;
reg   [31:0] x_7_load_1_reg_2384_pp0_iter6_reg;
reg   [31:0] x_7_load_1_reg_2384_pp0_iter7_reg;
reg   [31:0] x_7_load_1_reg_2384_pp0_iter8_reg;
reg   [31:0] x_7_load_1_reg_2384_pp0_iter9_reg;
reg   [31:0] x_7_load_1_reg_2384_pp0_iter10_reg;
reg   [31:0] x_7_load_1_reg_2384_pp0_iter11_reg;
reg   [31:0] x_8_load_1_reg_2389;
reg   [31:0] x_8_load_1_reg_2389_pp0_iter2_reg;
reg   [31:0] x_8_load_1_reg_2389_pp0_iter3_reg;
reg   [31:0] x_8_load_1_reg_2389_pp0_iter4_reg;
reg   [31:0] x_8_load_1_reg_2389_pp0_iter5_reg;
reg   [31:0] x_8_load_1_reg_2389_pp0_iter6_reg;
reg   [31:0] x_8_load_1_reg_2389_pp0_iter7_reg;
reg   [31:0] x_8_load_1_reg_2389_pp0_iter8_reg;
reg   [31:0] x_8_load_1_reg_2389_pp0_iter9_reg;
reg   [31:0] x_8_load_1_reg_2389_pp0_iter10_reg;
reg   [31:0] x_8_load_1_reg_2389_pp0_iter11_reg;
reg   [31:0] x_9_load_1_reg_2394;
reg   [31:0] x_9_load_1_reg_2394_pp0_iter2_reg;
reg   [31:0] x_9_load_1_reg_2394_pp0_iter3_reg;
reg   [31:0] x_9_load_1_reg_2394_pp0_iter4_reg;
reg   [31:0] x_9_load_1_reg_2394_pp0_iter5_reg;
reg   [31:0] x_9_load_1_reg_2394_pp0_iter6_reg;
reg   [31:0] x_9_load_1_reg_2394_pp0_iter7_reg;
reg   [31:0] x_9_load_1_reg_2394_pp0_iter8_reg;
reg   [31:0] x_9_load_1_reg_2394_pp0_iter9_reg;
reg   [31:0] x_9_load_1_reg_2394_pp0_iter10_reg;
reg   [31:0] x_9_load_1_reg_2394_pp0_iter11_reg;
reg   [31:0] x_9_load_1_reg_2394_pp0_iter12_reg;
reg   [31:0] x_10_load_1_reg_2399;
reg   [31:0] x_10_load_1_reg_2399_pp0_iter2_reg;
reg   [31:0] x_10_load_1_reg_2399_pp0_iter3_reg;
reg   [31:0] x_10_load_1_reg_2399_pp0_iter4_reg;
reg   [31:0] x_10_load_1_reg_2399_pp0_iter5_reg;
reg   [31:0] x_10_load_1_reg_2399_pp0_iter6_reg;
reg   [31:0] x_10_load_1_reg_2399_pp0_iter7_reg;
reg   [31:0] x_10_load_1_reg_2399_pp0_iter8_reg;
reg   [31:0] x_10_load_1_reg_2399_pp0_iter9_reg;
reg   [31:0] x_10_load_1_reg_2399_pp0_iter10_reg;
reg   [31:0] x_10_load_1_reg_2399_pp0_iter11_reg;
reg   [31:0] x_10_load_1_reg_2399_pp0_iter12_reg;
reg   [31:0] x_11_load_1_reg_2404;
reg   [31:0] x_11_load_1_reg_2404_pp0_iter2_reg;
reg   [31:0] x_11_load_1_reg_2404_pp0_iter3_reg;
reg   [31:0] x_11_load_1_reg_2404_pp0_iter4_reg;
reg   [31:0] x_11_load_1_reg_2404_pp0_iter5_reg;
reg   [31:0] x_11_load_1_reg_2404_pp0_iter6_reg;
reg   [31:0] x_11_load_1_reg_2404_pp0_iter7_reg;
reg   [31:0] x_11_load_1_reg_2404_pp0_iter8_reg;
reg   [31:0] x_11_load_1_reg_2404_pp0_iter9_reg;
reg   [31:0] x_11_load_1_reg_2404_pp0_iter10_reg;
reg   [31:0] x_11_load_1_reg_2404_pp0_iter11_reg;
reg   [31:0] x_11_load_1_reg_2404_pp0_iter12_reg;
reg   [31:0] x_11_load_1_reg_2404_pp0_iter13_reg;
reg   [31:0] x_12_load_1_reg_2409;
reg   [31:0] x_12_load_1_reg_2409_pp0_iter2_reg;
reg   [31:0] x_12_load_1_reg_2409_pp0_iter3_reg;
reg   [31:0] x_12_load_1_reg_2409_pp0_iter4_reg;
reg   [31:0] x_12_load_1_reg_2409_pp0_iter5_reg;
reg   [31:0] x_12_load_1_reg_2409_pp0_iter6_reg;
reg   [31:0] x_12_load_1_reg_2409_pp0_iter7_reg;
reg   [31:0] x_12_load_1_reg_2409_pp0_iter8_reg;
reg   [31:0] x_12_load_1_reg_2409_pp0_iter9_reg;
reg   [31:0] x_12_load_1_reg_2409_pp0_iter10_reg;
reg   [31:0] x_12_load_1_reg_2409_pp0_iter11_reg;
reg   [31:0] x_12_load_1_reg_2409_pp0_iter12_reg;
reg   [31:0] x_12_load_1_reg_2409_pp0_iter13_reg;
reg   [31:0] x_13_load_1_reg_2414;
reg   [31:0] x_13_load_1_reg_2414_pp0_iter2_reg;
reg   [31:0] x_13_load_1_reg_2414_pp0_iter3_reg;
reg   [31:0] x_13_load_1_reg_2414_pp0_iter4_reg;
reg   [31:0] x_13_load_1_reg_2414_pp0_iter5_reg;
reg   [31:0] x_13_load_1_reg_2414_pp0_iter6_reg;
reg   [31:0] x_13_load_1_reg_2414_pp0_iter7_reg;
reg   [31:0] x_13_load_1_reg_2414_pp0_iter8_reg;
reg   [31:0] x_13_load_1_reg_2414_pp0_iter9_reg;
reg   [31:0] x_13_load_1_reg_2414_pp0_iter10_reg;
reg   [31:0] x_13_load_1_reg_2414_pp0_iter11_reg;
reg   [31:0] x_13_load_1_reg_2414_pp0_iter12_reg;
reg   [31:0] x_13_load_1_reg_2414_pp0_iter13_reg;
reg   [31:0] x_13_load_1_reg_2414_pp0_iter14_reg;
reg   [31:0] x_14_load_1_reg_2419;
reg   [31:0] x_14_load_1_reg_2419_pp0_iter2_reg;
reg   [31:0] x_14_load_1_reg_2419_pp0_iter3_reg;
reg   [31:0] x_14_load_1_reg_2419_pp0_iter4_reg;
reg   [31:0] x_14_load_1_reg_2419_pp0_iter5_reg;
reg   [31:0] x_14_load_1_reg_2419_pp0_iter6_reg;
reg   [31:0] x_14_load_1_reg_2419_pp0_iter7_reg;
reg   [31:0] x_14_load_1_reg_2419_pp0_iter8_reg;
reg   [31:0] x_14_load_1_reg_2419_pp0_iter9_reg;
reg   [31:0] x_14_load_1_reg_2419_pp0_iter10_reg;
reg   [31:0] x_14_load_1_reg_2419_pp0_iter11_reg;
reg   [31:0] x_14_load_1_reg_2419_pp0_iter12_reg;
reg   [31:0] x_14_load_1_reg_2419_pp0_iter13_reg;
reg   [31:0] x_14_load_1_reg_2419_pp0_iter14_reg;
reg   [31:0] x_15_load_1_reg_2424;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter2_reg;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter3_reg;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter4_reg;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter5_reg;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter6_reg;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter7_reg;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter8_reg;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter9_reg;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter10_reg;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter11_reg;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter12_reg;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter13_reg;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter14_reg;
reg   [31:0] x_15_load_1_reg_2424_pp0_iter15_reg;
wire   [31:0] local_max_2_fmaxf_fu_880_ap_return;
reg   [31:0] local_max_2_reg_2429;
wire   [31:0] local_max_4_fmaxf_fu_894_ap_return;
reg   [31:0] local_max_4_reg_2434;
wire   [31:0] local_max_6_fmaxf_fu_907_ap_return;
reg   [31:0] local_max_6_reg_2439;
wire   [31:0] local_max_8_fmaxf_fu_920_ap_return;
reg   [31:0] local_max_8_reg_2444;
reg   [31:0] local_max_10_reg_2449;
wire   [31:0] local_max_12_fmaxf_fu_946_ap_return;
reg   [31:0] local_max_12_reg_2454;
wire   [31:0] local_max_14_fmaxf_fu_959_ap_return;
reg   [31:0] local_max_14_reg_2459;
wire   [31:0] local_max_16_fmaxf_fu_972_ap_return;
reg   [31:0] local_max_16_reg_2464;
wire   [31:0] local_max_18_fmaxf_fu_985_ap_return;
reg   [31:0] local_max_18_reg_2469;
wire   [31:0] local_max_20_fmaxf_fu_998_ap_return;
reg   [31:0] local_max_20_reg_2474;
wire   [31:0] local_max_22_fmaxf_fu_1011_ap_return;
reg   [31:0] local_max_22_reg_2479;
wire   [31:0] local_max_24_fmaxf_fu_1024_ap_return;
reg   [31:0] local_max_24_reg_2484;
wire   [31:0] local_max_26_fmaxf_fu_1037_ap_return;
reg   [31:0] local_max_26_reg_2489;
wire   [31:0] local_max_28_fmaxf_fu_1050_ap_return;
reg   [31:0] local_max_28_reg_2494;
wire   [31:0] local_max_30_fmaxf_fu_1063_ap_return;
reg   [31:0] local_max_30_reg_2499;
wire    local_max_1_fmaxf_fu_872_ap_ready;
wire   [31:0] local_max_1_fmaxf_fu_872_ap_return;
wire    local_max_2_fmaxf_fu_880_ap_ready;
wire    local_max_3_fmaxf_fu_888_ap_ready;
wire   [31:0] local_max_3_fmaxf_fu_888_ap_return;
wire    local_max_4_fmaxf_fu_894_ap_ready;
wire    local_max_5_fmaxf_fu_901_ap_ready;
wire   [31:0] local_max_5_fmaxf_fu_901_ap_return;
wire    local_max_6_fmaxf_fu_907_ap_ready;
wire    local_max_7_fmaxf_fu_914_ap_ready;
wire   [31:0] local_max_7_fmaxf_fu_914_ap_return;
wire    local_max_8_fmaxf_fu_920_ap_ready;
wire    local_max_9_fmaxf_fu_927_ap_ready;
wire   [31:0] local_max_9_fmaxf_fu_927_ap_return;
wire    local_max_12_fmaxf_fu_946_ap_ready;
wire    local_max_13_fmaxf_fu_953_ap_ready;
wire   [31:0] local_max_13_fmaxf_fu_953_ap_return;
wire    local_max_14_fmaxf_fu_959_ap_ready;
wire    local_max_15_fmaxf_fu_966_ap_ready;
wire   [31:0] local_max_15_fmaxf_fu_966_ap_return;
wire    local_max_16_fmaxf_fu_972_ap_ready;
wire    local_max_17_fmaxf_fu_979_ap_ready;
wire   [31:0] local_max_17_fmaxf_fu_979_ap_return;
wire    local_max_18_fmaxf_fu_985_ap_ready;
wire    local_max_19_fmaxf_fu_992_ap_ready;
wire   [31:0] local_max_19_fmaxf_fu_992_ap_return;
wire    local_max_20_fmaxf_fu_998_ap_ready;
wire    local_max_21_fmaxf_fu_1005_ap_ready;
wire   [31:0] local_max_21_fmaxf_fu_1005_ap_return;
wire    local_max_22_fmaxf_fu_1011_ap_ready;
wire    local_max_23_fmaxf_fu_1018_ap_ready;
wire   [31:0] local_max_23_fmaxf_fu_1018_ap_return;
wire    local_max_24_fmaxf_fu_1024_ap_ready;
wire    local_max_25_fmaxf_fu_1031_ap_ready;
wire   [31:0] local_max_25_fmaxf_fu_1031_ap_return;
wire    local_max_26_fmaxf_fu_1037_ap_ready;
wire    local_max_27_fmaxf_fu_1044_ap_ready;
wire   [31:0] local_max_27_fmaxf_fu_1044_ap_return;
wire    local_max_28_fmaxf_fu_1050_ap_ready;
wire    local_max_29_fmaxf_fu_1057_ap_ready;
wire   [31:0] local_max_29_fmaxf_fu_1057_ap_return;
wire    local_max_30_fmaxf_fu_1063_ap_ready;
wire    local_max_32_fmaxf_fu_1070_ap_ready;
wire   [31:0] local_max_32_fmaxf_fu_1070_ap_return;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1116_1_fu_1230_p1;
wire   [63:0] zext_ln1116_3_fu_1266_p1;
reg   [9:0] idx_fu_198;
wire   [9:0] add_ln1107_fu_1296_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i;
reg   [31:0] partial_max_fu_202;
wire   [31:0] partial_max_25_fu_1692_p3;
reg   [31:0] partial_max_1_fu_206;
reg   [31:0] partial_max_2_fu_210;
reg   [31:0] partial_max_3_fu_214;
reg   [31:0] partial_max_4_fu_218;
reg   [31:0] partial_max_5_fu_222;
reg   [31:0] partial_max_6_fu_226;
reg   [31:0] partial_max_7_fu_230;
reg   [31:0] partial_max_8_fu_234;
reg   [31:0] partial_max_9_fu_238;
reg   [31:0] partial_max_10_fu_242;
reg   [31:0] partial_max_11_fu_246;
reg   [31:0] partial_max_12_fu_250;
reg   [31:0] partial_max_13_fu_254;
reg   [31:0] partial_max_14_fu_258;
reg   [31:0] partial_max_15_fu_262;
reg   [31:0] partial_max_16_fu_266;
reg   [31:0] partial_max_17_fu_270;
reg   [31:0] partial_max_18_fu_274;
reg   [31:0] partial_max_19_fu_278;
reg   [31:0] partial_max_20_fu_282;
reg   [31:0] partial_max_21_fu_286;
reg   [31:0] partial_max_22_fu_290;
reg   [31:0] partial_max_23_fu_294;
wire    ap_block_pp0_stage0_01001;
wire   [5:0] lshr_ln_fu_1210_p4;
wire   [11:0] zext_ln1116_fu_1220_p1;
wire   [11:0] add_ln1116_fu_1224_p2;
wire   [5:0] or_ln1116_fu_1250_p2;
wire   [11:0] zext_ln1116_2_fu_1256_p1;
wire   [11:0] add_ln1116_1_fu_1260_p2;
wire   [31:0] dc_fu_1379_p26;
wire   [31:0] data_V_fu_1432_p1;
wire   [31:0] data_V_2_fu_1458_p1;
wire   [7:0] y_fp_exp_V_fu_1470_p4;
wire   [7:0] x_fp_exp_V_fu_1444_p4;
wire   [7:0] or_ln25_fu_1484_p2;
wire   [22:0] y_fp_sig_V_fu_1480_p1;
wire   [22:0] x_fp_sig_V_fu_1454_p1;
wire   [22:0] or_ln25_2_fu_1496_p2;
wire   [0:0] icmp_ln25_2_fu_1502_p2;
wire   [0:0] icmp_ln25_fu_1490_p2;
wire   [0:0] icmp_ln1019_fu_1514_p2;
wire   [0:0] icmp_ln1023_fu_1526_p2;
wire   [0:0] icmp_ln1019_2_fu_1520_p2;
wire   [0:0] icmp_ln1023_2_fu_1538_p2;
wire   [0:0] p_Result_s_fu_1436_p3;
wire   [22:0] p_Result_5_fu_1550_p4;
wire   [31:0] p_Result_6_fu_1560_p4;
wire   [0:0] ymaggreater_fu_1574_p2;
wire   [0:0] xor_ln39_fu_1580_p2;
wire   [0:0] p_Result_4_fu_1462_p3;
wire   [0:0] select_ln39_fu_1586_p3;
wire   [0:0] ymaggreater_2_fu_1594_p3;
wire   [0:0] and_ln25_2_fu_1610_p2;
wire   [0:0] and_ln18_fu_1532_p2;
wire   [0:0] and_ln18_2_fu_1544_p2;
wire   [0:0] and_ln18_7_fu_1622_p2;
wire   [0:0] xor_ln25_fu_1616_p2;
wire   [0:0] and_ln18_8_fu_1628_p2;
wire   [31:0] res_fu_1570_p1;
wire   [31:0] res_5_fu_1602_p3;
wire   [0:0] and_ln18_9_fu_1642_p2;
wire   [0:0] xor_ln18_fu_1648_p2;
wire   [0:0] and_ln25_fu_1508_p2;
wire   [0:0] and_ln18_10_fu_1654_p2;
wire   [0:0] or_ln18_fu_1660_p2;
wire   [31:0] res_6_fu_1634_p3;
wire   [0:0] or_ln18_2_fu_1674_p2;
wire   [0:0] xor_ln18_2_fu_1680_p2;
wire   [0:0] and_ln18_11_fu_1686_p2;
wire   [31:0] res_7_fu_1666_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_2135;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fmaxf local_max_1_fmaxf_fu_872(
    .ap_ready(local_max_1_fmaxf_fu_872_ap_ready),
    .x(x_0_q1),
    .y(x_1_q1),
    .ap_return(local_max_1_fmaxf_fu_872_ap_return)
);

activation_accelerator_fmaxf local_max_2_fmaxf_fu_880(
    .ap_ready(local_max_2_fmaxf_fu_880_ap_ready),
    .x(local_max_1_fmaxf_fu_872_ap_return),
    .y(x_2_q1),
    .ap_return(local_max_2_fmaxf_fu_880_ap_return)
);

activation_accelerator_fmaxf local_max_3_fmaxf_fu_888(
    .ap_ready(local_max_3_fmaxf_fu_888_ap_ready),
    .x(local_max_2_reg_2429),
    .y(x_3_load_reg_2284),
    .ap_return(local_max_3_fmaxf_fu_888_ap_return)
);

activation_accelerator_fmaxf local_max_4_fmaxf_fu_894(
    .ap_ready(local_max_4_fmaxf_fu_894_ap_ready),
    .x(local_max_3_fmaxf_fu_888_ap_return),
    .y(x_4_load_reg_2289),
    .ap_return(local_max_4_fmaxf_fu_894_ap_return)
);

activation_accelerator_fmaxf local_max_5_fmaxf_fu_901(
    .ap_ready(local_max_5_fmaxf_fu_901_ap_ready),
    .x(local_max_4_reg_2434),
    .y(x_5_load_reg_2294_pp0_iter2_reg),
    .ap_return(local_max_5_fmaxf_fu_901_ap_return)
);

activation_accelerator_fmaxf local_max_6_fmaxf_fu_907(
    .ap_ready(local_max_6_fmaxf_fu_907_ap_ready),
    .x(local_max_5_fmaxf_fu_901_ap_return),
    .y(x_6_load_reg_2299_pp0_iter2_reg),
    .ap_return(local_max_6_fmaxf_fu_907_ap_return)
);

activation_accelerator_fmaxf local_max_7_fmaxf_fu_914(
    .ap_ready(local_max_7_fmaxf_fu_914_ap_ready),
    .x(local_max_6_reg_2439),
    .y(x_7_load_reg_2304_pp0_iter3_reg),
    .ap_return(local_max_7_fmaxf_fu_914_ap_return)
);

activation_accelerator_fmaxf local_max_8_fmaxf_fu_920(
    .ap_ready(local_max_8_fmaxf_fu_920_ap_ready),
    .x(local_max_7_fmaxf_fu_914_ap_return),
    .y(x_8_load_reg_2309_pp0_iter3_reg),
    .ap_return(local_max_8_fmaxf_fu_920_ap_return)
);

activation_accelerator_fmaxf local_max_9_fmaxf_fu_927(
    .ap_ready(local_max_9_fmaxf_fu_927_ap_ready),
    .x(local_max_8_reg_2444),
    .y(x_9_load_reg_2314_pp0_iter4_reg),
    .ap_return(local_max_9_fmaxf_fu_927_ap_return)
);

activation_accelerator_fmaxf local_max_12_fmaxf_fu_946(
    .ap_ready(local_max_12_fmaxf_fu_946_ap_ready),
    .x(grp_fmaxf_fu_1471_p_dout0),
    .y(x_12_load_reg_2329_pp0_iter5_reg),
    .ap_return(local_max_12_fmaxf_fu_946_ap_return)
);

activation_accelerator_fmaxf local_max_13_fmaxf_fu_953(
    .ap_ready(local_max_13_fmaxf_fu_953_ap_ready),
    .x(local_max_12_reg_2454),
    .y(x_13_load_reg_2334_pp0_iter6_reg),
    .ap_return(local_max_13_fmaxf_fu_953_ap_return)
);

activation_accelerator_fmaxf local_max_14_fmaxf_fu_959(
    .ap_ready(local_max_14_fmaxf_fu_959_ap_ready),
    .x(local_max_13_fmaxf_fu_953_ap_return),
    .y(x_14_load_reg_2339_pp0_iter6_reg),
    .ap_return(local_max_14_fmaxf_fu_959_ap_return)
);

activation_accelerator_fmaxf local_max_15_fmaxf_fu_966(
    .ap_ready(local_max_15_fmaxf_fu_966_ap_ready),
    .x(local_max_14_reg_2459),
    .y(x_15_load_reg_2344_pp0_iter7_reg),
    .ap_return(local_max_15_fmaxf_fu_966_ap_return)
);

activation_accelerator_fmaxf local_max_16_fmaxf_fu_972(
    .ap_ready(local_max_16_fmaxf_fu_972_ap_ready),
    .x(local_max_15_fmaxf_fu_966_ap_return),
    .y(x_0_load_1_reg_2349_pp0_iter7_reg),
    .ap_return(local_max_16_fmaxf_fu_972_ap_return)
);

activation_accelerator_fmaxf local_max_17_fmaxf_fu_979(
    .ap_ready(local_max_17_fmaxf_fu_979_ap_ready),
    .x(local_max_16_reg_2464),
    .y(x_1_load_1_reg_2354_pp0_iter8_reg),
    .ap_return(local_max_17_fmaxf_fu_979_ap_return)
);

activation_accelerator_fmaxf local_max_18_fmaxf_fu_985(
    .ap_ready(local_max_18_fmaxf_fu_985_ap_ready),
    .x(local_max_17_fmaxf_fu_979_ap_return),
    .y(x_2_load_1_reg_2359_pp0_iter8_reg),
    .ap_return(local_max_18_fmaxf_fu_985_ap_return)
);

activation_accelerator_fmaxf local_max_19_fmaxf_fu_992(
    .ap_ready(local_max_19_fmaxf_fu_992_ap_ready),
    .x(local_max_18_reg_2469),
    .y(x_3_load_1_reg_2364_pp0_iter9_reg),
    .ap_return(local_max_19_fmaxf_fu_992_ap_return)
);

activation_accelerator_fmaxf local_max_20_fmaxf_fu_998(
    .ap_ready(local_max_20_fmaxf_fu_998_ap_ready),
    .x(local_max_19_fmaxf_fu_992_ap_return),
    .y(x_4_load_1_reg_2369_pp0_iter9_reg),
    .ap_return(local_max_20_fmaxf_fu_998_ap_return)
);

activation_accelerator_fmaxf local_max_21_fmaxf_fu_1005(
    .ap_ready(local_max_21_fmaxf_fu_1005_ap_ready),
    .x(local_max_20_reg_2474),
    .y(x_5_load_1_reg_2374_pp0_iter10_reg),
    .ap_return(local_max_21_fmaxf_fu_1005_ap_return)
);

activation_accelerator_fmaxf local_max_22_fmaxf_fu_1011(
    .ap_ready(local_max_22_fmaxf_fu_1011_ap_ready),
    .x(local_max_21_fmaxf_fu_1005_ap_return),
    .y(x_6_load_1_reg_2379_pp0_iter10_reg),
    .ap_return(local_max_22_fmaxf_fu_1011_ap_return)
);

activation_accelerator_fmaxf local_max_23_fmaxf_fu_1018(
    .ap_ready(local_max_23_fmaxf_fu_1018_ap_ready),
    .x(local_max_22_reg_2479),
    .y(x_7_load_1_reg_2384_pp0_iter11_reg),
    .ap_return(local_max_23_fmaxf_fu_1018_ap_return)
);

activation_accelerator_fmaxf local_max_24_fmaxf_fu_1024(
    .ap_ready(local_max_24_fmaxf_fu_1024_ap_ready),
    .x(local_max_23_fmaxf_fu_1018_ap_return),
    .y(x_8_load_1_reg_2389_pp0_iter11_reg),
    .ap_return(local_max_24_fmaxf_fu_1024_ap_return)
);

activation_accelerator_fmaxf local_max_25_fmaxf_fu_1031(
    .ap_ready(local_max_25_fmaxf_fu_1031_ap_ready),
    .x(local_max_24_reg_2484),
    .y(x_9_load_1_reg_2394_pp0_iter12_reg),
    .ap_return(local_max_25_fmaxf_fu_1031_ap_return)
);

activation_accelerator_fmaxf local_max_26_fmaxf_fu_1037(
    .ap_ready(local_max_26_fmaxf_fu_1037_ap_ready),
    .x(local_max_25_fmaxf_fu_1031_ap_return),
    .y(x_10_load_1_reg_2399_pp0_iter12_reg),
    .ap_return(local_max_26_fmaxf_fu_1037_ap_return)
);

activation_accelerator_fmaxf local_max_27_fmaxf_fu_1044(
    .ap_ready(local_max_27_fmaxf_fu_1044_ap_ready),
    .x(local_max_26_reg_2489),
    .y(x_11_load_1_reg_2404_pp0_iter13_reg),
    .ap_return(local_max_27_fmaxf_fu_1044_ap_return)
);

activation_accelerator_fmaxf local_max_28_fmaxf_fu_1050(
    .ap_ready(local_max_28_fmaxf_fu_1050_ap_ready),
    .x(local_max_27_fmaxf_fu_1044_ap_return),
    .y(x_12_load_1_reg_2409_pp0_iter13_reg),
    .ap_return(local_max_28_fmaxf_fu_1050_ap_return)
);

activation_accelerator_fmaxf local_max_29_fmaxf_fu_1057(
    .ap_ready(local_max_29_fmaxf_fu_1057_ap_ready),
    .x(local_max_28_reg_2494),
    .y(x_13_load_1_reg_2414_pp0_iter14_reg),
    .ap_return(local_max_29_fmaxf_fu_1057_ap_return)
);

activation_accelerator_fmaxf local_max_30_fmaxf_fu_1063(
    .ap_ready(local_max_30_fmaxf_fu_1063_ap_ready),
    .x(local_max_29_fmaxf_fu_1057_ap_return),
    .y(x_14_load_1_reg_2419_pp0_iter14_reg),
    .ap_return(local_max_30_fmaxf_fu_1063_ap_return)
);

activation_accelerator_fmaxf local_max_32_fmaxf_fu_1070(
    .ap_ready(local_max_32_fmaxf_fu_1070_ap_ready),
    .x(local_max_30_reg_2499),
    .y(x_15_load_1_reg_2424_pp0_iter15_reg),
    .ap_return(local_max_32_fmaxf_fu_1070_ap_return)
);

activation_accelerator_mux_245_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_245_32_1_1_U40(
    .din0(partial_max_fu_202),
    .din1(partial_max_1_fu_206),
    .din2(partial_max_2_fu_210),
    .din3(partial_max_3_fu_214),
    .din4(partial_max_4_fu_218),
    .din5(partial_max_5_fu_222),
    .din6(partial_max_6_fu_226),
    .din7(partial_max_7_fu_230),
    .din8(partial_max_8_fu_234),
    .din9(partial_max_9_fu_238),
    .din10(partial_max_10_fu_242),
    .din11(partial_max_11_fu_246),
    .din12(partial_max_12_fu_250),
    .din13(partial_max_13_fu_254),
    .din14(partial_max_14_fu_258),
    .din15(partial_max_15_fu_262),
    .din16(partial_max_16_fu_266),
    .din17(partial_max_17_fu_270),
    .din18(partial_max_18_fu_274),
    .din19(partial_max_19_fu_278),
    .din20(partial_max_20_fu_282),
    .din21(partial_max_21_fu_286),
    .din22(partial_max_22_fu_290),
    .din23(partial_max_23_fu_294),
    .din24(trunc_ln1_reg_2279_pp0_iter15_reg),
    .dout(dc_fu_1379_p26)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1107_fu_1204_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_198 <= add_ln1107_fu_1296_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_198 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_10_fu_242 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd10))) begin
            partial_max_10_fu_242 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_11_fu_246 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd11))) begin
            partial_max_11_fu_246 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_12_fu_250 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd12))) begin
            partial_max_12_fu_250 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_13_fu_254 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd13))) begin
            partial_max_13_fu_254 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_14_fu_258 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd14))) begin
            partial_max_14_fu_258 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_15_fu_262 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd15))) begin
            partial_max_15_fu_262 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_16_fu_266 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd16))) begin
            partial_max_16_fu_266 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_17_fu_270 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd17))) begin
            partial_max_17_fu_270 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_18_fu_274 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd18))) begin
            partial_max_18_fu_274 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_19_fu_278 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd19))) begin
            partial_max_19_fu_278 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_1_fu_206 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd1))) begin
            partial_max_1_fu_206 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_20_fu_282 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd20))) begin
            partial_max_20_fu_282 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_21_fu_286 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd21))) begin
            partial_max_21_fu_286 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_22_fu_290 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd22))) begin
            partial_max_22_fu_290 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_23_fu_294 <= 32'd4286578687;
        end else if ((1'b1 == ap_condition_2135)) begin
            partial_max_23_fu_294 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_2_fu_210 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd2))) begin
            partial_max_2_fu_210 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_3_fu_214 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd3))) begin
            partial_max_3_fu_214 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_4_fu_218 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd4))) begin
            partial_max_4_fu_218 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_5_fu_222 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd5))) begin
            partial_max_5_fu_222 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_6_fu_226 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd6))) begin
            partial_max_6_fu_226 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_7_fu_230 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd7))) begin
            partial_max_7_fu_230 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_8_fu_234 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd8))) begin
            partial_max_8_fu_234 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_9_fu_238 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd9))) begin
            partial_max_9_fu_238 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_fu_202 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd0))) begin
            partial_max_fu_202 <= partial_max_25_fu_1692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln1107_reg_2115_pp0_iter10_reg <= icmp_ln1107_reg_2115_pp0_iter9_reg;
        icmp_ln1107_reg_2115_pp0_iter11_reg <= icmp_ln1107_reg_2115_pp0_iter10_reg;
        icmp_ln1107_reg_2115_pp0_iter12_reg <= icmp_ln1107_reg_2115_pp0_iter11_reg;
        icmp_ln1107_reg_2115_pp0_iter13_reg <= icmp_ln1107_reg_2115_pp0_iter12_reg;
        icmp_ln1107_reg_2115_pp0_iter14_reg <= icmp_ln1107_reg_2115_pp0_iter13_reg;
        icmp_ln1107_reg_2115_pp0_iter2_reg <= icmp_ln1107_reg_2115_pp0_iter1_reg;
        icmp_ln1107_reg_2115_pp0_iter3_reg <= icmp_ln1107_reg_2115_pp0_iter2_reg;
        icmp_ln1107_reg_2115_pp0_iter4_reg <= icmp_ln1107_reg_2115_pp0_iter3_reg;
        icmp_ln1107_reg_2115_pp0_iter5_reg <= icmp_ln1107_reg_2115_pp0_iter4_reg;
        icmp_ln1107_reg_2115_pp0_iter6_reg <= icmp_ln1107_reg_2115_pp0_iter5_reg;
        icmp_ln1107_reg_2115_pp0_iter7_reg <= icmp_ln1107_reg_2115_pp0_iter6_reg;
        icmp_ln1107_reg_2115_pp0_iter8_reg <= icmp_ln1107_reg_2115_pp0_iter7_reg;
        icmp_ln1107_reg_2115_pp0_iter9_reg <= icmp_ln1107_reg_2115_pp0_iter8_reg;
        local_max_10_reg_2449 <= grp_fmaxf_fu_1465_p_dout0;
        local_max_12_reg_2454 <= local_max_12_fmaxf_fu_946_ap_return;
        local_max_14_reg_2459 <= local_max_14_fmaxf_fu_959_ap_return;
        local_max_16_reg_2464 <= local_max_16_fmaxf_fu_972_ap_return;
        local_max_18_reg_2469 <= local_max_18_fmaxf_fu_985_ap_return;
        local_max_20_reg_2474 <= local_max_20_fmaxf_fu_998_ap_return;
        local_max_22_reg_2479 <= local_max_22_fmaxf_fu_1011_ap_return;
        local_max_24_reg_2484 <= local_max_24_fmaxf_fu_1024_ap_return;
        local_max_26_reg_2489 <= local_max_26_fmaxf_fu_1037_ap_return;
        local_max_28_reg_2494 <= local_max_28_fmaxf_fu_1050_ap_return;
        local_max_30_reg_2499 <= local_max_30_fmaxf_fu_1063_ap_return;
        local_max_4_reg_2434 <= local_max_4_fmaxf_fu_894_ap_return;
        local_max_6_reg_2439 <= local_max_6_fmaxf_fu_907_ap_return;
        local_max_8_reg_2444 <= local_max_8_fmaxf_fu_920_ap_return;
        trunc_ln1_reg_2279_pp0_iter10_reg <= trunc_ln1_reg_2279_pp0_iter9_reg;
        trunc_ln1_reg_2279_pp0_iter11_reg <= trunc_ln1_reg_2279_pp0_iter10_reg;
        trunc_ln1_reg_2279_pp0_iter12_reg <= trunc_ln1_reg_2279_pp0_iter11_reg;
        trunc_ln1_reg_2279_pp0_iter13_reg <= trunc_ln1_reg_2279_pp0_iter12_reg;
        trunc_ln1_reg_2279_pp0_iter14_reg <= trunc_ln1_reg_2279_pp0_iter13_reg;
        trunc_ln1_reg_2279_pp0_iter15_reg <= trunc_ln1_reg_2279_pp0_iter14_reg;
        trunc_ln1_reg_2279_pp0_iter2_reg <= trunc_ln1_reg_2279_pp0_iter1_reg;
        trunc_ln1_reg_2279_pp0_iter3_reg <= trunc_ln1_reg_2279_pp0_iter2_reg;
        trunc_ln1_reg_2279_pp0_iter4_reg <= trunc_ln1_reg_2279_pp0_iter3_reg;
        trunc_ln1_reg_2279_pp0_iter5_reg <= trunc_ln1_reg_2279_pp0_iter4_reg;
        trunc_ln1_reg_2279_pp0_iter6_reg <= trunc_ln1_reg_2279_pp0_iter5_reg;
        trunc_ln1_reg_2279_pp0_iter7_reg <= trunc_ln1_reg_2279_pp0_iter6_reg;
        trunc_ln1_reg_2279_pp0_iter8_reg <= trunc_ln1_reg_2279_pp0_iter7_reg;
        trunc_ln1_reg_2279_pp0_iter9_reg <= trunc_ln1_reg_2279_pp0_iter8_reg;
        x_0_load_1_reg_2349_pp0_iter2_reg <= x_0_load_1_reg_2349;
        x_0_load_1_reg_2349_pp0_iter3_reg <= x_0_load_1_reg_2349_pp0_iter2_reg;
        x_0_load_1_reg_2349_pp0_iter4_reg <= x_0_load_1_reg_2349_pp0_iter3_reg;
        x_0_load_1_reg_2349_pp0_iter5_reg <= x_0_load_1_reg_2349_pp0_iter4_reg;
        x_0_load_1_reg_2349_pp0_iter6_reg <= x_0_load_1_reg_2349_pp0_iter5_reg;
        x_0_load_1_reg_2349_pp0_iter7_reg <= x_0_load_1_reg_2349_pp0_iter6_reg;
        x_10_load_1_reg_2399_pp0_iter10_reg <= x_10_load_1_reg_2399_pp0_iter9_reg;
        x_10_load_1_reg_2399_pp0_iter11_reg <= x_10_load_1_reg_2399_pp0_iter10_reg;
        x_10_load_1_reg_2399_pp0_iter12_reg <= x_10_load_1_reg_2399_pp0_iter11_reg;
        x_10_load_1_reg_2399_pp0_iter2_reg <= x_10_load_1_reg_2399;
        x_10_load_1_reg_2399_pp0_iter3_reg <= x_10_load_1_reg_2399_pp0_iter2_reg;
        x_10_load_1_reg_2399_pp0_iter4_reg <= x_10_load_1_reg_2399_pp0_iter3_reg;
        x_10_load_1_reg_2399_pp0_iter5_reg <= x_10_load_1_reg_2399_pp0_iter4_reg;
        x_10_load_1_reg_2399_pp0_iter6_reg <= x_10_load_1_reg_2399_pp0_iter5_reg;
        x_10_load_1_reg_2399_pp0_iter7_reg <= x_10_load_1_reg_2399_pp0_iter6_reg;
        x_10_load_1_reg_2399_pp0_iter8_reg <= x_10_load_1_reg_2399_pp0_iter7_reg;
        x_10_load_1_reg_2399_pp0_iter9_reg <= x_10_load_1_reg_2399_pp0_iter8_reg;
        x_10_load_reg_2319_pp0_iter2_reg <= x_10_load_reg_2319;
        x_10_load_reg_2319_pp0_iter3_reg <= x_10_load_reg_2319_pp0_iter2_reg;
        x_10_load_reg_2319_pp0_iter4_reg <= x_10_load_reg_2319_pp0_iter3_reg;
        x_11_load_1_reg_2404_pp0_iter10_reg <= x_11_load_1_reg_2404_pp0_iter9_reg;
        x_11_load_1_reg_2404_pp0_iter11_reg <= x_11_load_1_reg_2404_pp0_iter10_reg;
        x_11_load_1_reg_2404_pp0_iter12_reg <= x_11_load_1_reg_2404_pp0_iter11_reg;
        x_11_load_1_reg_2404_pp0_iter13_reg <= x_11_load_1_reg_2404_pp0_iter12_reg;
        x_11_load_1_reg_2404_pp0_iter2_reg <= x_11_load_1_reg_2404;
        x_11_load_1_reg_2404_pp0_iter3_reg <= x_11_load_1_reg_2404_pp0_iter2_reg;
        x_11_load_1_reg_2404_pp0_iter4_reg <= x_11_load_1_reg_2404_pp0_iter3_reg;
        x_11_load_1_reg_2404_pp0_iter5_reg <= x_11_load_1_reg_2404_pp0_iter4_reg;
        x_11_load_1_reg_2404_pp0_iter6_reg <= x_11_load_1_reg_2404_pp0_iter5_reg;
        x_11_load_1_reg_2404_pp0_iter7_reg <= x_11_load_1_reg_2404_pp0_iter6_reg;
        x_11_load_1_reg_2404_pp0_iter8_reg <= x_11_load_1_reg_2404_pp0_iter7_reg;
        x_11_load_1_reg_2404_pp0_iter9_reg <= x_11_load_1_reg_2404_pp0_iter8_reg;
        x_11_load_reg_2324_pp0_iter2_reg <= x_11_load_reg_2324;
        x_11_load_reg_2324_pp0_iter3_reg <= x_11_load_reg_2324_pp0_iter2_reg;
        x_11_load_reg_2324_pp0_iter4_reg <= x_11_load_reg_2324_pp0_iter3_reg;
        x_11_load_reg_2324_pp0_iter5_reg <= x_11_load_reg_2324_pp0_iter4_reg;
        x_12_load_1_reg_2409_pp0_iter10_reg <= x_12_load_1_reg_2409_pp0_iter9_reg;
        x_12_load_1_reg_2409_pp0_iter11_reg <= x_12_load_1_reg_2409_pp0_iter10_reg;
        x_12_load_1_reg_2409_pp0_iter12_reg <= x_12_load_1_reg_2409_pp0_iter11_reg;
        x_12_load_1_reg_2409_pp0_iter13_reg <= x_12_load_1_reg_2409_pp0_iter12_reg;
        x_12_load_1_reg_2409_pp0_iter2_reg <= x_12_load_1_reg_2409;
        x_12_load_1_reg_2409_pp0_iter3_reg <= x_12_load_1_reg_2409_pp0_iter2_reg;
        x_12_load_1_reg_2409_pp0_iter4_reg <= x_12_load_1_reg_2409_pp0_iter3_reg;
        x_12_load_1_reg_2409_pp0_iter5_reg <= x_12_load_1_reg_2409_pp0_iter4_reg;
        x_12_load_1_reg_2409_pp0_iter6_reg <= x_12_load_1_reg_2409_pp0_iter5_reg;
        x_12_load_1_reg_2409_pp0_iter7_reg <= x_12_load_1_reg_2409_pp0_iter6_reg;
        x_12_load_1_reg_2409_pp0_iter8_reg <= x_12_load_1_reg_2409_pp0_iter7_reg;
        x_12_load_1_reg_2409_pp0_iter9_reg <= x_12_load_1_reg_2409_pp0_iter8_reg;
        x_12_load_reg_2329_pp0_iter2_reg <= x_12_load_reg_2329;
        x_12_load_reg_2329_pp0_iter3_reg <= x_12_load_reg_2329_pp0_iter2_reg;
        x_12_load_reg_2329_pp0_iter4_reg <= x_12_load_reg_2329_pp0_iter3_reg;
        x_12_load_reg_2329_pp0_iter5_reg <= x_12_load_reg_2329_pp0_iter4_reg;
        x_13_load_1_reg_2414_pp0_iter10_reg <= x_13_load_1_reg_2414_pp0_iter9_reg;
        x_13_load_1_reg_2414_pp0_iter11_reg <= x_13_load_1_reg_2414_pp0_iter10_reg;
        x_13_load_1_reg_2414_pp0_iter12_reg <= x_13_load_1_reg_2414_pp0_iter11_reg;
        x_13_load_1_reg_2414_pp0_iter13_reg <= x_13_load_1_reg_2414_pp0_iter12_reg;
        x_13_load_1_reg_2414_pp0_iter14_reg <= x_13_load_1_reg_2414_pp0_iter13_reg;
        x_13_load_1_reg_2414_pp0_iter2_reg <= x_13_load_1_reg_2414;
        x_13_load_1_reg_2414_pp0_iter3_reg <= x_13_load_1_reg_2414_pp0_iter2_reg;
        x_13_load_1_reg_2414_pp0_iter4_reg <= x_13_load_1_reg_2414_pp0_iter3_reg;
        x_13_load_1_reg_2414_pp0_iter5_reg <= x_13_load_1_reg_2414_pp0_iter4_reg;
        x_13_load_1_reg_2414_pp0_iter6_reg <= x_13_load_1_reg_2414_pp0_iter5_reg;
        x_13_load_1_reg_2414_pp0_iter7_reg <= x_13_load_1_reg_2414_pp0_iter6_reg;
        x_13_load_1_reg_2414_pp0_iter8_reg <= x_13_load_1_reg_2414_pp0_iter7_reg;
        x_13_load_1_reg_2414_pp0_iter9_reg <= x_13_load_1_reg_2414_pp0_iter8_reg;
        x_13_load_reg_2334_pp0_iter2_reg <= x_13_load_reg_2334;
        x_13_load_reg_2334_pp0_iter3_reg <= x_13_load_reg_2334_pp0_iter2_reg;
        x_13_load_reg_2334_pp0_iter4_reg <= x_13_load_reg_2334_pp0_iter3_reg;
        x_13_load_reg_2334_pp0_iter5_reg <= x_13_load_reg_2334_pp0_iter4_reg;
        x_13_load_reg_2334_pp0_iter6_reg <= x_13_load_reg_2334_pp0_iter5_reg;
        x_14_load_1_reg_2419_pp0_iter10_reg <= x_14_load_1_reg_2419_pp0_iter9_reg;
        x_14_load_1_reg_2419_pp0_iter11_reg <= x_14_load_1_reg_2419_pp0_iter10_reg;
        x_14_load_1_reg_2419_pp0_iter12_reg <= x_14_load_1_reg_2419_pp0_iter11_reg;
        x_14_load_1_reg_2419_pp0_iter13_reg <= x_14_load_1_reg_2419_pp0_iter12_reg;
        x_14_load_1_reg_2419_pp0_iter14_reg <= x_14_load_1_reg_2419_pp0_iter13_reg;
        x_14_load_1_reg_2419_pp0_iter2_reg <= x_14_load_1_reg_2419;
        x_14_load_1_reg_2419_pp0_iter3_reg <= x_14_load_1_reg_2419_pp0_iter2_reg;
        x_14_load_1_reg_2419_pp0_iter4_reg <= x_14_load_1_reg_2419_pp0_iter3_reg;
        x_14_load_1_reg_2419_pp0_iter5_reg <= x_14_load_1_reg_2419_pp0_iter4_reg;
        x_14_load_1_reg_2419_pp0_iter6_reg <= x_14_load_1_reg_2419_pp0_iter5_reg;
        x_14_load_1_reg_2419_pp0_iter7_reg <= x_14_load_1_reg_2419_pp0_iter6_reg;
        x_14_load_1_reg_2419_pp0_iter8_reg <= x_14_load_1_reg_2419_pp0_iter7_reg;
        x_14_load_1_reg_2419_pp0_iter9_reg <= x_14_load_1_reg_2419_pp0_iter8_reg;
        x_14_load_reg_2339_pp0_iter2_reg <= x_14_load_reg_2339;
        x_14_load_reg_2339_pp0_iter3_reg <= x_14_load_reg_2339_pp0_iter2_reg;
        x_14_load_reg_2339_pp0_iter4_reg <= x_14_load_reg_2339_pp0_iter3_reg;
        x_14_load_reg_2339_pp0_iter5_reg <= x_14_load_reg_2339_pp0_iter4_reg;
        x_14_load_reg_2339_pp0_iter6_reg <= x_14_load_reg_2339_pp0_iter5_reg;
        x_15_load_1_reg_2424_pp0_iter10_reg <= x_15_load_1_reg_2424_pp0_iter9_reg;
        x_15_load_1_reg_2424_pp0_iter11_reg <= x_15_load_1_reg_2424_pp0_iter10_reg;
        x_15_load_1_reg_2424_pp0_iter12_reg <= x_15_load_1_reg_2424_pp0_iter11_reg;
        x_15_load_1_reg_2424_pp0_iter13_reg <= x_15_load_1_reg_2424_pp0_iter12_reg;
        x_15_load_1_reg_2424_pp0_iter14_reg <= x_15_load_1_reg_2424_pp0_iter13_reg;
        x_15_load_1_reg_2424_pp0_iter15_reg <= x_15_load_1_reg_2424_pp0_iter14_reg;
        x_15_load_1_reg_2424_pp0_iter2_reg <= x_15_load_1_reg_2424;
        x_15_load_1_reg_2424_pp0_iter3_reg <= x_15_load_1_reg_2424_pp0_iter2_reg;
        x_15_load_1_reg_2424_pp0_iter4_reg <= x_15_load_1_reg_2424_pp0_iter3_reg;
        x_15_load_1_reg_2424_pp0_iter5_reg <= x_15_load_1_reg_2424_pp0_iter4_reg;
        x_15_load_1_reg_2424_pp0_iter6_reg <= x_15_load_1_reg_2424_pp0_iter5_reg;
        x_15_load_1_reg_2424_pp0_iter7_reg <= x_15_load_1_reg_2424_pp0_iter6_reg;
        x_15_load_1_reg_2424_pp0_iter8_reg <= x_15_load_1_reg_2424_pp0_iter7_reg;
        x_15_load_1_reg_2424_pp0_iter9_reg <= x_15_load_1_reg_2424_pp0_iter8_reg;
        x_15_load_reg_2344_pp0_iter2_reg <= x_15_load_reg_2344;
        x_15_load_reg_2344_pp0_iter3_reg <= x_15_load_reg_2344_pp0_iter2_reg;
        x_15_load_reg_2344_pp0_iter4_reg <= x_15_load_reg_2344_pp0_iter3_reg;
        x_15_load_reg_2344_pp0_iter5_reg <= x_15_load_reg_2344_pp0_iter4_reg;
        x_15_load_reg_2344_pp0_iter6_reg <= x_15_load_reg_2344_pp0_iter5_reg;
        x_15_load_reg_2344_pp0_iter7_reg <= x_15_load_reg_2344_pp0_iter6_reg;
        x_1_load_1_reg_2354_pp0_iter2_reg <= x_1_load_1_reg_2354;
        x_1_load_1_reg_2354_pp0_iter3_reg <= x_1_load_1_reg_2354_pp0_iter2_reg;
        x_1_load_1_reg_2354_pp0_iter4_reg <= x_1_load_1_reg_2354_pp0_iter3_reg;
        x_1_load_1_reg_2354_pp0_iter5_reg <= x_1_load_1_reg_2354_pp0_iter4_reg;
        x_1_load_1_reg_2354_pp0_iter6_reg <= x_1_load_1_reg_2354_pp0_iter5_reg;
        x_1_load_1_reg_2354_pp0_iter7_reg <= x_1_load_1_reg_2354_pp0_iter6_reg;
        x_1_load_1_reg_2354_pp0_iter8_reg <= x_1_load_1_reg_2354_pp0_iter7_reg;
        x_2_load_1_reg_2359_pp0_iter2_reg <= x_2_load_1_reg_2359;
        x_2_load_1_reg_2359_pp0_iter3_reg <= x_2_load_1_reg_2359_pp0_iter2_reg;
        x_2_load_1_reg_2359_pp0_iter4_reg <= x_2_load_1_reg_2359_pp0_iter3_reg;
        x_2_load_1_reg_2359_pp0_iter5_reg <= x_2_load_1_reg_2359_pp0_iter4_reg;
        x_2_load_1_reg_2359_pp0_iter6_reg <= x_2_load_1_reg_2359_pp0_iter5_reg;
        x_2_load_1_reg_2359_pp0_iter7_reg <= x_2_load_1_reg_2359_pp0_iter6_reg;
        x_2_load_1_reg_2359_pp0_iter8_reg <= x_2_load_1_reg_2359_pp0_iter7_reg;
        x_3_load_1_reg_2364_pp0_iter2_reg <= x_3_load_1_reg_2364;
        x_3_load_1_reg_2364_pp0_iter3_reg <= x_3_load_1_reg_2364_pp0_iter2_reg;
        x_3_load_1_reg_2364_pp0_iter4_reg <= x_3_load_1_reg_2364_pp0_iter3_reg;
        x_3_load_1_reg_2364_pp0_iter5_reg <= x_3_load_1_reg_2364_pp0_iter4_reg;
        x_3_load_1_reg_2364_pp0_iter6_reg <= x_3_load_1_reg_2364_pp0_iter5_reg;
        x_3_load_1_reg_2364_pp0_iter7_reg <= x_3_load_1_reg_2364_pp0_iter6_reg;
        x_3_load_1_reg_2364_pp0_iter8_reg <= x_3_load_1_reg_2364_pp0_iter7_reg;
        x_3_load_1_reg_2364_pp0_iter9_reg <= x_3_load_1_reg_2364_pp0_iter8_reg;
        x_4_load_1_reg_2369_pp0_iter2_reg <= x_4_load_1_reg_2369;
        x_4_load_1_reg_2369_pp0_iter3_reg <= x_4_load_1_reg_2369_pp0_iter2_reg;
        x_4_load_1_reg_2369_pp0_iter4_reg <= x_4_load_1_reg_2369_pp0_iter3_reg;
        x_4_load_1_reg_2369_pp0_iter5_reg <= x_4_load_1_reg_2369_pp0_iter4_reg;
        x_4_load_1_reg_2369_pp0_iter6_reg <= x_4_load_1_reg_2369_pp0_iter5_reg;
        x_4_load_1_reg_2369_pp0_iter7_reg <= x_4_load_1_reg_2369_pp0_iter6_reg;
        x_4_load_1_reg_2369_pp0_iter8_reg <= x_4_load_1_reg_2369_pp0_iter7_reg;
        x_4_load_1_reg_2369_pp0_iter9_reg <= x_4_load_1_reg_2369_pp0_iter8_reg;
        x_5_load_1_reg_2374_pp0_iter10_reg <= x_5_load_1_reg_2374_pp0_iter9_reg;
        x_5_load_1_reg_2374_pp0_iter2_reg <= x_5_load_1_reg_2374;
        x_5_load_1_reg_2374_pp0_iter3_reg <= x_5_load_1_reg_2374_pp0_iter2_reg;
        x_5_load_1_reg_2374_pp0_iter4_reg <= x_5_load_1_reg_2374_pp0_iter3_reg;
        x_5_load_1_reg_2374_pp0_iter5_reg <= x_5_load_1_reg_2374_pp0_iter4_reg;
        x_5_load_1_reg_2374_pp0_iter6_reg <= x_5_load_1_reg_2374_pp0_iter5_reg;
        x_5_load_1_reg_2374_pp0_iter7_reg <= x_5_load_1_reg_2374_pp0_iter6_reg;
        x_5_load_1_reg_2374_pp0_iter8_reg <= x_5_load_1_reg_2374_pp0_iter7_reg;
        x_5_load_1_reg_2374_pp0_iter9_reg <= x_5_load_1_reg_2374_pp0_iter8_reg;
        x_5_load_reg_2294_pp0_iter2_reg <= x_5_load_reg_2294;
        x_6_load_1_reg_2379_pp0_iter10_reg <= x_6_load_1_reg_2379_pp0_iter9_reg;
        x_6_load_1_reg_2379_pp0_iter2_reg <= x_6_load_1_reg_2379;
        x_6_load_1_reg_2379_pp0_iter3_reg <= x_6_load_1_reg_2379_pp0_iter2_reg;
        x_6_load_1_reg_2379_pp0_iter4_reg <= x_6_load_1_reg_2379_pp0_iter3_reg;
        x_6_load_1_reg_2379_pp0_iter5_reg <= x_6_load_1_reg_2379_pp0_iter4_reg;
        x_6_load_1_reg_2379_pp0_iter6_reg <= x_6_load_1_reg_2379_pp0_iter5_reg;
        x_6_load_1_reg_2379_pp0_iter7_reg <= x_6_load_1_reg_2379_pp0_iter6_reg;
        x_6_load_1_reg_2379_pp0_iter8_reg <= x_6_load_1_reg_2379_pp0_iter7_reg;
        x_6_load_1_reg_2379_pp0_iter9_reg <= x_6_load_1_reg_2379_pp0_iter8_reg;
        x_6_load_reg_2299_pp0_iter2_reg <= x_6_load_reg_2299;
        x_7_load_1_reg_2384_pp0_iter10_reg <= x_7_load_1_reg_2384_pp0_iter9_reg;
        x_7_load_1_reg_2384_pp0_iter11_reg <= x_7_load_1_reg_2384_pp0_iter10_reg;
        x_7_load_1_reg_2384_pp0_iter2_reg <= x_7_load_1_reg_2384;
        x_7_load_1_reg_2384_pp0_iter3_reg <= x_7_load_1_reg_2384_pp0_iter2_reg;
        x_7_load_1_reg_2384_pp0_iter4_reg <= x_7_load_1_reg_2384_pp0_iter3_reg;
        x_7_load_1_reg_2384_pp0_iter5_reg <= x_7_load_1_reg_2384_pp0_iter4_reg;
        x_7_load_1_reg_2384_pp0_iter6_reg <= x_7_load_1_reg_2384_pp0_iter5_reg;
        x_7_load_1_reg_2384_pp0_iter7_reg <= x_7_load_1_reg_2384_pp0_iter6_reg;
        x_7_load_1_reg_2384_pp0_iter8_reg <= x_7_load_1_reg_2384_pp0_iter7_reg;
        x_7_load_1_reg_2384_pp0_iter9_reg <= x_7_load_1_reg_2384_pp0_iter8_reg;
        x_7_load_reg_2304_pp0_iter2_reg <= x_7_load_reg_2304;
        x_7_load_reg_2304_pp0_iter3_reg <= x_7_load_reg_2304_pp0_iter2_reg;
        x_8_load_1_reg_2389_pp0_iter10_reg <= x_8_load_1_reg_2389_pp0_iter9_reg;
        x_8_load_1_reg_2389_pp0_iter11_reg <= x_8_load_1_reg_2389_pp0_iter10_reg;
        x_8_load_1_reg_2389_pp0_iter2_reg <= x_8_load_1_reg_2389;
        x_8_load_1_reg_2389_pp0_iter3_reg <= x_8_load_1_reg_2389_pp0_iter2_reg;
        x_8_load_1_reg_2389_pp0_iter4_reg <= x_8_load_1_reg_2389_pp0_iter3_reg;
        x_8_load_1_reg_2389_pp0_iter5_reg <= x_8_load_1_reg_2389_pp0_iter4_reg;
        x_8_load_1_reg_2389_pp0_iter6_reg <= x_8_load_1_reg_2389_pp0_iter5_reg;
        x_8_load_1_reg_2389_pp0_iter7_reg <= x_8_load_1_reg_2389_pp0_iter6_reg;
        x_8_load_1_reg_2389_pp0_iter8_reg <= x_8_load_1_reg_2389_pp0_iter7_reg;
        x_8_load_1_reg_2389_pp0_iter9_reg <= x_8_load_1_reg_2389_pp0_iter8_reg;
        x_8_load_reg_2309_pp0_iter2_reg <= x_8_load_reg_2309;
        x_8_load_reg_2309_pp0_iter3_reg <= x_8_load_reg_2309_pp0_iter2_reg;
        x_9_load_1_reg_2394_pp0_iter10_reg <= x_9_load_1_reg_2394_pp0_iter9_reg;
        x_9_load_1_reg_2394_pp0_iter11_reg <= x_9_load_1_reg_2394_pp0_iter10_reg;
        x_9_load_1_reg_2394_pp0_iter12_reg <= x_9_load_1_reg_2394_pp0_iter11_reg;
        x_9_load_1_reg_2394_pp0_iter2_reg <= x_9_load_1_reg_2394;
        x_9_load_1_reg_2394_pp0_iter3_reg <= x_9_load_1_reg_2394_pp0_iter2_reg;
        x_9_load_1_reg_2394_pp0_iter4_reg <= x_9_load_1_reg_2394_pp0_iter3_reg;
        x_9_load_1_reg_2394_pp0_iter5_reg <= x_9_load_1_reg_2394_pp0_iter4_reg;
        x_9_load_1_reg_2394_pp0_iter6_reg <= x_9_load_1_reg_2394_pp0_iter5_reg;
        x_9_load_1_reg_2394_pp0_iter7_reg <= x_9_load_1_reg_2394_pp0_iter6_reg;
        x_9_load_1_reg_2394_pp0_iter8_reg <= x_9_load_1_reg_2394_pp0_iter7_reg;
        x_9_load_1_reg_2394_pp0_iter9_reg <= x_9_load_1_reg_2394_pp0_iter8_reg;
        x_9_load_reg_2314_pp0_iter2_reg <= x_9_load_reg_2314;
        x_9_load_reg_2314_pp0_iter3_reg <= x_9_load_reg_2314_pp0_iter2_reg;
        x_9_load_reg_2314_pp0_iter4_reg <= x_9_load_reg_2314_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln1107_reg_2115 <= icmp_ln1107_fu_1204_p2;
        icmp_ln1107_reg_2115_pp0_iter1_reg <= icmp_ln1107_reg_2115;
        local_max_2_reg_2429 <= local_max_2_fmaxf_fu_880_ap_return;
        trunc_ln1_reg_2279_pp0_iter1_reg <= trunc_ln1_reg_2279;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1107_fu_1204_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln1_reg_2279 <= {{ap_sig_allocacmp_i[9:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_load_1_reg_2349 <= x_0_q0;
        x_10_load_1_reg_2399 <= x_10_q0;
        x_10_load_reg_2319 <= x_10_q1;
        x_11_load_1_reg_2404 <= x_11_q0;
        x_11_load_reg_2324 <= x_11_q1;
        x_12_load_1_reg_2409 <= x_12_q0;
        x_12_load_reg_2329 <= x_12_q1;
        x_13_load_1_reg_2414 <= x_13_q0;
        x_13_load_reg_2334 <= x_13_q1;
        x_14_load_1_reg_2419 <= x_14_q0;
        x_14_load_reg_2339 <= x_14_q1;
        x_15_load_1_reg_2424 <= x_15_q0;
        x_15_load_reg_2344 <= x_15_q1;
        x_1_load_1_reg_2354 <= x_1_q0;
        x_2_load_1_reg_2359 <= x_2_q0;
        x_3_load_1_reg_2364 <= x_3_q0;
        x_3_load_reg_2284 <= x_3_q1;
        x_4_load_1_reg_2369 <= x_4_q0;
        x_4_load_reg_2289 <= x_4_q1;
        x_5_load_1_reg_2374 <= x_5_q0;
        x_5_load_reg_2294 <= x_5_q1;
        x_6_load_1_reg_2379 <= x_6_q0;
        x_6_load_reg_2299 <= x_6_q1;
        x_7_load_1_reg_2384 <= x_7_q0;
        x_7_load_reg_2304 <= x_7_q1;
        x_8_load_1_reg_2389 <= x_8_q0;
        x_8_load_reg_2309 <= x_8_q1;
        x_9_load_1_reg_2394 <= x_9_q0;
        x_9_load_reg_2314 <= x_9_q1;
    end
end

always @ (*) begin
    if (((icmp_ln1107_fu_1204_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_198;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_10_out_ap_vld = 1'b1;
    end else begin
        partial_max_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_11_out_ap_vld = 1'b1;
    end else begin
        partial_max_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_12_out_ap_vld = 1'b1;
    end else begin
        partial_max_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_13_out_ap_vld = 1'b1;
    end else begin
        partial_max_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_14_out_ap_vld = 1'b1;
    end else begin
        partial_max_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_15_out_ap_vld = 1'b1;
    end else begin
        partial_max_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_16_out_ap_vld = 1'b1;
    end else begin
        partial_max_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_17_out_ap_vld = 1'b1;
    end else begin
        partial_max_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_18_out_ap_vld = 1'b1;
    end else begin
        partial_max_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_19_out_ap_vld = 1'b1;
    end else begin
        partial_max_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_1_out_ap_vld = 1'b1;
    end else begin
        partial_max_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_20_out_ap_vld = 1'b1;
    end else begin
        partial_max_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_21_out_ap_vld = 1'b1;
    end else begin
        partial_max_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_22_out_ap_vld = 1'b1;
    end else begin
        partial_max_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_23_out_ap_vld = 1'b1;
    end else begin
        partial_max_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_2_out_ap_vld = 1'b1;
    end else begin
        partial_max_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_3_out_ap_vld = 1'b1;
    end else begin
        partial_max_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_4_out_ap_vld = 1'b1;
    end else begin
        partial_max_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_5_out_ap_vld = 1'b1;
    end else begin
        partial_max_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_6_out_ap_vld = 1'b1;
    end else begin
        partial_max_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_7_out_ap_vld = 1'b1;
    end else begin
        partial_max_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_8_out_ap_vld = 1'b1;
    end else begin
        partial_max_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_9_out_ap_vld = 1'b1;
    end else begin
        partial_max_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1107_reg_2115_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_max_out_ap_vld = 1'b1;
    end else begin
        partial_max_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce1 = 1'b1;
    end else begin
        x_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce1 = 1'b1;
    end else begin
        x_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce1 = 1'b1;
    end else begin
        x_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce1 = 1'b1;
    end else begin
        x_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce1 = 1'b1;
    end else begin
        x_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce1 = 1'b1;
    end else begin
        x_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce1 = 1'b1;
    end else begin
        x_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce1 = 1'b1;
    end else begin
        x_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce1 = 1'b1;
    end else begin
        x_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce1 = 1'b1;
    end else begin
        x_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce1 = 1'b1;
    end else begin
        x_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce1 = 1'b1;
    end else begin
        x_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1107_fu_1296_p2 = (ap_sig_allocacmp_i + 10'd32);

assign add_ln1116_1_fu_1260_p2 = (zext_ln1116_2_fu_1256_p1 + sub_ln1116);

assign add_ln1116_fu_1224_p2 = (zext_ln1116_fu_1220_p1 + sub_ln1116);

assign and_ln18_10_fu_1654_p2 = (xor_ln18_fu_1648_p2 & and_ln18_fu_1532_p2);

assign and_ln18_11_fu_1686_p2 = (xor_ln18_2_fu_1680_p2 & and_ln18_2_fu_1544_p2);

assign and_ln18_2_fu_1544_p2 = (icmp_ln1023_2_fu_1538_p2 & icmp_ln1019_2_fu_1520_p2);

assign and_ln18_7_fu_1622_p2 = (and_ln18_fu_1532_p2 & and_ln18_2_fu_1544_p2);

assign and_ln18_8_fu_1628_p2 = (xor_ln25_fu_1616_p2 & and_ln18_7_fu_1622_p2);

assign and_ln18_9_fu_1642_p2 = (icmp_ln1023_2_fu_1538_p2 & icmp_ln1019_2_fu_1520_p2);

assign and_ln18_fu_1532_p2 = (icmp_ln1023_fu_1526_p2 & icmp_ln1019_fu_1514_p2);

assign and_ln25_2_fu_1610_p2 = (icmp_ln25_fu_1490_p2 & icmp_ln25_2_fu_1502_p2);

assign and_ln25_fu_1508_p2 = (icmp_ln25_fu_1490_p2 & icmp_ln25_2_fu_1502_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2135 = ((ap_enable_reg_pp0_iter16 == 1'b1) & ((trunc_ln1_reg_2279_pp0_iter15_reg == 5'd23) | ((trunc_ln1_reg_2279_pp0_iter15_reg == 5'd24) | ((trunc_ln1_reg_2279_pp0_iter15_reg == 5'd25) | ((trunc_ln1_reg_2279_pp0_iter15_reg == 5'd26) | ((trunc_ln1_reg_2279_pp0_iter15_reg == 5'd27) | ((trunc_ln1_reg_2279_pp0_iter15_reg == 5'd28) | ((trunc_ln1_reg_2279_pp0_iter15_reg == 5'd29) | ((trunc_ln1_reg_2279_pp0_iter15_reg == 5'd30) | (trunc_ln1_reg_2279_pp0_iter15_reg == 5'd31))))))))));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign data_V_2_fu_1458_p1 = local_max_32_fmaxf_fu_1070_ap_return;

assign data_V_fu_1432_p1 = dc_fu_1379_p26;

assign grp_fmaxf_fu_1465_p_din1 = local_max_9_fmaxf_fu_927_ap_return;

assign grp_fmaxf_fu_1465_p_din2 = x_10_load_reg_2319_pp0_iter4_reg;

assign grp_fmaxf_fu_1471_p_din1 = local_max_10_reg_2449;

assign grp_fmaxf_fu_1471_p_din2 = x_11_load_reg_2324_pp0_iter5_reg;

assign icmp_ln1019_2_fu_1520_p2 = ((y_fp_exp_V_fu_1470_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_1514_p2 = ((x_fp_exp_V_fu_1444_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_2_fu_1538_p2 = ((y_fp_sig_V_fu_1480_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_1526_p2 = ((x_fp_sig_V_fu_1454_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln1107_fu_1204_p2 = ((ap_sig_allocacmp_i < 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln25_2_fu_1502_p2 = ((or_ln25_2_fu_1496_p2 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_1490_p2 = ((or_ln25_fu_1484_p2 == 8'd0) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1210_p4 = {{ap_sig_allocacmp_i[9:4]}};

assign or_ln1116_fu_1250_p2 = (lshr_ln_fu_1210_p4 | 6'd1);

assign or_ln18_2_fu_1674_p2 = (and_ln25_fu_1508_p2 | and_ln18_fu_1532_p2);

assign or_ln18_fu_1660_p2 = (and_ln25_fu_1508_p2 | and_ln18_10_fu_1654_p2);

assign or_ln25_2_fu_1496_p2 = (y_fp_sig_V_fu_1480_p1 | x_fp_sig_V_fu_1454_p1);

assign or_ln25_fu_1484_p2 = (y_fp_exp_V_fu_1470_p4 | x_fp_exp_V_fu_1444_p4);

assign p_Result_4_fu_1462_p3 = data_V_2_fu_1458_p1[32'd31];

assign p_Result_5_fu_1550_p4 = {|(1'd1), x_fp_sig_V_fu_1454_p1[22 - 1:0]};

assign p_Result_6_fu_1560_p4 = {{{p_Result_s_fu_1436_p3}, {8'd255}}, {p_Result_5_fu_1550_p4}};

assign p_Result_s_fu_1436_p3 = data_V_fu_1432_p1[32'd31];

assign partial_max_10_out = partial_max_10_fu_242;

assign partial_max_11_out = partial_max_11_fu_246;

assign partial_max_12_out = partial_max_12_fu_250;

assign partial_max_13_out = partial_max_13_fu_254;

assign partial_max_14_out = partial_max_14_fu_258;

assign partial_max_15_out = partial_max_15_fu_262;

assign partial_max_16_out = partial_max_16_fu_266;

assign partial_max_17_out = partial_max_17_fu_270;

assign partial_max_18_out = partial_max_18_fu_274;

assign partial_max_19_out = partial_max_19_fu_278;

assign partial_max_1_out = partial_max_1_fu_206;

assign partial_max_20_out = partial_max_20_fu_282;

assign partial_max_21_out = partial_max_21_fu_286;

assign partial_max_22_out = partial_max_22_fu_290;

assign partial_max_23_out = partial_max_23_fu_294;

assign partial_max_25_fu_1692_p3 = ((and_ln18_11_fu_1686_p2[0:0] == 1'b1) ? dc_fu_1379_p26 : res_7_fu_1666_p3);

assign partial_max_2_out = partial_max_2_fu_210;

assign partial_max_3_out = partial_max_3_fu_214;

assign partial_max_4_out = partial_max_4_fu_218;

assign partial_max_5_out = partial_max_5_fu_222;

assign partial_max_6_out = partial_max_6_fu_226;

assign partial_max_7_out = partial_max_7_fu_230;

assign partial_max_8_out = partial_max_8_fu_234;

assign partial_max_9_out = partial_max_9_fu_238;

assign partial_max_out = partial_max_fu_202;

assign res_5_fu_1602_p3 = ((ymaggreater_2_fu_1594_p3[0:0] == 1'b1) ? local_max_32_fmaxf_fu_1070_ap_return : dc_fu_1379_p26);

assign res_6_fu_1634_p3 = ((and_ln18_8_fu_1628_p2[0:0] == 1'b1) ? res_fu_1570_p1 : res_5_fu_1602_p3);

assign res_7_fu_1666_p3 = ((or_ln18_fu_1660_p2[0:0] == 1'b1) ? local_max_32_fmaxf_fu_1070_ap_return : res_6_fu_1634_p3);

assign res_fu_1570_p1 = p_Result_6_fu_1560_p4;

assign select_ln39_fu_1586_p3 = ((p_Result_s_fu_1436_p3[0:0] == 1'b1) ? xor_ln39_fu_1580_p2 : ymaggreater_fu_1574_p2);

assign x_0_address0 = zext_ln1116_3_fu_1266_p1;

assign x_0_address1 = zext_ln1116_1_fu_1230_p1;

assign x_10_address0 = zext_ln1116_3_fu_1266_p1;

assign x_10_address1 = zext_ln1116_1_fu_1230_p1;

assign x_11_address0 = zext_ln1116_3_fu_1266_p1;

assign x_11_address1 = zext_ln1116_1_fu_1230_p1;

assign x_12_address0 = zext_ln1116_3_fu_1266_p1;

assign x_12_address1 = zext_ln1116_1_fu_1230_p1;

assign x_13_address0 = zext_ln1116_3_fu_1266_p1;

assign x_13_address1 = zext_ln1116_1_fu_1230_p1;

assign x_14_address0 = zext_ln1116_3_fu_1266_p1;

assign x_14_address1 = zext_ln1116_1_fu_1230_p1;

assign x_15_address0 = zext_ln1116_3_fu_1266_p1;

assign x_15_address1 = zext_ln1116_1_fu_1230_p1;

assign x_1_address0 = zext_ln1116_3_fu_1266_p1;

assign x_1_address1 = zext_ln1116_1_fu_1230_p1;

assign x_2_address0 = zext_ln1116_3_fu_1266_p1;

assign x_2_address1 = zext_ln1116_1_fu_1230_p1;

assign x_3_address0 = zext_ln1116_3_fu_1266_p1;

assign x_3_address1 = zext_ln1116_1_fu_1230_p1;

assign x_4_address0 = zext_ln1116_3_fu_1266_p1;

assign x_4_address1 = zext_ln1116_1_fu_1230_p1;

assign x_5_address0 = zext_ln1116_3_fu_1266_p1;

assign x_5_address1 = zext_ln1116_1_fu_1230_p1;

assign x_6_address0 = zext_ln1116_3_fu_1266_p1;

assign x_6_address1 = zext_ln1116_1_fu_1230_p1;

assign x_7_address0 = zext_ln1116_3_fu_1266_p1;

assign x_7_address1 = zext_ln1116_1_fu_1230_p1;

assign x_8_address0 = zext_ln1116_3_fu_1266_p1;

assign x_8_address1 = zext_ln1116_1_fu_1230_p1;

assign x_9_address0 = zext_ln1116_3_fu_1266_p1;

assign x_9_address1 = zext_ln1116_1_fu_1230_p1;

assign x_fp_exp_V_fu_1444_p4 = {{data_V_fu_1432_p1[30:23]}};

assign x_fp_sig_V_fu_1454_p1 = data_V_fu_1432_p1[22:0];

assign xor_ln18_2_fu_1680_p2 = (or_ln18_2_fu_1674_p2 ^ 1'd1);

assign xor_ln18_fu_1648_p2 = (1'd1 ^ and_ln18_9_fu_1642_p2);

assign xor_ln25_fu_1616_p2 = (1'd1 ^ and_ln25_2_fu_1610_p2);

assign xor_ln39_fu_1580_p2 = (ymaggreater_fu_1574_p2 ^ 1'd1);

assign y_fp_exp_V_fu_1470_p4 = {{data_V_2_fu_1458_p1[30:23]}};

assign y_fp_sig_V_fu_1480_p1 = data_V_2_fu_1458_p1[22:0];

assign ymaggreater_2_fu_1594_p3 = ((p_Result_4_fu_1462_p3[0:0] == 1'b1) ? select_ln39_fu_1586_p3 : ymaggreater_fu_1574_p2);

assign ymaggreater_fu_1574_p2 = (($signed(data_V_fu_1432_p1) < $signed(data_V_2_fu_1458_p1)) ? 1'b1 : 1'b0);

assign zext_ln1116_1_fu_1230_p1 = add_ln1116_fu_1224_p2;

assign zext_ln1116_2_fu_1256_p1 = or_ln1116_fu_1250_p2;

assign zext_ln1116_3_fu_1266_p1 = add_ln1116_1_fu_1260_p2;

assign zext_ln1116_fu_1220_p1 = lshr_ln_fu_1210_p4;

endmodule //activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks
