--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml top_sdram.twx top_sdram.ncd -o top_sdram.twr top_sdram.pcf -ucf
top_sdram.ucf

Design file:              top_sdram.ncd
Physical constraint file: top_sdram.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk48
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |    4.880(R)|      SLOW  |   -2.145(R)|      FAST  |clk               |   0.000|
rx          |    1.393(R)|      SLOW  |   -0.820(R)|      FAST  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk48 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
H_SYNC      |         5.882(R)|      SLOW  |         3.444(R)|      FAST  |clk               |   0.000|
RGB<0>      |        12.603(R)|      SLOW  |         4.279(R)|      FAST  |clk               |   0.000|
RGB<1>      |        12.269(R)|      SLOW  |         4.021(R)|      FAST  |clk               |   0.000|
RGB<2>      |        12.896(R)|      SLOW  |         4.475(R)|      FAST  |clk               |   0.000|
RGB<3>      |        12.562(R)|      SLOW  |         4.217(R)|      FAST  |clk               |   0.000|
RGB<4>      |        12.809(R)|      SLOW  |         4.388(R)|      FAST  |clk               |   0.000|
RGB<5>      |        12.773(R)|      SLOW  |         4.364(R)|      FAST  |clk               |   0.000|
RGB<6>      |        13.085(R)|      SLOW  |         4.582(R)|      FAST  |clk               |   0.000|
RGB<7>      |        13.244(R)|      SLOW  |         4.703(R)|      FAST  |clk               |   0.000|
RGB<8>      |        13.329(R)|      SLOW  |         4.723(R)|      FAST  |clk               |   0.000|
RGB<9>      |        13.124(R)|      SLOW  |         4.615(R)|      FAST  |clk               |   0.000|
RGB<10>     |        13.220(R)|      SLOW  |         4.618(R)|      FAST  |clk               |   0.000|
RGB<11>     |        13.433(R)|      SLOW  |         4.760(R)|      FAST  |clk               |   0.000|
RGB<12>     |        13.520(R)|      SLOW  |         4.847(R)|      FAST  |clk               |   0.000|
RGB<13>     |        13.353(R)|      SLOW  |         4.718(R)|      FAST  |clk               |   0.000|
RGB<14>     |        12.349(R)|      SLOW  |         4.124(R)|      FAST  |clk               |   0.000|
RGB<15>     |        12.142(R)|      SLOW  |         3.993(R)|      FAST  |clk               |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk48
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk48          |    5.568|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 17 01:30:32 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



