
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: _584_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _584_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _584_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[0] (net)
                      0.078223    0.000000    0.681963 v sine_out[0] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _594_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _594_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _594_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[10] (net)
                      0.078223    0.000000    0.681963 v sine_out[10] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _595_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _595_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _595_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[11] (net)
                      0.078223    0.000000    0.681963 v sine_out[11] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _596_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _596_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _596_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[12] (net)
                      0.078223    0.000000    0.681963 v sine_out[12] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _597_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _597_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _597_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[13] (net)
                      0.078223    0.000000    0.681963 v sine_out[13] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _598_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _598_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _598_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[14] (net)
                      0.078223    0.000000    0.681963 v sine_out[14] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _599_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _599_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _599_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[15] (net)
                      0.078223    0.000000    0.681963 v sine_out[15] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _585_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _585_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _585_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[1] (net)
                      0.078223    0.000000    0.681963 v sine_out[1] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _586_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _586_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _586_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[2] (net)
                      0.078223    0.000000    0.681963 v sine_out[2] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _587_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _587_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _587_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[3] (net)
                      0.078223    0.000000    0.681963 v sine_out[3] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _588_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _588_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _588_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[4] (net)
                      0.078223    0.000000    0.681963 v sine_out[4] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _589_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _589_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _589_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[5] (net)
                      0.078223    0.000000    0.681963 v sine_out[5] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _590_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _590_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _590_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[6] (net)
                      0.078223    0.000000    0.681963 v sine_out[6] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _591_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _591_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _591_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[7] (net)
                      0.078223    0.000000    0.681963 v sine_out[7] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _592_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _592_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _592_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[8] (net)
                      0.078223    0.000000    0.681963 v sine_out[8] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: _593_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _593_/CLK (sky130_fd_sc_hd__dfrtp_2)
     1    0.033400    0.078223    0.350265    0.681963 v _593_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         sine_out[9] (net)
                      0.078223    0.000000    0.681963 v sine_out[9] (out)
                                              0.681963   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock network delay (propagated)
                                 -0.005100    5.094900   clock uncertainty
                                  0.000000    5.094900   clock reconvergence pessimism
                                 -2.295000    2.799900   output external delay
                                              2.799900   data required time
---------------------------------------------------------------------------------------------
                                              2.799900   data required time
                                             -0.681963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117937   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _609_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[0] (ram256x16)
                                                         sine_out_temp0[0] (net)
                      0.001526    0.000000    2.990646 v _609_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _609_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _610_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[1] (ram256x16)
                                                         sine_out_temp0[1] (net)
                      0.001526    0.000000    2.990646 v _610_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _610_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _611_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[2] (ram256x16)
                                                         sine_out_temp0[2] (net)
                      0.001526    0.000000    2.990646 v _611_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _611_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _612_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[3] (ram256x16)
                                                         sine_out_temp0[3] (net)
                      0.001526    0.000000    2.990646 v _612_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _612_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _613_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[4] (ram256x16)
                                                         sine_out_temp0[4] (net)
                      0.001526    0.000000    2.990646 v _613_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _613_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _614_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[5] (ram256x16)
                                                         sine_out_temp0[5] (net)
                      0.001526    0.000000    2.990646 v _614_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _614_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _615_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[6] (ram256x16)
                                                         sine_out_temp0[6] (net)
                      0.001526    0.000000    2.990646 v _615_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _615_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _616_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[7] (ram256x16)
                                                         sine_out_temp0[7] (net)
                      0.001526    0.000000    2.990646 v _616_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _616_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _617_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[8] (ram256x16)
                                                         sine_out_temp0[8] (net)
                      0.001526    0.000000    2.990646 v _617_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _617_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _618_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[9] (ram256x16)
                                                         sine_out_temp0[9] (net)
                      0.001526    0.000000    2.990646 v _618_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _618_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _619_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[10] (ram256x16)
                                                         sine_out_temp0[10] (net)
                      0.001526    0.000000    2.990646 v _619_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _619_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _620_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[11] (ram256x16)
                                                         sine_out_temp0[11] (net)
                      0.001526    0.000000    2.990646 v _620_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _620_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _621_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[12] (ram256x16)
                                                         sine_out_temp0[12] (net)
                      0.001526    0.000000    2.990646 v _621_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _621_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _622_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[13] (ram256x16)
                                                         sine_out_temp0[13] (net)
                      0.001526    0.000000    2.990646 v _622_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _622_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _623_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[14] (ram256x16)
                                                         sine_out_temp0[14] (net)
                      0.001526    0.000000    2.990646 v _623_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _623_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _624_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.347760    0.000000    2.697306 v mem_i0/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i0/dout1[15] (ram256x16)
                                                         sine_out_temp0[15] (net)
                      0.001526    0.000000    2.990646 v _624_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _624_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _625_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[0] (ram256x16)
                                                         sine_out_temp1[0] (net)
                      0.001526    0.000000    2.990646 v _625_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _625_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _626_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[1] (ram256x16)
                                                         sine_out_temp1[1] (net)
                      0.001526    0.000000    2.990646 v _626_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _626_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _627_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[2] (ram256x16)
                                                         sine_out_temp1[2] (net)
                      0.001526    0.000000    2.990646 v _627_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _627_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _628_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[3] (ram256x16)
                                                         sine_out_temp1[3] (net)
                      0.001526    0.000000    2.990646 v _628_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _628_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _629_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[4] (ram256x16)
                                                         sine_out_temp1[4] (net)
                      0.001526    0.000000    2.990646 v _629_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _629_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _630_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[5] (ram256x16)
                                                         sine_out_temp1[5] (net)
                      0.001526    0.000000    2.990646 v _630_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _630_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _631_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[6] (ram256x16)
                                                         sine_out_temp1[6] (net)
                      0.001526    0.000000    2.990646 v _631_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _631_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _632_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[7] (ram256x16)
                                                         sine_out_temp1[7] (net)
                      0.001526    0.000000    2.990646 v _632_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _632_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _633_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[8] (ram256x16)
                                                         sine_out_temp1[8] (net)
                      0.001526    0.000000    2.990646 v _633_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _633_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _634_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[9] (ram256x16)
                                                         sine_out_temp1[9] (net)
                      0.001526    0.000000    2.990646 v _634_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _634_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _635_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[10] (ram256x16)
                                                         sine_out_temp1[10] (net)
                      0.001526    0.000000    2.990646 v _635_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _635_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _636_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[11] (ram256x16)
                                                         sine_out_temp1[11] (net)
                      0.001526    0.000000    2.990646 v _636_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _636_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _637_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[12] (ram256x16)
                                                         sine_out_temp1[12] (net)
                      0.001526    0.000000    2.990646 v _637_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _637_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _638_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[13] (ram256x16)
                                                         sine_out_temp1[13] (net)
                      0.001526    0.000000    2.990646 v _638_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _638_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _639_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[14] (ram256x16)
                                                         sine_out_temp1[14] (net)
                      0.001526    0.000000    2.990646 v _639_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _639_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _640_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.550000    2.550000   clock clk (fall edge)
                                  0.000000    2.550000   clock source latency
    63    0.132194    0.195615    0.147306    2.697306 v clk (in)
                                                         clk (net)
                      0.618241    0.000000    2.697306 v mem_i1/clk1 (ram256x16)
     1    0.001783    0.002035    0.293340    2.990646 v mem_i1/dout1[15] (ram256x16)
                                                         sine_out_temp1[15] (net)
                      0.001526    0.000000    2.990646 v _640_/D (sky130_fd_sc_hd__dfxtp_2)
                                              2.990646   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _640_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.017168    5.409430   library setup time
                                              5.409430   data required time
---------------------------------------------------------------------------------------------
                                              5.409430   data required time
                                             -2.990646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418783   slack (MET)


Startpoint: addr00[0] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr00[0] (in)
                                                         addr00[0] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/addr0[0] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr00[1] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr00[1] (in)
                                                         addr00[1] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/addr0[1] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr00[2] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr00[2] (in)
                                                         addr00[2] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/addr0[2] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr00[3] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr00[3] (in)
                                                         addr00[3] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/addr0[3] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr00[4] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr00[4] (in)
                                                         addr00[4] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/addr0[4] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr00[5] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr00[5] (in)
                                                         addr00[5] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/addr0[5] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr00[6] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr00[6] (in)
                                                         addr00[6] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/addr0[6] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr00[7] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr00[7] (in)
                                                         addr00[7] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/addr0[7] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: csb00 (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ csb00 (in)
                                                         csb00 (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/csb0 (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[0] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[0] (in)
                                                         din00[0] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[0] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[10] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[10] (in)
                                                         din00[10] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[10] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[11] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[11] (in)
                                                         din00[11] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[11] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[12] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[12] (in)
                                                         din00[12] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[12] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[13] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[13] (in)
                                                         din00[13] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[13] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[14] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[14] (in)
                                                         din00[14] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[14] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[15] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[15] (in)
                                                         din00[15] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[15] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[1] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[1] (in)
                                                         din00[1] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[1] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[2] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[2] (in)
                                                         din00[2] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[2] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[3] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[3] (in)
                                                         din00[3] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[3] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[4] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[4] (in)
                                                         din00[4] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[4] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[5] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[5] (in)
                                                         din00[5] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[5] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[6] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[6] (in)
                                                         din00[6] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[6] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[7] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[7] (in)
                                                         din00[7] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[7] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[8] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[8] (in)
                                                         din00[8] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[8] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din00[9] (input port clocked by clk)
Endpoint: mem_i0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din00[9] (in)
                                                         din00[9] (net)
                      0.038520    0.000000    2.567500 ^ mem_i0/din0[9] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.643741    0.000000    5.431698 ^ mem_i0/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr01[0] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr01[0] (in)
                                                         addr01[0] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/addr0[0] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr01[1] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr01[1] (in)
                                                         addr01[1] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/addr0[1] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr01[2] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr01[2] (in)
                                                         addr01[2] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/addr0[2] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr01[3] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr01[3] (in)
                                                         addr01[3] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/addr0[3] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr01[4] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr01[4] (in)
                                                         addr01[4] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/addr0[4] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr01[5] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr01[5] (in)
                                                         addr01[5] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/addr0[5] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr01[6] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr01[6] (in)
                                                         addr01[6] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/addr0[6] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: addr01[7] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ addr01[7] (in)
                                                         addr01[7] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/addr0[7] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: csb01 (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ csb01 (in)
                                                         csb01 (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/csb0 (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[0] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[0] (in)
                                                         din01[0] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[0] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[10] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[10] (in)
                                                         din01[10] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[10] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[11] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[11] (in)
                                                         din01[11] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[11] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[12] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[12] (in)
                                                         din01[12] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[12] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[13] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[13] (in)
                                                         din01[13] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[13] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[14] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[14] (in)
                                                         din01[14] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[14] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[15] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[15] (in)
                                                         din01[15] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[15] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[1] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[1] (in)
                                                         din01[1] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[1] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[2] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[2] (in)
                                                         din01[2] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[2] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[3] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[3] (in)
                                                         din01[3] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[3] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[4] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[4] (in)
                                                         din01[4] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[4] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[5] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[5] (in)
                                                         din01[5] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[5] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[6] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[6] (in)
                                                         din01[6] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[6] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[7] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[7] (in)
                                                         din01[7] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[7] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[8] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[8] (in)
                                                         din01[8] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[8] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: din01[9] (input port clocked by clk)
Endpoint: mem_i1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 ^ input external delay
     1    0.006890    0.028890    0.017500    2.567500 ^ din01[9] (in)
                                                         din01[9] (net)
                      0.038520    0.000000    2.567500 ^ mem_i1/din0[9] (ram256x16)
                                              2.567500   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.144428    0.000000    5.431698 ^ mem_i1/clk0 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -2.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756098   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _584_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _300_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _300_/Y (sky130_fd_sc_hd__inv_2)
                                                         _025_ (net)
                      0.041205    0.000000    2.732988 ^ _584_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _584_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _585_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _560_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _560_/Y (sky130_fd_sc_hd__inv_2)
                                                         _026_ (net)
                      0.041205    0.000000    2.732988 ^ _585_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _585_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _586_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _561_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _561_/Y (sky130_fd_sc_hd__inv_2)
                                                         _027_ (net)
                      0.041205    0.000000    2.732988 ^ _586_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _586_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _587_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _562_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _562_/Y (sky130_fd_sc_hd__inv_2)
                                                         _028_ (net)
                      0.041205    0.000000    2.732988 ^ _587_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _587_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _588_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _563_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _563_/Y (sky130_fd_sc_hd__inv_2)
                                                         _029_ (net)
                      0.041205    0.000000    2.732988 ^ _588_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _588_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _589_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _564_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _564_/Y (sky130_fd_sc_hd__inv_2)
                                                         _030_ (net)
                      0.041205    0.000000    2.732988 ^ _589_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _589_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _590_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _565_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _565_/Y (sky130_fd_sc_hd__inv_2)
                                                         _031_ (net)
                      0.041205    0.000000    2.732988 ^ _590_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _590_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _591_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _566_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _566_/Y (sky130_fd_sc_hd__inv_2)
                                                         _032_ (net)
                      0.041205    0.000000    2.732988 ^ _591_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _591_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _592_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _567_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _567_/Y (sky130_fd_sc_hd__inv_2)
                                                         _033_ (net)
                      0.041205    0.000000    2.732988 ^ _592_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _592_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _593_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _568_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _568_/Y (sky130_fd_sc_hd__inv_2)
                                                         _034_ (net)
                      0.041205    0.000000    2.732988 ^ _593_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _593_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _594_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _569_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _569_/Y (sky130_fd_sc_hd__inv_2)
                                                         _035_ (net)
                      0.041205    0.000000    2.732988 ^ _594_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _594_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _595_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _570_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _570_/Y (sky130_fd_sc_hd__inv_2)
                                                         _036_ (net)
                      0.041205    0.000000    2.732988 ^ _595_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _595_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _596_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _571_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _571_/Y (sky130_fd_sc_hd__inv_2)
                                                         _037_ (net)
                      0.041205    0.000000    2.732988 ^ _596_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _596_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _597_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _572_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _572_/Y (sky130_fd_sc_hd__inv_2)
                                                         _038_ (net)
                      0.041205    0.000000    2.732988 ^ _597_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _597_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _598_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _573_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _573_/Y (sky130_fd_sc_hd__inv_2)
                                                         _039_ (net)
                      0.041205    0.000000    2.732988 ^ _598_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _598_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _599_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _574_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _574_/Y (sky130_fd_sc_hd__inv_2)
                                                         _040_ (net)
                      0.041205    0.000000    2.732988 ^ _599_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _599_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _600_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _575_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _575_/Y (sky130_fd_sc_hd__inv_2)
                                                         _041_ (net)
                      0.041205    0.000000    2.732988 ^ _600_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _600_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _601_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _576_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _576_/Y (sky130_fd_sc_hd__inv_2)
                                                         _042_ (net)
                      0.041205    0.000000    2.732988 ^ _601_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _601_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _602_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _577_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _577_/Y (sky130_fd_sc_hd__inv_2)
                                                         _043_ (net)
                      0.041205    0.000000    2.732988 ^ _602_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _602_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _603_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _578_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _578_/Y (sky130_fd_sc_hd__inv_2)
                                                         _044_ (net)
                      0.041205    0.000000    2.732988 ^ _603_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _603_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _604_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _579_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _579_/Y (sky130_fd_sc_hd__inv_2)
                                                         _045_ (net)
                      0.041205    0.000000    2.732988 ^ _604_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _604_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _605_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _580_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _580_/Y (sky130_fd_sc_hd__inv_2)
                                                         _046_ (net)
                      0.041205    0.000000    2.732988 ^ _605_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _605_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _606_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _581_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _581_/Y (sky130_fd_sc_hd__inv_2)
                                                         _047_ (net)
                      0.041205    0.000000    2.732988 ^ _606_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _606_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _607_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _582_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _582_/Y (sky130_fd_sc_hd__inv_2)
                                                         _048_ (net)
                      0.041205    0.000000    2.732988 ^ _607_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _607_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _608_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.550000    2.550000 v input external delay
    25    0.107125    0.159362    0.118942    2.668942 v rst (in)
                                                         rst (net)
                      0.159362    0.000000    2.668942 v _583_/A (sky130_fd_sc_hd__inv_2)
     1    0.003617    0.041205    0.064046    2.732988 ^ _583_/Y (sky130_fd_sc_hd__inv_2)
                                                         _049_ (net)
                      0.041205    0.000000    2.732988 ^ _608_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              2.732988   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _608_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                  0.199897    5.626495   library recovery time
                                              5.626495   data required time
---------------------------------------------------------------------------------------------
                                              5.626495   data required time
                                             -2.732988   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893507   slack (MET)


Startpoint: _601_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _600_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _601_/CLK (sky130_fd_sc_hd__dfrtp_2)
     9    0.038059    0.085057    0.357854    0.689552 v _601_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[1] (net)
                      0.085057    0.000000    0.689552 v _506_/A (sky130_fd_sc_hd__xnor2_2)
     2    0.006460    0.054174    0.113531    0.803083 v _506_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _262_ (net)
                      0.054174    0.000000    0.803083 v _508_/A2 (sky130_fd_sc_hd__o21ba_2)
     1    0.002154    0.024255    0.121021    0.924104 v _508_/X (sky130_fd_sc_hd__o21ba_2)
                                                         _264_ (net)
                      0.024255    0.000000    0.924104 v _509_/C1 (sky130_fd_sc_hd__a221o_2)
     1    0.001465    0.028367    0.097554    1.021658 v _509_/X (sky130_fd_sc_hd__a221o_2)
                                                         _265_ (net)
                      0.028367    0.000000    1.021658 v _511_/C (sky130_fd_sc_hd__or4_2)
     1    0.001465    0.060832    0.327590    1.349248 v _511_/X (sky130_fd_sc_hd__or4_2)
                                                         _267_ (net)
                      0.060832    0.000000    1.349248 v _516_/C (sky130_fd_sc_hd__or4_2)
     9    0.013605    0.094836    0.384913    1.734161 v _516_/X (sky130_fd_sc_hd__or4_2)
                                                         _272_ (net)
                      0.094836    0.000000    1.734161 v _517_/B (sky130_fd_sc_hd__and2b_2)
     1    0.002059    0.024670    0.136970    1.871131 v _517_/X (sky130_fd_sc_hd__and2b_2)
                                                         _016_ (net)
                      0.024670    0.000000    1.871131 v _600_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.871131   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _600_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.027716    5.398882   library setup time
                                              5.398882   data required time
---------------------------------------------------------------------------------------------
                                              5.398882   data required time
                                             -1.871131   data arrival time
---------------------------------------------------------------------------------------------
                                              3.527751   slack (MET)


Startpoint: _601_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _601_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _601_/CLK (sky130_fd_sc_hd__dfrtp_2)
     9    0.038059    0.085057    0.357854    0.689552 v _601_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[1] (net)
                      0.085057    0.000000    0.689552 v _506_/A (sky130_fd_sc_hd__xnor2_2)
     2    0.006460    0.054174    0.113531    0.803083 v _506_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _262_ (net)
                      0.054174    0.000000    0.803083 v _508_/A2 (sky130_fd_sc_hd__o21ba_2)
     1    0.002154    0.024255    0.121021    0.924104 v _508_/X (sky130_fd_sc_hd__o21ba_2)
                                                         _264_ (net)
                      0.024255    0.000000    0.924104 v _509_/C1 (sky130_fd_sc_hd__a221o_2)
     1    0.001465    0.028367    0.097554    1.021658 v _509_/X (sky130_fd_sc_hd__a221o_2)
                                                         _265_ (net)
                      0.028367    0.000000    1.021658 v _511_/C (sky130_fd_sc_hd__or4_2)
     1    0.001465    0.060832    0.327590    1.349248 v _511_/X (sky130_fd_sc_hd__or4_2)
                                                         _267_ (net)
                      0.060832    0.000000    1.349248 v _516_/C (sky130_fd_sc_hd__or4_2)
     9    0.013605    0.094836    0.384913    1.734161 v _516_/X (sky130_fd_sc_hd__or4_2)
                                                         _272_ (net)
                      0.094836    0.000000    1.734161 v _520_/A (sky130_fd_sc_hd__and3_2)
     1    0.002059    0.026252    0.126010    1.860171 v _520_/X (sky130_fd_sc_hd__and3_2)
                                                         _017_ (net)
                      0.026252    0.000000    1.860171 v _601_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.860171   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _601_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.028271    5.398327   library setup time
                                              5.398327   data required time
---------------------------------------------------------------------------------------------
                                              5.398327   data required time
                                             -1.860171   data arrival time
---------------------------------------------------------------------------------------------
                                              3.538157   slack (MET)


Startpoint: _601_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _604_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _601_/CLK (sky130_fd_sc_hd__dfrtp_2)
     9    0.038059    0.085057    0.357854    0.689552 v _601_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[1] (net)
                      0.085057    0.000000    0.689552 v _506_/A (sky130_fd_sc_hd__xnor2_2)
     2    0.006460    0.054174    0.113531    0.803083 v _506_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _262_ (net)
                      0.054174    0.000000    0.803083 v _508_/A2 (sky130_fd_sc_hd__o21ba_2)
     1    0.002154    0.024255    0.121021    0.924104 v _508_/X (sky130_fd_sc_hd__o21ba_2)
                                                         _264_ (net)
                      0.024255    0.000000    0.924104 v _509_/C1 (sky130_fd_sc_hd__a221o_2)
     1    0.001465    0.028367    0.097554    1.021658 v _509_/X (sky130_fd_sc_hd__a221o_2)
                                                         _265_ (net)
                      0.028367    0.000000    1.021658 v _511_/C (sky130_fd_sc_hd__or4_2)
     1    0.001465    0.060832    0.327590    1.349248 v _511_/X (sky130_fd_sc_hd__or4_2)
                                                         _267_ (net)
                      0.060832    0.000000    1.349248 v _516_/C (sky130_fd_sc_hd__or4_2)
     9    0.013605    0.094836    0.384913    1.734161 v _516_/X (sky130_fd_sc_hd__or4_2)
                                                         _272_ (net)
                      0.094836    0.000000    1.734161 v _530_/A (sky130_fd_sc_hd__and3_2)
     1    0.002059    0.026256    0.126010    1.860171 v _530_/X (sky130_fd_sc_hd__and3_2)
                                                         _020_ (net)
                      0.026256    0.000000    1.860171 v _604_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.860171   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _604_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.028272    5.398326   library setup time
                                              5.398326   data required time
---------------------------------------------------------------------------------------------
                                              5.398326   data required time
                                             -1.860171   data arrival time
---------------------------------------------------------------------------------------------
                                              3.538156   slack (MET)


Startpoint: _601_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _606_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _601_/CLK (sky130_fd_sc_hd__dfrtp_2)
     9    0.038059    0.085057    0.357854    0.689552 v _601_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[1] (net)
                      0.085057    0.000000    0.689552 v _506_/A (sky130_fd_sc_hd__xnor2_2)
     2    0.006460    0.054174    0.113531    0.803083 v _506_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _262_ (net)
                      0.054174    0.000000    0.803083 v _508_/A2 (sky130_fd_sc_hd__o21ba_2)
     1    0.002154    0.024255    0.121021    0.924104 v _508_/X (sky130_fd_sc_hd__o21ba_2)
                                                         _264_ (net)
                      0.024255    0.000000    0.924104 v _509_/C1 (sky130_fd_sc_hd__a221o_2)
     1    0.001465    0.028367    0.097554    1.021658 v _509_/X (sky130_fd_sc_hd__a221o_2)
                                                         _265_ (net)
                      0.028367    0.000000    1.021658 v _511_/C (sky130_fd_sc_hd__or4_2)
     1    0.001465    0.060832    0.327590    1.349248 v _511_/X (sky130_fd_sc_hd__or4_2)
                                                         _267_ (net)
                      0.060832    0.000000    1.349248 v _516_/C (sky130_fd_sc_hd__or4_2)
     9    0.013605    0.094836    0.384913    1.734161 v _516_/X (sky130_fd_sc_hd__or4_2)
                                                         _272_ (net)
                      0.094836    0.000000    1.734161 v _538_/A (sky130_fd_sc_hd__and3_2)
     1    0.002059    0.026256    0.126010    1.860171 v _538_/X (sky130_fd_sc_hd__and3_2)
                                                         _022_ (net)
                      0.026256    0.000000    1.860171 v _606_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.860171   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _606_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.028272    5.398326   library setup time
                                              5.398326   data required time
---------------------------------------------------------------------------------------------
                                              5.398326   data required time
                                             -1.860171   data arrival time
---------------------------------------------------------------------------------------------
                                              3.538156   slack (MET)


Startpoint: _601_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _607_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _601_/CLK (sky130_fd_sc_hd__dfrtp_2)
     9    0.038059    0.085057    0.357854    0.689552 v _601_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[1] (net)
                      0.085057    0.000000    0.689552 v _506_/A (sky130_fd_sc_hd__xnor2_2)
     2    0.006460    0.054174    0.113531    0.803083 v _506_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _262_ (net)
                      0.054174    0.000000    0.803083 v _508_/A2 (sky130_fd_sc_hd__o21ba_2)
     1    0.002154    0.024255    0.121021    0.924104 v _508_/X (sky130_fd_sc_hd__o21ba_2)
                                                         _264_ (net)
                      0.024255    0.000000    0.924104 v _509_/C1 (sky130_fd_sc_hd__a221o_2)
     1    0.001465    0.028367    0.097554    1.021658 v _509_/X (sky130_fd_sc_hd__a221o_2)
                                                         _265_ (net)
                      0.028367    0.000000    1.021658 v _511_/C (sky130_fd_sc_hd__or4_2)
     1    0.001465    0.060832    0.327590    1.349248 v _511_/X (sky130_fd_sc_hd__or4_2)
                                                         _267_ (net)
                      0.060832    0.000000    1.349248 v _516_/C (sky130_fd_sc_hd__or4_2)
     9    0.013605    0.094836    0.384913    1.734161 v _516_/X (sky130_fd_sc_hd__or4_2)
                                                         _272_ (net)
                      0.094836    0.000000    1.734161 v _541_/A (sky130_fd_sc_hd__and3_2)
     1    0.002059    0.026256    0.126010    1.860171 v _541_/X (sky130_fd_sc_hd__and3_2)
                                                         _023_ (net)
                      0.026256    0.000000    1.860171 v _607_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.860171   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _607_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.028272    5.398326   library setup time
                                              5.398326   data required time
---------------------------------------------------------------------------------------------
                                              5.398326   data required time
                                             -1.860171   data arrival time
---------------------------------------------------------------------------------------------
                                              3.538156   slack (MET)


Startpoint: _601_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _602_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _601_/CLK (sky130_fd_sc_hd__dfrtp_2)
     9    0.038059    0.085057    0.357854    0.689552 v _601_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[1] (net)
                      0.085057    0.000000    0.689552 v _506_/A (sky130_fd_sc_hd__xnor2_2)
     2    0.006460    0.054174    0.113531    0.803083 v _506_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _262_ (net)
                      0.054174    0.000000    0.803083 v _508_/A2 (sky130_fd_sc_hd__o21ba_2)
     1    0.002154    0.024255    0.121021    0.924104 v _508_/X (sky130_fd_sc_hd__o21ba_2)
                                                         _264_ (net)
                      0.024255    0.000000    0.924104 v _509_/C1 (sky130_fd_sc_hd__a221o_2)
     1    0.001465    0.028367    0.097554    1.021658 v _509_/X (sky130_fd_sc_hd__a221o_2)
                                                         _265_ (net)
                      0.028367    0.000000    1.021658 v _511_/C (sky130_fd_sc_hd__or4_2)
     1    0.001465    0.060832    0.327590    1.349248 v _511_/X (sky130_fd_sc_hd__or4_2)
                                                         _267_ (net)
                      0.060832    0.000000    1.349248 v _516_/C (sky130_fd_sc_hd__or4_2)
     9    0.013605    0.094836    0.384913    1.734161 v _516_/X (sky130_fd_sc_hd__or4_2)
                                                         _272_ (net)
                      0.094836    0.000000    1.734161 v _523_/A (sky130_fd_sc_hd__and3_2)
     1    0.002059    0.026245    0.126010    1.860171 v _523_/X (sky130_fd_sc_hd__and3_2)
                                                         _018_ (net)
                      0.026245    0.000000    1.860171 v _602_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.860171   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _602_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.028268    5.398330   library setup time
                                              5.398330   data required time
---------------------------------------------------------------------------------------------
                                              5.398330   data required time
                                             -1.860171   data arrival time
---------------------------------------------------------------------------------------------
                                              3.538159   slack (MET)


Startpoint: _601_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _603_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _601_/CLK (sky130_fd_sc_hd__dfrtp_2)
     9    0.038059    0.085057    0.357854    0.689552 v _601_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[1] (net)
                      0.085057    0.000000    0.689552 v _506_/A (sky130_fd_sc_hd__xnor2_2)
     2    0.006460    0.054174    0.113531    0.803083 v _506_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _262_ (net)
                      0.054174    0.000000    0.803083 v _508_/A2 (sky130_fd_sc_hd__o21ba_2)
     1    0.002154    0.024255    0.121021    0.924104 v _508_/X (sky130_fd_sc_hd__o21ba_2)
                                                         _264_ (net)
                      0.024255    0.000000    0.924104 v _509_/C1 (sky130_fd_sc_hd__a221o_2)
     1    0.001465    0.028367    0.097554    1.021658 v _509_/X (sky130_fd_sc_hd__a221o_2)
                                                         _265_ (net)
                      0.028367    0.000000    1.021658 v _511_/C (sky130_fd_sc_hd__or4_2)
     1    0.001465    0.060832    0.327590    1.349248 v _511_/X (sky130_fd_sc_hd__or4_2)
                                                         _267_ (net)
                      0.060832    0.000000    1.349248 v _516_/C (sky130_fd_sc_hd__or4_2)
     9    0.013605    0.094836    0.384913    1.734161 v _516_/X (sky130_fd_sc_hd__or4_2)
                                                         _272_ (net)
                      0.094836    0.000000    1.734161 v _527_/A (sky130_fd_sc_hd__and3_2)
     1    0.002059    0.026242    0.126010    1.860171 v _527_/X (sky130_fd_sc_hd__and3_2)
                                                         _019_ (net)
                      0.026242    0.000000    1.860171 v _603_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.860171   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _603_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.028267    5.398331   library setup time
                                              5.398331   data required time
---------------------------------------------------------------------------------------------
                                              5.398331   data required time
                                             -1.860171   data arrival time
---------------------------------------------------------------------------------------------
                                              3.538161   slack (MET)


Startpoint: _601_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _605_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _601_/CLK (sky130_fd_sc_hd__dfrtp_2)
     9    0.038059    0.085057    0.357854    0.689552 v _601_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[1] (net)
                      0.085057    0.000000    0.689552 v _506_/A (sky130_fd_sc_hd__xnor2_2)
     2    0.006460    0.054174    0.113531    0.803083 v _506_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _262_ (net)
                      0.054174    0.000000    0.803083 v _508_/A2 (sky130_fd_sc_hd__o21ba_2)
     1    0.002154    0.024255    0.121021    0.924104 v _508_/X (sky130_fd_sc_hd__o21ba_2)
                                                         _264_ (net)
                      0.024255    0.000000    0.924104 v _509_/C1 (sky130_fd_sc_hd__a221o_2)
     1    0.001465    0.028367    0.097554    1.021658 v _509_/X (sky130_fd_sc_hd__a221o_2)
                                                         _265_ (net)
                      0.028367    0.000000    1.021658 v _511_/C (sky130_fd_sc_hd__or4_2)
     1    0.001465    0.060832    0.327590    1.349248 v _511_/X (sky130_fd_sc_hd__or4_2)
                                                         _267_ (net)
                      0.060832    0.000000    1.349248 v _516_/C (sky130_fd_sc_hd__or4_2)
     9    0.013605    0.094836    0.384913    1.734161 v _516_/X (sky130_fd_sc_hd__or4_2)
                                                         _272_ (net)
                      0.094836    0.000000    1.734161 v _534_/A (sky130_fd_sc_hd__and3_2)
     1    0.002059    0.026245    0.126010    1.860171 v _534_/X (sky130_fd_sc_hd__and3_2)
                                                         _021_ (net)
                      0.026245    0.000000    1.860171 v _605_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.860171   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _605_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.028268    5.398330   library setup time
                                              5.398330   data required time
---------------------------------------------------------------------------------------------
                                              5.398330   data required time
                                             -1.860171   data arrival time
---------------------------------------------------------------------------------------------
                                              3.538159   slack (MET)


Startpoint: _601_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _608_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _601_/CLK (sky130_fd_sc_hd__dfrtp_2)
     9    0.038059    0.085057    0.357854    0.689552 v _601_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[1] (net)
                      0.085057    0.000000    0.689552 v _506_/A (sky130_fd_sc_hd__xnor2_2)
     2    0.006460    0.054174    0.113531    0.803083 v _506_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _262_ (net)
                      0.054174    0.000000    0.803083 v _508_/A2 (sky130_fd_sc_hd__o21ba_2)
     1    0.002154    0.024255    0.121021    0.924104 v _508_/X (sky130_fd_sc_hd__o21ba_2)
                                                         _264_ (net)
                      0.024255    0.000000    0.924104 v _509_/C1 (sky130_fd_sc_hd__a221o_2)
     1    0.001465    0.028367    0.097554    1.021658 v _509_/X (sky130_fd_sc_hd__a221o_2)
                                                         _265_ (net)
                      0.028367    0.000000    1.021658 v _511_/C (sky130_fd_sc_hd__or4_2)
     1    0.001465    0.060832    0.327590    1.349248 v _511_/X (sky130_fd_sc_hd__or4_2)
                                                         _267_ (net)
                      0.060832    0.000000    1.349248 v _516_/C (sky130_fd_sc_hd__or4_2)
     9    0.013605    0.094836    0.384913    1.734161 v _516_/X (sky130_fd_sc_hd__or4_2)
                                                         _272_ (net)
                      0.094836    0.000000    1.734161 v _543_/A (sky130_fd_sc_hd__and2_2)
     1    0.002059    0.025321    0.123630    1.857791 v _543_/X (sky130_fd_sc_hd__and2_2)
                                                         _024_ (net)
                      0.025321    0.000000    1.857791 v _608_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.857791   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _608_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.027944    5.398654   library setup time
                                              5.398654   data required time
---------------------------------------------------------------------------------------------
                                              5.398654   data required time
                                             -1.857791   data arrival time
---------------------------------------------------------------------------------------------
                                              3.540862   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _584_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _544_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _544_/X (sky130_fd_sc_hd__mux2_1)
                                                         _000_ (net)
                      0.035805    0.000000    0.910108 v _584_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _584_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _585_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _545_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _545_/X (sky130_fd_sc_hd__mux2_1)
                                                         _007_ (net)
                      0.035805    0.000000    0.910108 v _585_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _585_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _586_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _546_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _546_/X (sky130_fd_sc_hd__mux2_1)
                                                         _008_ (net)
                      0.035805    0.000000    0.910108 v _586_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _586_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _587_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _547_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _547_/X (sky130_fd_sc_hd__mux2_1)
                                                         _009_ (net)
                      0.035805    0.000000    0.910108 v _587_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _587_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _588_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _548_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _548_/X (sky130_fd_sc_hd__mux2_1)
                                                         _010_ (net)
                      0.035805    0.000000    0.910108 v _588_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _588_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _589_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _549_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _549_/X (sky130_fd_sc_hd__mux2_1)
                                                         _011_ (net)
                      0.035805    0.000000    0.910108 v _589_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _589_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _590_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _550_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _550_/X (sky130_fd_sc_hd__mux2_1)
                                                         _012_ (net)
                      0.035805    0.000000    0.910108 v _590_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _590_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _591_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _551_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _551_/X (sky130_fd_sc_hd__mux2_1)
                                                         _013_ (net)
                      0.035805    0.000000    0.910108 v _591_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _591_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _592_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _552_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _552_/X (sky130_fd_sc_hd__mux2_1)
                                                         _014_ (net)
                      0.035805    0.000000    0.910108 v _592_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _592_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _593_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _553_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _553_/X (sky130_fd_sc_hd__mux2_1)
                                                         _015_ (net)
                      0.035805    0.000000    0.910108 v _593_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _593_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _594_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _554_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _554_/X (sky130_fd_sc_hd__mux2_1)
                                                         _001_ (net)
                      0.035805    0.000000    0.910108 v _594_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _594_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _595_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _555_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _555_/X (sky130_fd_sc_hd__mux2_1)
                                                         _002_ (net)
                      0.035805    0.000000    0.910108 v _595_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _595_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _596_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _556_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _556_/X (sky130_fd_sc_hd__mux2_1)
                                                         _003_ (net)
                      0.035805    0.000000    0.910108 v _596_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _596_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _597_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _557_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _557_/X (sky130_fd_sc_hd__mux2_1)
                                                         _004_ (net)
                      0.035805    0.000000    0.910108 v _597_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _597_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _598_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _558_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _558_/X (sky130_fd_sc_hd__mux2_1)
                                                         _005_ (net)
                      0.035805    0.000000    0.910108 v _598_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _598_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _599_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
    16    0.058976    0.226517    0.390401    0.722099 ^ _641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[0] (net)
                      0.226517    0.000000    0.722099 ^ _559_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002059    0.035805    0.188009    0.910108 v _559_/X (sky130_fd_sc_hd__mux2_1)
                                                         _006_ (net)
                      0.035805    0.000000    0.910108 v _599_/D (sky130_fd_sc_hd__dfrtp_2)
                                              0.910108   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _599_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.031617    5.394981   library setup time
                                              5.394981   data required time
---------------------------------------------------------------------------------------------
                                              5.394981   data required time
                                             -0.910108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.484874   slack (MET)


Startpoint: _601_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _601_/CLK (sky130_fd_sc_hd__dfrtp_2)
     9    0.040075    0.150435    0.362903    0.694601 ^ _601_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[1] (net)
                      0.200580    0.000000    0.694601 ^ mem_i0/addr1[1] (ram256x16)
                                              0.694601   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.858321    0.000000    5.431698 ^ mem_i0/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.694601   data arrival time
---------------------------------------------------------------------------------------------
                                              4.628997   slack (MET)


Startpoint: _601_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _601_/CLK (sky130_fd_sc_hd__dfrtp_2)
     9    0.040075    0.150435    0.362903    0.694601 ^ _601_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[1] (net)
                      0.267440    0.000000    0.694601 ^ mem_i1/addr1[1] (ram256x16)
                                              0.694601   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.525905    0.000000    5.431698 ^ mem_i1/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.694601   data arrival time
---------------------------------------------------------------------------------------------
                                              4.628997   slack (MET)


Startpoint: _600_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _600_/CLK (sky130_fd_sc_hd__dfrtp_2)
    11    0.039831    0.149616    0.362299    0.693997 ^ _600_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[0] (net)
                      0.199487    0.000000    0.693997 ^ mem_i0/addr1[0] (ram256x16)
                                              0.693997   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.858321    0.000000    5.431698 ^ mem_i0/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.693997   data arrival time
---------------------------------------------------------------------------------------------
                                              4.629601   slack (MET)


Startpoint: _600_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _600_/CLK (sky130_fd_sc_hd__dfrtp_2)
    11    0.039831    0.149616    0.362299    0.693997 ^ _600_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[0] (net)
                      0.265983    0.000000    0.693997 ^ mem_i1/addr1[0] (ram256x16)
                                              0.693997   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.525905    0.000000    5.431698 ^ mem_i1/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.693997   data arrival time
---------------------------------------------------------------------------------------------
                                              4.629601   slack (MET)


Startpoint: _602_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _602_/CLK (sky130_fd_sc_hd__dfrtp_2)
     7    0.032440    0.076815    0.348702    0.680400 v _602_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[2] (net)
                      0.102420    0.000000    0.680400 v mem_i0/addr1[2] (ram256x16)
                                              0.680400   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.858321    0.000000    5.431698 ^ mem_i0/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.680400   data arrival time
---------------------------------------------------------------------------------------------
                                              4.643199   slack (MET)


Startpoint: _602_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _602_/CLK (sky130_fd_sc_hd__dfrtp_2)
     7    0.032440    0.076815    0.348702    0.680400 v _602_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[2] (net)
                      0.136560    0.000000    0.680400 v mem_i1/addr1[2] (ram256x16)
                                              0.680400   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.525905    0.000000    5.431698 ^ mem_i1/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.680400   data arrival time
---------------------------------------------------------------------------------------------
                                              4.643199   slack (MET)


Startpoint: _604_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _604_/CLK (sky130_fd_sc_hd__dfrtp_2)
     7    0.031656    0.075665    0.347425    0.679123 v _604_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[4] (net)
                      0.100886    0.000000    0.679123 v mem_i0/addr1[4] (ram256x16)
                                              0.679123   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.858321    0.000000    5.431698 ^ mem_i0/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.679123   data arrival time
---------------------------------------------------------------------------------------------
                                              4.644475   slack (MET)


Startpoint: _604_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _604_/CLK (sky130_fd_sc_hd__dfrtp_2)
     7    0.031656    0.075665    0.347425    0.679123 v _604_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[4] (net)
                      0.134515    0.000000    0.679123 v mem_i1/addr1[4] (ram256x16)
                                              0.679123   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.525905    0.000000    5.431698 ^ mem_i1/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.679123   data arrival time
---------------------------------------------------------------------------------------------
                                              4.644475   slack (MET)


Startpoint: _607_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _607_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.027877    0.070122    0.341269    0.672967 v _607_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[7] (net)
                      0.093495    0.000000    0.672967 v mem_i0/addr1[7] (ram256x16)
                                              0.672967   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.858321    0.000000    5.431698 ^ mem_i0/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.672967   data arrival time
---------------------------------------------------------------------------------------------
                                              4.650631   slack (MET)


Startpoint: _607_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _607_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.027877    0.070122    0.341269    0.672967 v _607_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[7] (net)
                      0.124661    0.000000    0.672967 v mem_i1/addr1[7] (ram256x16)
                                              0.672967   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.525905    0.000000    5.431698 ^ mem_i1/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.672967   data arrival time
---------------------------------------------------------------------------------------------
                                              4.650631   slack (MET)


Startpoint: _606_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _606_/CLK (sky130_fd_sc_hd__dfrtp_2)
     7    0.026817    0.068567    0.339543    0.671241 v _606_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[6] (net)
                      0.091422    0.000000    0.671241 v mem_i0/addr1[6] (ram256x16)
                                              0.671241   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.858321    0.000000    5.431698 ^ mem_i0/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.671241   data arrival time
---------------------------------------------------------------------------------------------
                                              4.652358   slack (MET)


Startpoint: _606_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _606_/CLK (sky130_fd_sc_hd__dfrtp_2)
     7    0.026817    0.068567    0.339543    0.671241 v _606_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[6] (net)
                      0.121896    0.000000    0.671241 v mem_i1/addr1[6] (ram256x16)
                                              0.671241   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.525905    0.000000    5.431698 ^ mem_i1/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.671241   data arrival time
---------------------------------------------------------------------------------------------
                                              4.652358   slack (MET)


Startpoint: _605_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _605_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.025889    0.067206    0.338031    0.669729 v _605_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[5] (net)
                      0.089607    0.000000    0.669729 v mem_i0/addr1[5] (ram256x16)
                                              0.669729   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.858321    0.000000    5.431698 ^ mem_i0/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.669729   data arrival time
---------------------------------------------------------------------------------------------
                                              4.653870   slack (MET)


Startpoint: _605_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _605_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.025889    0.067206    0.338031    0.669729 v _605_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[5] (net)
                      0.119476    0.000000    0.669729 v mem_i1/addr1[5] (ram256x16)
                                              0.669729   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.525905    0.000000    5.431698 ^ mem_i1/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.669729   data arrival time
---------------------------------------------------------------------------------------------
                                              4.653870   slack (MET)


Startpoint: _603_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _603_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.025874    0.067184    0.338007    0.669705 v _603_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[3] (net)
                      0.089578    0.000000    0.669705 v mem_i0/addr1[3] (ram256x16)
                                              0.669705   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.858321    0.000000    5.431698 ^ mem_i0/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.669705   data arrival time
---------------------------------------------------------------------------------------------
                                              4.653893   slack (MET)


Startpoint: _603_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _603_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.025874    0.067184    0.338007    0.669705 v _603_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[3] (net)
                      0.119437    0.000000    0.669705 v mem_i1/addr1[3] (ram256x16)
                                              0.669705   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      1.525905    0.000000    5.431698 ^ mem_i1/clk1 (ram256x16)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.103000    5.323598   library setup time
                                              5.323598   data required time
---------------------------------------------------------------------------------------------
                                              5.323598   data required time
                                             -0.669705   data arrival time
---------------------------------------------------------------------------------------------
                                              4.653893   slack (MET)


Startpoint: _608_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _608_/CLK (sky130_fd_sc_hd__dfrtp_2)
     4    0.013805    0.049213    0.317688    0.649386 v _608_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         tcout[8] (net)
                      0.049213    0.000000    0.649386 v _642_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.649386   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _642_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.033871    5.392726   library setup time
                                              5.392726   data required time
---------------------------------------------------------------------------------------------
                                              5.392726   data required time
                                             -0.649386   data arrival time
---------------------------------------------------------------------------------------------
                                              4.743340   slack (MET)


Startpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    63    0.142635    0.482806    0.331698    0.331698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    0.331698 ^ _642_/CLK (sky130_fd_sc_hd__dfxtp_2)
     1    0.001783    0.015495    0.240155    0.571853 v _642_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         tcout_delay[1] (net)
                      0.015495    0.000000    0.571853 v _641_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.571853   data arrival time

                                  5.100000    5.100000   clock clk (rise edge)
                                  0.000000    5.100000   clock source latency
    63    0.142635    0.482806    0.331698    5.431698 ^ clk (in)
                                                         clk (net)
                      0.482806    0.000000    5.431698 ^ _641_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                 -0.005100    5.426598   clock uncertainty
                                  0.000000    5.426598   clock reconvergence pessimism
                                 -0.022061    5.404537   library setup time
                                              5.404537   data required time
---------------------------------------------------------------------------------------------
                                              5.404537   data required time
                                             -0.571853   data arrival time
---------------------------------------------------------------------------------------------
                                              4.832684   slack (MET)



