0.6
2019.1
May 24 2019
15:06:07
C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.srcs/sim_1/new/Max_tb.v,1741592678,verilog,,,,Max_tb,,,,,,,,
C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.srcs/sources_1/new/max.v,1741592600,verilog,,C:/Users/VICTUS/Desktop/FPGAtest/Bo_so_sanh_Max_Min/Bo_so_sanh_Max.srcs/sim_1/new/Max_tb.v,,max,,,,,,,,
