Analysis & Synthesis report for mp1
Sat Mar 10 13:37:49 2018
Quartus II 32-bit Version 13.1.4 Build 182 03/12/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_0|altsyncram_b7n1:auto_generated
 16. Source assignments for datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_1|altsyncram_b7n1:auto_generated
 17. Source assignments for datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_2|altsyncram_b7n1:auto_generated
 18. Parameter Settings for User Entity Instance: datapath:the_datapath|plus2:pc_plus2
 19. Parameter Settings for User Entity Instance: datapath:the_datapath|mux2:pcmux
 20. Parameter Settings for User Entity Instance: datapath:the_datapath|register:program_counter
 21. Parameter Settings for User Entity Instance: datapath:the_datapath|sext5:sext5
 22. Parameter Settings for User Entity Instance: datapath:the_datapath|mux2:sr2mux
 23. Parameter Settings for User Entity Instance: datapath:the_datapath|adj:adj6
 24. Parameter Settings for User Entity Instance: datapath:the_datapath|sext5:sext6
 25. Parameter Settings for User Entity Instance: datapath:the_datapath|adj:adj9
 26. Parameter Settings for User Entity Instance: datapath:the_datapath|mux4:alumux
 27. Parameter Settings for User Entity Instance: datapath:the_datapath|badder:addr_adder
 28. Parameter Settings for User Entity Instance: datapath:the_datapath|mux4:regfilemux
 29. Parameter Settings for User Entity Instance: datapath:the_datapath|register:cc
 30. Parameter Settings for Inferred Entity Instance: datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_0
 31. Parameter Settings for Inferred Entity Instance: datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_1
 32. Parameter Settings for Inferred Entity Instance: datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_2
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "datapath:the_datapath|mux4:regfilemux"
 35. Port Connectivity Checks: "datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline"
 36. Port Connectivity Checks: "datapath:the_datapath|mux4:alumux"
 37. Port Connectivity Checks: "datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline"
 38. Port Connectivity Checks: "datapath:the_datapath|sext5:sext6"
 39. Port Connectivity Checks: "datapath:the_datapath|register:program_counter"
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-------------------------------+---------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Sat Mar 10 13:37:48 2018       ;
; Quartus II 32-bit Version     ; 13.1.4 Build 182 03/12/2014 SJ Full Version ;
; Revision Name                 ; mp1                                         ;
; Top-level Entity Name         ; mp1                                         ;
; Family                        ; Stratix III                                 ;
; Logic utilization             ; N/A                                         ;
;     Combinational ALUTs       ; 98                                          ;
;     Memory ALUTs              ; 0                                           ;
;     Dedicated logic registers ; 149                                         ;
; Total registers               ; 149                                         ;
; Total pins                    ; 88                                          ;
; Total virtual pins            ; 0                                           ;
; Total block memory bits       ; 384                                         ;
; DSP block 18-bit elements     ; 0                                           ;
; Total PLLs                    ; 0                                           ;
; Total DLLs                    ; 0                                           ;
+-------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP3SE50F780C2      ;                    ;
; Top-level entity name                                                           ; mp1                ; mp1                ;
; Family name                                                                     ; Stratix III        ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-24        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; lc3b_types.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/lc3b_types.sv                                       ;         ;
; adj.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/adj.sv                                              ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/alu.sv                                              ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/datapath.sv                                         ;         ;
; gencc.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/gencc.sv                                            ;         ;
; mp1.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/mp1.sv                                              ;         ;
; plus2.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/plus2.sv                                            ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/regfile.sv                                          ;         ;
; register.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/register.sv                                         ;         ;
; mux2.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/mux2.sv                                             ;         ;
; branch_unit.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/branch_unit.sv                                      ;         ;
; badder.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/badder.sv                                           ;         ;
; mux4.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/mux4.sv                                             ;         ;
; sext5.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/sext5.sv                                            ;         ;
; IF_ID_pipeline.sv                ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/IF_ID_pipeline.sv                                   ;         ;
; ID_EX_pipeline.sv                ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/ID_EX_pipeline.sv                                   ;         ;
; EX_MEM_pipeline.sv               ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/EX_MEM_pipeline.sv                                  ;         ;
; MEM_WB_pipeline.sv               ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/MEM_WB_pipeline.sv                                  ;         ;
; control_rom.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/koren3/ece411/mp3/control_rom.sv                                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_b7n1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/koren3/ece411/mp3/db/altsyncram_b7n1.tdf                              ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 98        ;
;     -- Combinational ALUTs                    ; 98        ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 149       ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 15        ;
;     -- Due to unpartnered combinational logic ; 15        ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 98        ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 15        ;
;     -- 6 input functions                      ; 19        ;
;     -- 5 input functions                      ; 5         ;
;     -- 4 input functions                      ; 25        ;
;     -- <=3 input functions                    ; 34        ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 52        ;
;     -- extended LUT mode                      ; 15        ;
;     -- arithmetic mode                        ; 31        ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 176       ;
;                                               ;           ;
; Total registers                               ; 149       ;
;     -- Dedicated logic registers              ; 149       ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
;                                               ;           ;
; I/O pins                                      ; 88        ;
; Total MLAB memory bits                        ; 0         ;
; Total block memory bits                       ; 384       ;
; DSP block 18-bit elements                     ; 0         ;
; Maximum fan-out node                          ; clk~input ;
; Maximum fan-out                               ; 197       ;
; Total fan-out                                 ; 1328      ;
; Average fan-out                               ; 2.82      ;
+-----------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                             ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; |mp1                                         ; 98 (0)            ; 149 (0)      ; 384               ; 0            ; 0       ; 0         ; 0         ; 0         ; 88   ; 0            ; |mp1                                                                                            ; work         ;
;    |control_rom:control_rom|                 ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|control_rom:control_rom                                                                    ; work         ;
;    |datapath:the_datapath|                   ; 90 (2)            ; 149 (0)      ; 384               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath                                                                      ; work         ;
;       |EX_MEM_pipeline:EX_MEM_pipeline|      ; 0 (0)             ; 40 (40)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline                                      ; work         ;
;       |ID_EX_pipeline:ID_EX_pipeline|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline                                        ; work         ;
;       |IF_ID_pipeline:IF_ID_pipeline|        ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|IF_ID_pipeline:IF_ID_pipeline                                        ; work         ;
;       |MEM_WB_pipeline:MEM_WB_pipeline|      ; 0 (0)             ; 20 (20)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|MEM_WB_pipeline:MEM_WB_pipeline                                      ; work         ;
;       |alu:alu|                              ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|alu:alu                                                              ; work         ;
;       |gencc:the_gencc|                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|gencc:the_gencc                                                      ; work         ;
;       |mux2:sr2mux|                          ; 16 (16)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|mux2:sr2mux                                                          ; work         ;
;       |mux4:regfilemux|                      ; 16 (16)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|mux4:regfilemux                                                      ; work         ;
;       |plus2:pc_plus2|                       ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|plus2:pc_plus2                                                       ; work         ;
;       |regfile:regfile|                      ; 2 (2)             ; 23 (23)      ; 384               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|regfile:regfile                                                      ; work         ;
;          |altsyncram:data_rtl_0|             ; 0 (0)             ; 0 (0)        ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_0                                ; work         ;
;             |altsyncram_b7n1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_0|altsyncram_b7n1:auto_generated ; work         ;
;          |altsyncram:data_rtl_1|             ; 0 (0)             ; 0 (0)        ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_1                                ; work         ;
;             |altsyncram_b7n1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_1|altsyncram_b7n1:auto_generated ; work         ;
;          |altsyncram:data_rtl_2|             ; 0 (0)             ; 0 (0)        ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_2                                ; work         ;
;             |altsyncram_b7n1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_2|altsyncram_b7n1:auto_generated ; work         ;
;       |register:cc|                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|register:cc                                                          ; work         ;
;       |register:program_counter|             ; 0 (0)             ; 15 (15)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp1|datapath:the_datapath|register:program_counter                                             ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_0|altsyncram_b7n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128  ; None ;
; datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_1|altsyncram_b7n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128  ; None ;
; datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_2|altsyncram_b7n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128  ; None ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                             ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal                                                                ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[0]       ; Stuck at GND due to stuck port data_in                                            ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|offset6[0]             ; Stuck at GND due to stuck port data_in                                            ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|ctrl.alumux_sel[1]     ; Stuck at GND due to stuck port data_in                                            ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|ctrl.regfilemux_sel[1] ; Stuck at GND due to stuck port data_in                                            ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|ctrl.aluop[2,3]        ; Stuck at GND due to stuck port data_in                                            ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|regfilemux_sel[1]    ; Stuck at GND due to stuck port data_in                                            ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[1..15]   ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[0]                ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[0]                  ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[1]                ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[1]                  ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[2]                ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[2]                  ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[3]                ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[3]                  ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[4]                ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[4]                  ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[5]                ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[5]                  ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[6]                ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[6]                  ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[7]                ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[7]                  ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[8]                ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[8]                  ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[9]                ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[9]                  ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[10]               ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[10]                 ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[11]               ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[11]                 ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[12]               ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[12]                 ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[13]               ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[13]                 ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[14]               ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[14]                 ; Lost fanout                                                                       ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[15]               ; Lost fanout                                                                       ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[15]                 ; Lost fanout                                                                       ;
; datapath:the_datapath|register:program_counter|data[0]                     ; Stuck at GND due to stuck port data_in                                            ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|nzp[0]                 ; Merged with datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|dest[0]           ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|nzp[1]                 ; Merged with datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|dest[1]           ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|nzp[2]                 ; Merged with datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|dest[2]           ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|offset6[7..15]         ; Merged with datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|offset6[6]        ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|ctrl.regfilemux_sel[0] ; Merged with datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|ctrl.mem_read     ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|ctrl.load_cc           ; Merged with datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|ctrl.load_regfile ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|load_cc              ; Merged with datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|load_regfile    ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|dest[0]              ; Merged with datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|nzp[0]          ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|dest[1]              ; Merged with datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|nzp[1]          ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|dest[2]              ; Merged with datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|nzp[2]          ;
; Total Number of Removed Registers = 73                                     ;                                                                                   ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                       ;
+----------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+----------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|ctrl.regfilemux_sel[1] ; Stuck at GND              ; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|regfilemux_sel[1], ;
;                                                                            ; due to stuck port data_in ; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[0],             ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[0],               ;
;                                                                            ;                           ; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[1],             ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[1],               ;
;                                                                            ;                           ; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[2],             ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[2],               ;
;                                                                            ;                           ; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[3],             ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[3],               ;
;                                                                            ;                           ; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[4],             ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[4],               ;
;                                                                            ;                           ; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[5],             ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[5],               ;
;                                                                            ;                           ; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[6],             ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[6],               ;
;                                                                            ;                           ; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[7],             ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[7],               ;
;                                                                            ;                           ; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[13],            ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[13],              ;
;                                                                            ;                           ; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[14],            ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[14],              ;
;                                                                            ;                           ; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[15],            ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[15]               ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|ctrl.alumux_sel[1]     ; Stuck at GND              ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[1],    ;
;                                                                            ; due to stuck port data_in ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[2],    ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[3],    ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[4],    ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[5],    ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[6],    ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[7],    ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[8],    ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[9],    ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[10],   ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[11],   ;
;                                                                            ;                           ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|branch_offset[15]    ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[8]                ; Lost Fanouts              ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[8]                ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[9]                ; Lost Fanouts              ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[9]                ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[10]               ; Lost Fanouts              ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[10]               ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[11]               ; Lost Fanouts              ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[11]               ;
; datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|pc[12]               ; Lost Fanouts              ; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|pc[12]               ;
+----------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 149   ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                   ;
+----------------------------------------------------------------------+--------------------------------------------------+------+
; Register Name                                                        ; Megafunction                                     ; Type ;
+----------------------------------------------------------------------+--------------------------------------------------+------+
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|sr1[0..15]       ; datapath:the_datapath|regfile:regfile|data_rtl_0 ; RAM  ;
; datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|dest_data[0..15] ; datapath:the_datapath|regfile:regfile|data_rtl_2 ; RAM  ;
; datapath:the_datapath|regfile:regfile|data[0..7][0..15]              ; datapath:the_datapath|regfile:regfile|data_rtl_2 ; RAM  ;
+----------------------------------------------------------------------+--------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                     ;
+-------------------------------------------------------------+--------------------------------------------------+
; Register Name                                               ; RAM Name                                         ;
+-------------------------------------------------------------+--------------------------------------------------+
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[0]  ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[1]  ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[2]  ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[3]  ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[4]  ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[5]  ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[6]  ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[7]  ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[8]  ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[9]  ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[10] ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[11] ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[12] ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[13] ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[14] ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[15] ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[16] ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[17] ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[18] ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[19] ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[20] ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[21] ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
; datapath:the_datapath|regfile:regfile|data_rtl_1_bypass[22] ; datapath:the_datapath|regfile:regfile|data_rtl_1 ;
+-------------------------------------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; Yes        ; |mp1|datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline|sr2[0]       ;
; 4:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; Yes        ; |mp1|datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline|alu_out[9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_0|altsyncram_b7n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_1|altsyncram_b7n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_2|altsyncram_b7n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|plus2:pc_plus2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|mux2:pcmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|register:program_counter ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|sext5:sext5 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|mux2:sr2mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|adj:adj6 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 6     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|sext5:sext6 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 6     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|adj:adj9 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 9     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|mux4:alumux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|badder:addr_adder ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|mux4:regfilemux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|register:cc ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 3     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 16                   ; Untyped                                          ;
; WIDTHAD_A                          ; 3                    ; Untyped                                          ;
; NUMWORDS_A                         ; 8                    ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 16                   ; Untyped                                          ;
; WIDTHAD_B                          ; 3                    ; Untyped                                          ;
; NUMWORDS_B                         ; 8                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_b7n1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 16                   ; Untyped                                          ;
; WIDTHAD_A                          ; 3                    ; Untyped                                          ;
; NUMWORDS_A                         ; 8                    ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 16                   ; Untyped                                          ;
; WIDTHAD_B                          ; 3                    ; Untyped                                          ;
; NUMWORDS_B                         ; 8                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_b7n1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_2 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 16                   ; Untyped                                          ;
; WIDTHAD_A                          ; 3                    ; Untyped                                          ;
; NUMWORDS_A                         ; 8                    ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 16                   ; Untyped                                          ;
; WIDTHAD_B                          ; 3                    ; Untyped                                          ;
; NUMWORDS_B                         ; 8                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_b7n1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 3                                                           ;
; Entity Instance                           ; datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 8                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 16                                                          ;
;     -- NUMWORDS_B                         ; 8                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                    ;
; Entity Instance                           ; datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 8                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 16                                                          ;
;     -- NUMWORDS_B                         ; 8                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                    ;
; Entity Instance                           ; datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 8                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 16                                                          ;
;     -- NUMWORDS_B                         ; 8                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                    ;
+-------------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:the_datapath|mux4:regfilemux" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline"                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_adder_out_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "datapath:the_datapath|mux4:alumux" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline"                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_out.opcode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:the_datapath|sext5:sext6"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:the_datapath|register:program_counter" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Full Version
    Info: Processing started: Sat Mar 10 13:37:43 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mp1 -c mp1
Info (11104): Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (12021): Found 1 design units, including 0 entities, in source file lc3b_types.sv
    Info (12022): Found design unit 1: lc3b_types (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file adj.sv
    Info (12023): Found entity 1: adj
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file gencc.sv
    Info (12023): Found entity 1: gencc
Info (12021): Found 1 design units, including 1 entities, in source file ir.sv
    Info (12023): Found entity 1: ir
Info (12021): Found 1 design units, including 1 entities, in source file mp1.sv
    Info (12023): Found entity 1: mp1
Info (12021): Found 1 design units, including 1 entities, in source file plus2.sv
    Info (12023): Found entity 1: plus2
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file branch_unit.sv
    Info (12023): Found entity 1: branch_unit
Info (12021): Found 1 design units, including 1 entities, in source file badder.sv
    Info (12023): Found entity 1: badder
Info (12021): Found 1 design units, including 1 entities, in source file benable.sv
    Info (12023): Found entity 1: benable
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4
Info (12021): Found 1 design units, including 1 entities, in source file sext5.sv
    Info (12023): Found entity 1: sext5
Info (12021): Found 1 design units, including 1 entities, in source file sext11.sv
    Info (12023): Found entity 1: sext11
Info (12021): Found 1 design units, including 1 entities, in source file mux8.sv
    Info (12023): Found entity 1: mux8
Info (12021): Found 1 design units, including 1 entities, in source file zext.sv
    Info (12023): Found entity 1: zext
Info (12021): Found 1 design units, including 1 entities, in source file zext4.sv
    Info (12023): Found entity 1: zext4
Info (12021): Found 1 design units, including 1 entities, in source file zextadj.sv
    Info (12023): Found entity 1: zextadj
Info (12021): Found 1 design units, including 1 entities, in source file IF_ID_pipeline.sv
    Info (12023): Found entity 1: IF_ID_pipeline
Info (12021): Found 1 design units, including 1 entities, in source file ID_EX_pipeline.sv
    Info (12023): Found entity 1: ID_EX_pipeline
Info (12021): Found 1 design units, including 1 entities, in source file EX_MEM_pipeline.sv
    Info (12023): Found entity 1: EX_MEM_pipeline
Info (12021): Found 1 design units, including 1 entities, in source file MEM_WB_pipeline.sv
    Info (12023): Found entity 1: MEM_WB_pipeline
Info (12021): Found 1 design units, including 1 entities, in source file control_rom.sv
    Info (12023): Found entity 1: control_rom
Info (12127): Elaborating entity "mp1" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:the_datapath"
Warning (10034): Output port "mem_byte_enable" at datapath.sv(12) has no driver
Info (12128): Elaborating entity "plus2" for hierarchy "datapath:the_datapath|plus2:pc_plus2"
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:the_datapath|mux2:pcmux"
Info (12128): Elaborating entity "register" for hierarchy "datapath:the_datapath|register:program_counter"
Info (12128): Elaborating entity "IF_ID_pipeline" for hierarchy "datapath:the_datapath|IF_ID_pipeline:IF_ID_pipeline"
Info (12128): Elaborating entity "regfile" for hierarchy "datapath:the_datapath|regfile:regfile"
Info (12128): Elaborating entity "sext5" for hierarchy "datapath:the_datapath|sext5:sext5"
Info (12128): Elaborating entity "adj" for hierarchy "datapath:the_datapath|adj:adj6"
Info (12128): Elaborating entity "sext5" for hierarchy "datapath:the_datapath|sext5:sext6"
Info (12128): Elaborating entity "adj" for hierarchy "datapath:the_datapath|adj:adj9"
Info (12128): Elaborating entity "ID_EX_pipeline" for hierarchy "datapath:the_datapath|ID_EX_pipeline:ID_EX_pipeline"
Info (12128): Elaborating entity "mux4" for hierarchy "datapath:the_datapath|mux4:alumux"
Info (12128): Elaborating entity "alu" for hierarchy "datapath:the_datapath|alu:alu"
Info (12128): Elaborating entity "badder" for hierarchy "datapath:the_datapath|badder:addr_adder"
Info (12128): Elaborating entity "EX_MEM_pipeline" for hierarchy "datapath:the_datapath|EX_MEM_pipeline:EX_MEM_pipeline"
Info (12128): Elaborating entity "gencc" for hierarchy "datapath:the_datapath|gencc:the_gencc"
Info (12128): Elaborating entity "register" for hierarchy "datapath:the_datapath|register:cc"
Info (12128): Elaborating entity "branch_unit" for hierarchy "datapath:the_datapath|branch_unit:cccomp"
Info (12128): Elaborating entity "MEM_WB_pipeline" for hierarchy "datapath:the_datapath|MEM_WB_pipeline:MEM_WB_pipeline"
Info (12128): Elaborating entity "control_rom" for hierarchy "control_rom:control_rom"
Warning (276020): Inferred RAM node "datapath:the_datapath|regfile:regfile|data_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:the_datapath|regfile:regfile|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:the_datapath|regfile:regfile|data_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:the_datapath|regfile:regfile|data_rtl_2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "datapath:the_datapath|regfile:regfile|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7n1.tdf
    Info (12023): Found entity 1: altsyncram_b7n1
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "mem_byte_enable[0]" is stuck at GND
    Warning (13410): Pin "mem_byte_enable[1]" is stuck at GND
    Warning (13410): Pin "ifetch_read" is stuck at VCC
    Warning (13410): Pin "ifetch_address[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 47 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "mem_resp"
    Warning (15610): No output dependent on input pin "ifetch_resp"
Info (21057): Implemented 323 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 187 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 486 megabytes
    Info: Processing ended: Sat Mar 10 13:37:49 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


