<pre>name: binary_op_bit_and
description: & operator test
should_fail: 0
tags: 11.4.8
incdirs: 
top_module: 
files: <a href="../../../../tests/generated/binary_op/11.4.8--binary_op_bit_and.sv.html" target="file-frame">tests/generated/binary_op/11.4.8--binary_op_bit_and.sv</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line <a href="../../../../tests/generated/binary_op/11.4.8--binary_op_bit_and.sv.html#l-8" target="file-frame">tests/generated/binary_op/11.4.8--binary_op_bit_and.sv:8</a>: syntax error, unexpected '=', expecting '(' or '['
</pre>