Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 19 09:10:40 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_UART_timing_summary_routed.rpt -pb TOP_UART_timing_summary_routed.pb -rpx TOP_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.822        0.000                      0                   51        0.163        0.000                      0                   51        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.822        0.000                      0                   51        0.163        0.000                      0                   51        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/rx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.024ns (27.685%)  route 2.675ns (72.315%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.619     5.140    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=11, routed)          1.335     6.994    U_UART/U_UART_RX/w_tick
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.152     7.146 f  U_UART/U_UART_RX/rx_data_reg[3]_i_2/O
                         net (fo=4, routed)           0.666     7.812    U_UART/U_UART_RX/rx_data_reg[3]_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.354     8.166 r  U_UART/U_UART_RX/rx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.673     8.839    U_UART/U_UART_RX/rx_data_next[2]
    SLICE_X65Y20         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X65Y20         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y20         FDCE (Setup_fdce_C_CE)      -0.413    14.661    U_UART/U_UART_RX/rx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 U_UART/U_UART_RX/bit_count_reg_rx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/bit_count_reg_rx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.202ns (30.448%)  route 2.746ns (69.552%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.146    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  U_UART/U_UART_RX/bit_count_reg_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_UART/U_UART_RX/bit_count_reg_rx_reg[0]/Q
                         net (fo=12, routed)          1.155     6.721    U_UART/U_UART_RX/sel0__0[0]
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.327     7.048 f  U_UART/U_UART_RX/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.299     7.346    U_UART/U_UART_RX/FSM_sequential_state[0]_i_2_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.332     7.678 r  U_UART/U_UART_RX/bit_count_reg_rx[2]_i_2/O
                         net (fo=3, routed)           0.678     8.356    U_UART/U_UART_RX/bit_count_next_rx
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.480 r  U_UART/U_UART_RX/bit_count_reg_rx[0]_i_1/O
                         net (fo=1, routed)           0.614     9.094    U_UART/U_UART_RX/bit_count_reg_rx[0]_i_1_n_0
    SLICE_X62Y20         FDCE                                         r  U_UART/U_UART_RX/bit_count_reg_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  U_UART/U_UART_RX/bit_count_reg_rx_reg[0]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)       -0.047    15.064    U_UART/U_UART_RX/bit_count_reg_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/rx_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.792ns (24.494%)  route 2.441ns (75.506%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.619     5.140    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=11, routed)          1.335     6.994    U_UART/U_UART_RX/w_tick
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.124     7.118 r  U_UART/U_UART_RX/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.723     7.841    U_UART/U_UART_RX/rx_data_reg[7]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.150     7.991 r  U_UART/U_UART_RX/rx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.383     8.374    U_UART/U_UART_RX/rx_data_next[6]
    SLICE_X63Y21         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[6]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y21         FDCE (Setup_fdce_C_CE)      -0.413    14.660    U_UART/U_UART_RX/rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_rx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/rx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.842ns (24.514%)  route 2.593ns (75.486%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.626     5.147    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  U_UART/U_UART_RX/tick_count_reg_rx_reg[2]/Q
                         net (fo=6, routed)           1.105     6.672    U_UART/U_UART_RX/tick_count_reg_rx[2]
    SLICE_X63Y19         LUT4 (Prop_lut4_I0_O)        0.299     6.971 r  U_UART/U_UART_RX/tick_count_reg_rx[1]_i_3/O
                         net (fo=11, routed)          0.874     7.845    U_UART/U_UART_RX/tick_count_reg_rx[1]_i_3_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.969 r  U_UART/U_UART_RX/rx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.613     8.582    U_UART/U_UART_RX/rx_data_next[1]
    SLICE_X63Y20         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.883    U_UART/U_UART_RX/rx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/rx_data_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.792ns (24.902%)  route 2.389ns (75.098%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.619     5.140    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=11, routed)          1.335     6.994    U_UART/U_UART_RX/w_tick
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.124     7.118 r  U_UART/U_UART_RX/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.725     7.843    U_UART/U_UART_RX/rx_data_reg[7]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.150     7.993 r  U_UART/U_UART_RX/rx_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.328     8.321    U_UART/U_UART_RX/rx_data_next[7]
    SLICE_X65Y21         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[7]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X65Y21         FDCE (Setup_fdce_C_CE)      -0.407    14.666    U_UART/U_UART_RX/rx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_rx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/rx_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.871ns (27.407%)  route 2.307ns (72.593%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.626     5.147    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  U_UART/U_UART_RX/tick_count_reg_rx_reg[2]/Q
                         net (fo=6, routed)           1.105     6.672    U_UART/U_UART_RX/tick_count_reg_rx[2]
    SLICE_X63Y19         LUT4 (Prop_lut4_I0_O)        0.299     6.971 r  U_UART/U_UART_RX/tick_count_reg_rx[1]_i_3/O
                         net (fo=11, routed)          0.874     7.845    U_UART/U_UART_RX/tick_count_reg_rx[1]_i_3_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.153     7.998 r  U_UART/U_UART_RX/rx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.327     8.325    U_UART/U_UART_RX/rx_data_next[3]
    SLICE_X64Y20         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDCE (Setup_fdce_C_CE)      -0.372    14.716    U_UART/U_UART_RX/rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/rx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.996ns (29.924%)  route 2.332ns (70.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.619     5.140    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=11, routed)          1.335     6.994    U_UART/U_UART_RX/w_tick
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.152     7.146 f  U_UART/U_UART_RX/rx_data_reg[3]_i_2/O
                         net (fo=4, routed)           0.666     7.812    U_UART/U_UART_RX/rx_data_reg[3]_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.326     8.138 r  U_UART/U_UART_RX/rx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.331     8.469    U_UART/U_UART_RX/rx_data_next[0]
    SLICE_X63Y19         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.869    U_UART/U_UART_RX/rx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/rx_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.766ns (24.249%)  route 2.393ns (75.751%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.619     5.140    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=11, routed)          1.335     6.994    U_UART/U_UART_RX/w_tick
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.124     7.118 r  U_UART/U_UART_RX/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.723     7.841    U_UART/U_UART_RX/rx_data_reg[7]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.965 r  U_UART/U_UART_RX/rx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.334     8.299    U_UART/U_UART_RX/rx_data_next[5]
    SLICE_X65Y22         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[5]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.866    U_UART/U_UART_RX/rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/rx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.766ns (24.317%)  route 2.384ns (75.683%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.619     5.140    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=11, routed)          1.335     6.994    U_UART/U_UART_RX/w_tick
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.124     7.118 r  U_UART/U_UART_RX/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.725     7.843    U_UART/U_UART_RX/rx_data_reg[7]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.967 r  U_UART/U_UART_RX/rx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.323     8.290    U_UART/U_UART_RX/rx_data_next[4]
    SLICE_X64Y21         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[4]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.904    U_UART/U_UART_RX/rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.828ns (26.177%)  route 2.335ns (73.823%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_UART/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.835     6.433    U_UART/U_UART_TX/tick_count_reg[0]
    SLICE_X61Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.557 r  U_UART/U_UART_TX/tick_count_reg[3]_i_3/O
                         net (fo=2, routed)           0.815     7.371    U_UART/U_UART_TX/tick_count_reg[3]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.495 r  U_UART/U_UART_TX/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.685     8.180    U_UART/U_UART_TX/FSM_sequential_state[2]_i_3_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.304 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.304    U_UART/U_UART_TX/FSM_sequential_state[0]_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.029    15.100    U_UART/U_UART_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/Q
                         net (fo=6, routed)           0.110     1.716    U_UART/U_BAUD_Tick_Gen/count_reg[7]
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.761 r  U_UART/U_BAUD_Tick_Gen/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.761    U_UART/U_BAUD_Tick_Gen/tick_next
    SLICE_X60Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.849     1.976    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.120     1.598    U_UART/U_BAUD_Tick_Gen/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.305%)  route 0.133ns (41.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.133     1.742    U_UART/U_UART_TX/state[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.787 r  U_UART/U_UART_TX/bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    U_UART/U_UART_TX/bit_count_reg[2]_i_1_n_0
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.092     1.573    U_UART/U_UART_TX/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/bit_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.949%)  route 0.165ns (47.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/U_UART_TX/bit_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.165     1.774    U_UART/U_UART_TX/sel0[2]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.819 r  U_UART/U_UART_TX/tx_reg_i_2/O
                         net (fo=1, routed)           0.000     1.819    U_UART/U_UART_TX/tx_reg_i_2_n_0
    SLICE_X64Y22         FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X64Y22         FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDPE (Hold_fdpe_C_D)         0.120     1.601    U_UART/U_UART_TX/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X62Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.128     1.594 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/Q
                         net (fo=7, routed)           0.092     1.686    U_UART/U_BAUD_Tick_Gen/count_reg[6]
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.099     1.785 r  U_UART/U_BAUD_Tick_Gen/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    U_UART/U_BAUD_Tick_Gen/count_next[0]
    SLICE_X62Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X62Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDCE (Hold_fdce_C_D)         0.092     1.558    U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.790%)  route 0.153ns (45.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/Q
                         net (fo=8, routed)           0.153     1.760    U_UART/U_BAUD_Tick_Gen/count_reg[2]
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  U_UART/U_BAUD_Tick_Gen/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.805    U_UART/U_BAUD_Tick_Gen/count_next[4]
    SLICE_X62Y25         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     1.977    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.091     1.569    U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.991%)  route 0.112ns (33.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/Q
                         net (fo=5, routed)           0.112     1.705    U_UART/U_BAUD_Tick_Gen/count_reg[8]
    SLICE_X61Y26         LUT6 (Prop_lut6_I3_O)        0.099     1.804 r  U_UART/U_BAUD_Tick_Gen/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.804    U_UART/U_BAUD_Tick_Gen/count_next[9]
    SLICE_X61Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.849     1.976    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.092     1.557    U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.189ns (48.798%)  route 0.198ns (51.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.198     1.807    U_UART/U_UART_TX/state[2]
    SLICE_X61Y22         LUT5 (Prop_lut5_I3_O)        0.048     1.855 r  U_UART/U_UART_TX/tick_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    U_UART/U_UART_TX/tick_count_reg[1]_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[1]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.107     1.607    U_UART/U_UART_TX/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/bit_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.088%)  route 0.171ns (47.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/U_UART_TX/bit_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.171     1.780    U_UART/U_UART_TX/sel0[2]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  U_UART/U_UART_TX/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_UART/U_UART_TX/FSM_sequential_state[2]_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.092     1.573    U_UART/U_UART_TX/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.163     1.771    U_UART/U_UART_TX/tick_count_reg[0]
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.816 r  U_UART/U_UART_TX/tick_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    U_UART/U_UART_TX/tick_count_reg[2]_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[2]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.092     1.559    U_UART/U_UART_TX/tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.399%)  route 0.198ns (51.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.198     1.807    U_UART/U_UART_TX/state[2]
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.852 r  U_UART/U_UART_TX/tick_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    U_UART/U_UART_TX/tick_count_reg[0]_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.091     1.591    U_UART/U_UART_TX/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_UART/U_UART_RX/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C



