[1] C.-Y. Lin et al., “Social network analysis in enterprise,” Proceedings of
the IEEE, vol. 100, no. 9, 2012.
[2] G. Linden et al., “Amazon.com recommendations: item-to-item collaborative filtering,” IEEE Internet Computing, vol. 7, no. 1, 2003.
[3] T. Aittokallio and B. Schwikowski, “Graph-based methods for analysing
networks in cell biology,” Briefings in bioinformatics, vol. 7, no. 3, 2006.
[4] G. Malewicz et al., “Pregel: A system for large-scale graph processing,”
in SIGMOD, 2010.
[5] I. Tanase et al., “A highly efficient runtime and graph library for large
scale graph analytics,” in GRADES, 2014.
[6] A. Kyrola et al., “GraphChi: Large-scale graph computation on just a
PC,” in OSDI, 2012.
[7] Y. Low et al., “Distributed GraphLab: A framework for machine learning
and data mining in the cloud,” VLDB, 2012.
[8] M. Gokhale et al., “Processing in memory: The Terasys massively
parallel PIM array,” in IEEE Computer, vol. 28, 1995.
[9] M. Hall et al., “Mapping irregular applications to DIVA, a PIM-based
data-intensive architecture,” in SC, 1999.
[10] Y. Kang et al., “FlexRAM: Toward an advanced intelligent memory
system,” in ICCD, 1999.
[11] D. Patterson et al., “A case for intelligent RAM,” IEEE Micro, vol. 17,
no. 2, 1997.
[12] M. Gao et al., “Practical near-data processing for in-memory analytics
frameworks,” in PACT, 2015.
[13] J. Ahn et al., “A scalable processing-in-memory accelerator for parallel
graph processing,” in ISCA, 2015.
[14] J. Ahn et al., “PIM-enabled instructions: A low-overhead, locality-aware
processing-in-memory architecture,” in ISCA, 2015.
[15] J. T. Pawlowski, “Hybrid memory cube (HMC),” in Hot Chips, 2011.
[16] Hybrid Memory Cube Consortium, “Hybrid memory cube specification
2.0,” 2014.
[17] L. Nai et al., “GraphBIG: Understanding graph computing in the context
of industrial solutions,” in SC, 2015.
[18] S. Hong et al., “Efficient parallel graph exploration on multi-core CPU
and GPU,” in PACT, 2011.
[19] S. Lynch, Introduction to Applied Bayesian Statistics and Estimation
for Social Scientists. Springer New York, 2007.

[20] R. E. Neapolitan, Probabilistic Methods for Bioinformatics: With an
Introduction to Bayesian Networks. Morgan Kaufmann, 2009.
[21] H. Schweizer et al., “Evaluating the cost of atomic operations on modern
architectures,” in PACT, 2015.
[22] Intel 64 and IA-32 Architectures Software Developer’s Manual, Intel
Corporation, 2015.
[23] A. Yasin, “A top-down method for performance analysis and counters
architecture,” in ISPASS, 2014.
[24] P. Kumar et al., “Analyzing consistency issues in hmc atomics,” in
MEMSYS, 2016.
[25] J. Evans, “A scalable concurrent malloc (3) implementation for freebsd,”
in Proc. of the bsdcan conference, ottawa, canada, 2006.
[26] S. Lee et al., “Feedback directed optimization of TCMalloc,” in MSPC,
2014.
[27] Intel 64 and IA-32 Architectures Software Developer’s Manual: Volume
3A:System Programming Guide, Intel Corporation, 2015.
[28] A. F. Rodrigues et al., “The structural simulation toolkit,” SIGMETRICS
Perform. Eval. Rev., vol. 38, no. 4, 2011.
[29] H. kim et al., “MacSim: A CPU-GPU heterogeneous simulation framework user guide,” Georgia Institute of Technology, 2012.
[30] P. Rosenfeld et al., “DRAMSim2: A cycle accurate memory system
simulator,” Computer Architecture Letters, vol. 10, no. 1, 2011.
[31] G. Kim et al., “Memory-centric system interconnect design with hybrid
memory cubes,” in PACT, 2013.
[32] O. Erling et al., “The LDBC social network benchmark: Interactive
workload,” in SIGMOD, 2015.
[33] N. Muralimanohar et al., “CACTI 6.0: A tool to understand large
caches,” 2009.
[34] J. Jeddeloh and B. Keeth, “Hybrid memory cube new DRAM architecture increases density and performance,” in VLSIT, 2012.
[35] S. Li et al., “McPAT: An integrated power, area, and timing modeling
framework for multicore and manycore architectures,” in MICRO,
2009.
[36] S. Pugsley et al., “NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads,” in ISPASS, 2014.
[37] G. Sadowksi and P. Rathle, “Fraud detection: Discovering connections
with graph databases,” Neo Technology, Inc., Tech. Rep., 2015.
[38] D. Ron and A. Shamir, “Quantitative analysis of the full bitcoin
transaction graph,” in FC. Springer, 2013.
[39] B. Sarwar et al., “Item-based collaborative filtering recommendation
algorithms,” in WWW, 2001.
[40] R. Zafarani and H. Liu, “Social computing data repository at ASU,”
Arizona State University, 2009.
[41] G. H. Loh, “3D-stacked memory architectures for multi-core processors,” in ISCA, 2008.
[42] J. Sim et al., “A mostly-clean DRAM cache for effective hit speculation
and self-balancing dispatch,” in MICRO, 2012.
[43] M. K. Qureshi and G. H. Loh, “Fundamental latency trade-off in
architecting DRAM caches: Outperforming impractical SRAM-tags with
a simple and practical design,” in MICRO, 2012.
[44] J. Sim et al., “Resilient die-stacked DRAM caches,” in ISCA, 2013.
[45] J. Sim et al., “Transparent hardware management of stacked DRAM as
part of memory,” in MICRO, 2014.
[46] K. Hsieh et al., “Transparent offloading and mapping (TOM): Enabling
programmer-transparent near-data processing in GPU systems,” in ISCA,
2016.
[47] G. H. Loh et al., “A processing-in-memory taxonomy and a case for
studying fixed-function PIM,” in WoNDP, 2013.
[48] L. Nai and H. Kim, “Instruction offloading with HMC 2.0 standard: A
case study for graph traversals,” in MEMSYS, 2015.
[49] M. A. Suleman et al., “Accelerating critical section execution with
asymmetric multi-core architectures,” in ASPLOS, 2009.
[50] R. Rajwar and J. R. Goodman, “Speculative lock elision: Enabling highly
concurrent multithreaded execution,” in MICRO, 2001.
[51] M. Herlihy and J. E. B. Moss, “Transactional memory: Architectural
support for lock-free data structures,” in ISCA, 1993.
[52] M. M. Michael, “High performance dynamic lock-free hash tables and
list-based sets,” in SPAA, 2002.
[53] M. Herlihy, “Wait-free synchronization,” ACM Trans. Program. Lang.
Syst., vol. 13, no. 1, 1991.
[54] J. H. Lee et al., “BSSync: Processing near memory for machine learning
workloads with bounded staleness consistency models,” in PACT, 2015.