
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000b68  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000cf0  08000cf8  00001cf8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000cf0  08000cf0  00001cf8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000cf0  08000cf0  00001cf8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000cf0  08000cf8  00001cf8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000cf0  08000cf0  00001cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000cf4  08000cf4  00001cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001cf8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001cf8  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001cf8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000012f4  00000000  00000000  00001d22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000044c  00000000  00000000  00003016  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000168  00000000  00000000  00003468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000010f  00000000  00000000  000035d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002694  00000000  00000000  000036df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001b9d  00000000  00000000  00005d73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000982e  00000000  00000000  00007910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0001113e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000514  00000000  00000000  00011184  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  00011698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000cd8 	.word	0x08000cd8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000cd8 	.word	0x08000cd8

080001c8 <delay>:


#define LED_PIN   9

void delay(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000 ; i ++);
 80001ce:	2300      	movs	r3, #0
 80001d0:	607b      	str	r3, [r7, #4]
 80001d2:	e002      	b.n	80001da <delay+0x12>
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	3301      	adds	r3, #1
 80001d8:	607b      	str	r3, [r7, #4]
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4a04      	ldr	r2, [pc, #16]	@ (80001f0 <delay+0x28>)
 80001de:	4293      	cmp	r3, r2
 80001e0:	d9f8      	bls.n	80001d4 <delay+0xc>
}
 80001e2:	bf00      	nop
 80001e4:	bf00      	nop
 80001e6:	370c      	adds	r7, #12
 80001e8:	46bd      	mov	sp, r7
 80001ea:	bc80      	pop	{r7}
 80001ec:	4770      	bx	lr
 80001ee:	bf00      	nop
 80001f0:	0007a11f 	.word	0x0007a11f

080001f4 <SPI_GPIOInits>:

void SPI_GPIOInits()
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b084      	sub	sp, #16
 80001f8:	af00      	add	r7, sp, #0
	// initialize the peripheral clock before init
	GPIO_Handle_t SPI_GpioPins;

	SPI_GpioPins.pGPIOx=GPIOB;
 80001fa:	4b14      	ldr	r3, [pc, #80]	@ (800024c <SPI_GPIOInits+0x58>)
 80001fc:	607b      	str	r3, [r7, #4]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_ALTFN;
 80001fe:	2302      	movs	r3, #2
 8000200:	727b      	strb	r3, [r7, #9]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinOPType=GPIO_OP_TYPE_PP; //mentioned in ref manual
 8000202:	2300      	movs	r3, #0
 8000204:	733b      	strb	r3, [r7, #12]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_NO_PUPD;
 8000206:	2300      	movs	r3, #0
 8000208:	72fb      	strb	r3, [r7, #11]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinAltFunMode=GPIO_ALTFN_5;
 800020a:	2305      	movs	r3, #5
 800020c:	737b      	strb	r3, [r7, #13]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 800020e:	2302      	movs	r3, #2
 8000210:	72bb      	strb	r3, [r7, #10]


	//MOSI init
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_15;
 8000212:	230f      	movs	r3, #15
 8000214:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_GpioPins);
 8000216:	1d3b      	adds	r3, r7, #4
 8000218:	4618      	mov	r0, r3
 800021a:	f000 f8e9 	bl	80003f0 <GPIO_Init>

	//MISO init
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_14;
 800021e:	230e      	movs	r3, #14
 8000220:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_GpioPins);
 8000222:	1d3b      	adds	r3, r7, #4
 8000224:	4618      	mov	r0, r3
 8000226:	f000 f8e3 	bl	80003f0 <GPIO_Init>

	//SCLK init
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_13;
 800022a:	230d      	movs	r3, #13
 800022c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_GpioPins);
 800022e:	1d3b      	adds	r3, r7, #4
 8000230:	4618      	mov	r0, r3
 8000232:	f000 f8dd 	bl	80003f0 <GPIO_Init>

	//NSS init
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_12;
 8000236:	230c      	movs	r3, #12
 8000238:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_GpioPins);
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	4618      	mov	r0, r3
 800023e:	f000 f8d7 	bl	80003f0 <GPIO_Init>



}
 8000242:	bf00      	nop
 8000244:	3710      	adds	r7, #16
 8000246:	46bd      	mov	sp, r7
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	40020400 	.word	0x40020400

08000250 <GPIO_ButtonInit>:

void GPIO_ButtonInit()
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b084      	sub	sp, #16
 8000254:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOButton; // user wakeup button connected to PA0 , internal button

	//config for Button - PA0; = input mode
	GPIOButton.pGPIOx=GPIOA;
 8000256:	4b0b      	ldr	r3, [pc, #44]	@ (8000284 <GPIO_ButtonInit+0x34>)
 8000258:	607b      	str	r3, [r7, #4]
	GPIOButton.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_IN;
 800025a:	2300      	movs	r3, #0
 800025c:	727b      	strb	r3, [r7, #9]
	GPIOButton.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_0;
 800025e:	2300      	movs	r3, #0
 8000260:	723b      	strb	r3, [r7, #8]
	GPIOButton.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 8000262:	2302      	movs	r3, #2
 8000264:	72bb      	strb	r3, [r7, #10]
	GPIOButton.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_NO_PUPD; // internal button , refer the Schema doc for this config
 8000266:	2300      	movs	r3, #0
 8000268:	72fb      	strb	r3, [r7, #11]

	// Enbale the RCC clock

	GPIO_PeripheralClockControl(GPIOButton.pGPIOx, ENABLE);
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	2101      	movs	r1, #1
 800026e:	4618      	mov	r0, r3
 8000270:	f000 fa6e 	bl	8000750 <GPIO_PeripheralClockControl>

	//initialize the config
	GPIO_Init(&GPIOButton);
 8000274:	1d3b      	adds	r3, r7, #4
 8000276:	4618      	mov	r0, r3
 8000278:	f000 f8ba 	bl	80003f0 <GPIO_Init>

}
 800027c:	bf00      	nop
 800027e:	3710      	adds	r7, #16
 8000280:	46bd      	mov	sp, r7
 8000282:	bd80      	pop	{r7, pc}
 8000284:	40020000 	.word	0x40020000

08000288 <SPI_Inits>:

void SPI_Inits()
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b084      	sub	sp, #16
 800028c:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI_Pins;

	SPI_Pins.pSPIx=SPI2;
 800028e:	4b0c      	ldr	r3, [pc, #48]	@ (80002c0 <SPI_Inits+0x38>)
 8000290:	607b      	str	r3, [r7, #4]

	SPI_Pins.SPIConfig.SPI_BusConfig=SPI_BUS_CONFIG_FD;
 8000292:	2301      	movs	r3, #1
 8000294:	727b      	strb	r3, [r7, #9]
	SPI_Pins.SPIConfig.SPI_DFF=SPI_DFF_8BITS;
 8000296:	2300      	movs	r3, #0
 8000298:	72fb      	strb	r3, [r7, #11]
	SPI_Pins.SPIConfig.SPI_CPOL=SPI_CPOL_LOW;
 800029a:	2300      	movs	r3, #0
 800029c:	733b      	strb	r3, [r7, #12]
	SPI_Pins.SPIConfig.SPI_CPHA=SPI_CPHA_LOW;
 800029e:	2300      	movs	r3, #0
 80002a0:	737b      	strb	r3, [r7, #13]
	SPI_Pins.SPIConfig.SPI_DeviceMode=SPI_DEVICE_MODE_MASTER;
 80002a2:	2301      	movs	r3, #1
 80002a4:	723b      	strb	r3, [r7, #8]
	SPI_Pins.SPIConfig.SPI_SclkSpeed=SPI_SCLK_SPEED_DIV2;
 80002a6:	2300      	movs	r3, #0
 80002a8:	72bb      	strb	r3, [r7, #10]
	SPI_Pins.SPIConfig.SPI_SSM=SPI_SSM_DI;
 80002aa:	2300      	movs	r3, #0
 80002ac:	73bb      	strb	r3, [r7, #14]

	// Init
	SPI_Init(&SPI_Pins);
 80002ae:	1d3b      	adds	r3, r7, #4
 80002b0:	4618      	mov	r0, r3
 80002b2:	f000 fbf1 	bl	8000a98 <SPI_Init>

}
 80002b6:	bf00      	nop
 80002b8:	3710      	adds	r7, #16
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	40003800 	.word	0x40003800

080002c4 <SPI_verifySlaveResponse>:

uint8_t SPI_verifySlaveResponse(uint8_t ack_byte)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	4603      	mov	r3, r0
 80002cc:	71fb      	strb	r3, [r7, #7]
	if(ack_byte == ACK_BYTE_VALUE)
 80002ce:	79fb      	ldrb	r3, [r7, #7]
 80002d0:	2bf5      	cmp	r3, #245	@ 0xf5
 80002d2:	d101      	bne.n	80002d8 <SPI_verifySlaveResponse+0x14>
	{
		return 1;
 80002d4:	2301      	movs	r3, #1
 80002d6:	e000      	b.n	80002da <SPI_verifySlaveResponse+0x16>
	}
	return 0;
 80002d8:	2300      	movs	r3, #0

}
 80002da:	4618      	mov	r0, r3
 80002dc:	370c      	adds	r7, #12
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr

080002e4 <main>:
int main()
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b084      	sub	sp, #16
 80002e8:	af00      	add	r7, sp, #0
	// for each action either slave might do some action like turning on led  or respond back with some data like analog read etc

	//Do the GPIO_init for all SPI_GPIO Pins
	//Define the Message to be sent

	uint8_t dummy_write_byte = 0xff;
 80002ea:	23ff      	movs	r3, #255	@ 0xff
 80002ec:	73fb      	strb	r3, [r7, #15]

	uint8_t args[2];



	SPI_GPIOInits();
 80002ee:	f7ff ff81 	bl	80001f4 <SPI_GPIOInits>

	GPIO_ButtonInit(); // for button press
 80002f2:	f7ff ffad 	bl	8000250 <GPIO_ButtonInit>

	SPI_Inits(); // init SPI Peripheral with config
 80002f6:	f7ff ffc7 	bl	8000288 <SPI_Inits>

	// we are using the Hardware slave management , need to config the SSOE bit in CR2 register
	SPI_SSOE_Config(SPI2, ENABLE);
 80002fa:	2101      	movs	r1, #1
 80002fc:	4825      	ldr	r0, [pc, #148]	@ (8000394 <main+0xb0>)
 80002fe:	f000 fcab 	bl	8000c58 <SPI_SSOE_Config>
	// we need to enable the peripheral after all the init

	while(1)
	{

	    	while(!(GPIO_ReadFromInputPin(GPIOA,GPIO_BTN_PIN) == BTN_PRESSED)); //keep waiting for Btn press
 8000302:	bf00      	nop
 8000304:	2100      	movs	r1, #0
 8000306:	4824      	ldr	r0, [pc, #144]	@ (8000398 <main+0xb4>)
 8000308:	f000 fb0a 	bl	8000920 <GPIO_ReadFromInputPin>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d1f8      	bne.n	8000304 <main+0x20>
	    	// add Delay if required , to solve debouncing issue of button
	    	delay();
 8000312:	f7ff ff59 	bl	80001c8 <delay>


	    	SPI_PeripheralControl(SPI2, ENABLE);
 8000316:	2101      	movs	r1, #1
 8000318:	481e      	ldr	r0, [pc, #120]	@ (8000394 <main+0xb0>)
 800031a:	f000 fc82 	bl	8000c22 <SPI_PeripheralControl>

	    	//1.  CMD_LED_CTRL     <pin no (1)>   <value (1)>
	    	uint8_t commandCode=COMMAND_LED_CTRL;
 800031e:	2350      	movs	r3, #80	@ 0x50
 8000320:	71fb      	strb	r3, [r7, #7]
	    	SPI_SendData(SPI2,&commandCode, sizeof(commandCode)); // this will push the commandCode into the TX buffer -> shift register than transmitted on MOSI Line to slave
 8000322:	1dfb      	adds	r3, r7, #7
 8000324:	2201      	movs	r2, #1
 8000326:	4619      	mov	r1, r3
 8000328:	481a      	ldr	r0, [pc, #104]	@ (8000394 <main+0xb0>)
 800032a:	f000 fc0b 	bl	8000b44 <SPI_SendData>
	    	SPI_ReceiveData(SPI2,&dummy_read_byte,sizeof(dummy_read_byte)); // to clear the Rx buffer which got filled when we did SendData, can be cleared by Reading the Rx buffer
 800032e:	f107 030e 	add.w	r3, r7, #14
 8000332:	2201      	movs	r2, #1
 8000334:	4619      	mov	r1, r3
 8000336:	4817      	ldr	r0, [pc, #92]	@ (8000394 <main+0xb0>)
 8000338:	f000 fc3a 	bl	8000bb0 <SPI_ReceiveData>
	    	// if slave recognizes the command code it will send ACK byte, which we we should receive over MISO Line
	    	// slave does not initiate the data transfer so we should send some dummy data to push the ACK byte from its Shift register to our Master
	    	// Send dummy_write_ byte
	    	SPI_SendData(SPI2,&dummy_write_byte,sizeof(dummy_write_byte));
 800033c:	f107 030f 	add.w	r3, r7, #15
 8000340:	2201      	movs	r2, #1
 8000342:	4619      	mov	r1, r3
 8000344:	4813      	ldr	r0, [pc, #76]	@ (8000394 <main+0xb0>)
 8000346:	f000 fbfd 	bl	8000b44 <SPI_SendData>
	    	// after the above send Data we will have the ACK/NACK Byte in our shift register->RxBuffer , which will read into our <received_data>
	    	SPI_ReceiveData(SPI2,&ack_byte,sizeof(ack_byte));
 800034a:	f107 030d 	add.w	r3, r7, #13
 800034e:	2201      	movs	r2, #1
 8000350:	4619      	mov	r1, r3
 8000352:	4810      	ldr	r0, [pc, #64]	@ (8000394 <main+0xb0>)
 8000354:	f000 fc2c 	bl	8000bb0 <SPI_ReceiveData>

	    	if(SPI_verifySlaveResponse(ack_byte)==ACK_BYTE_VALUE)
 8000358:	7b7b      	ldrb	r3, [r7, #13]
 800035a:	4618      	mov	r0, r3
 800035c:	f7ff ffb2 	bl	80002c4 <SPI_verifySlaveResponse>
 8000360:	4603      	mov	r3, r0
 8000362:	2bf5      	cmp	r3, #245	@ 0xf5
 8000364:	d10a      	bne.n	800037c <main+0x98>
	    	{
	    		// proceed with sending arguments
	    		args[0]=LED_PIN;
 8000366:	2309      	movs	r3, #9
 8000368:	723b      	strb	r3, [r7, #8]
	    		args[1]=LED_ON;
 800036a:	2301      	movs	r3, #1
 800036c:	727b      	strb	r3, [r7, #9]
	    		SPI_SendData(SPI2,args,2);
 800036e:	f107 0308 	add.w	r3, r7, #8
 8000372:	2202      	movs	r2, #2
 8000374:	4619      	mov	r1, r3
 8000376:	4807      	ldr	r0, [pc, #28]	@ (8000394 <main+0xb0>)
 8000378:	f000 fbe4 	bl	8000b44 <SPI_SendData>

	    	}
	    	//once transfer is done disable the SPI Peripheral
	    	//Good Methodology  to use an SPI_SR BSY bit to make sure SPI is not busy and only than we disable the SPI Peripheral , rather than doing abruptly
	    	// if busy keep hanging
	    	while(SPI_SR_BSY_Status(SPI2)==SPI_BSY_BUSY);
 800037c:	bf00      	nop
 800037e:	4805      	ldr	r0, [pc, #20]	@ (8000394 <main+0xb0>)
 8000380:	f000 fb07 	bl	8000992 <SPI_SR_BSY_Status>
 8000384:	4603      	mov	r3, r0
 8000386:	2b01      	cmp	r3, #1
 8000388:	d0f9      	beq.n	800037e <main+0x9a>
	    	// after all data send , Disable the Peripheral
	    	SPI_PeripheralControl(SPI2,DISABLE);
 800038a:	2100      	movs	r1, #0
 800038c:	4801      	ldr	r0, [pc, #4]	@ (8000394 <main+0xb0>)
 800038e:	f000 fc48 	bl	8000c22 <SPI_PeripheralControl>
	{
 8000392:	e7b6      	b.n	8000302 <main+0x1e>
 8000394:	40003800 	.word	0x40003800
 8000398:	40020000 	.word	0x40020000

0800039c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800039c:	480d      	ldr	r0, [pc, #52]	@ (80003d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800039e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003a0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003a4:	480c      	ldr	r0, [pc, #48]	@ (80003d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80003a6:	490d      	ldr	r1, [pc, #52]	@ (80003dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80003a8:	4a0d      	ldr	r2, [pc, #52]	@ (80003e0 <LoopForever+0xe>)
  movs r3, #0
 80003aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003ac:	e002      	b.n	80003b4 <LoopCopyDataInit>

080003ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003b2:	3304      	adds	r3, #4

080003b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003b8:	d3f9      	bcc.n	80003ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ba:	4a0a      	ldr	r2, [pc, #40]	@ (80003e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003bc:	4c0a      	ldr	r4, [pc, #40]	@ (80003e8 <LoopForever+0x16>)
  movs r3, #0
 80003be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003c0:	e001      	b.n	80003c6 <LoopFillZerobss>

080003c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003c4:	3204      	adds	r2, #4

080003c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003c8:	d3fb      	bcc.n	80003c2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80003ca:	f000 fc61 	bl	8000c90 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80003ce:	f7ff ff89 	bl	80002e4 <main>

080003d2 <LoopForever>:

LoopForever:
  b LoopForever
 80003d2:	e7fe      	b.n	80003d2 <LoopForever>
  ldr   r0, =_estack
 80003d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003dc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003e0:	08000cf8 	.word	0x08000cf8
  ldr r2, =_sbss
 80003e4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003e8:	2000001c 	.word	0x2000001c

080003ec <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003ec:	e7fe      	b.n	80003ec <ADC_IRQHandler>
	...

080003f0 <GPIO_Init>:
 *  Created on: Sep 20, 2025
 *      Author: LENOVO
 */

#include "stm32f4xx_gpio_driver.h"
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b086      	sub	sp, #24
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
	uint32_t temp=0;
 80003f8:	2300      	movs	r3, #0
 80003fa:	617b      	str	r3, [r7, #20]

	GPIO_PeripheralClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	2101      	movs	r1, #1
 8000402:	4618      	mov	r0, r3
 8000404:	f000 f9a4 	bl	8000750 <GPIO_PeripheralClockControl>

	//1. configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	795b      	ldrb	r3, [r3, #5]
 800040c:	2b03      	cmp	r3, #3
 800040e:	d820      	bhi.n	8000452 <GPIO_Init+0x62>
	{
		// non - interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	795b      	ldrb	r3, [r3, #5]
 8000414:	461a      	mov	r2, r3
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	791b      	ldrb	r3, [r3, #4]
 800041a:	005b      	lsls	r3, r3, #1
 800041c:	fa02 f303 	lsl.w	r3, r2, r3
 8000420:	617b      	str	r3, [r7, #20]
		// now do set this mode in the GPIO register structure which is pointing to actual GPIOx peripheral
		pGPIOHandle->pGPIOx->MODER &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	681a      	ldr	r2, [r3, #0]
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	791b      	ldrb	r3, [r3, #4]
 800042c:	005b      	lsls	r3, r3, #1
 800042e:	2103      	movs	r1, #3
 8000430:	fa01 f303 	lsl.w	r3, r1, r3
 8000434:	43db      	mvns	r3, r3
 8000436:	4619      	mov	r1, r3
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	400a      	ands	r2, r1
 800043e:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	6819      	ldr	r1, [r3, #0]
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	697a      	ldr	r2, [r7, #20]
 800044c:	430a      	orrs	r2, r1
 800044e:	601a      	str	r2, [r3, #0]
 8000450:	e0c5      	b.n	80005de <GPIO_Init+0x1ee>

	}
	else
	{
		// interrupt mode - code it later
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_FT)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	795b      	ldrb	r3, [r3, #5]
 8000456:	2b04      	cmp	r3, #4
 8000458:	d817      	bhi.n	800048a <GPIO_Init+0x9a>
		{
			// configure Falling trigger using FTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800045a:	4b47      	ldr	r3, [pc, #284]	@ (8000578 <GPIO_Init+0x188>)
 800045c:	68db      	ldr	r3, [r3, #12]
 800045e:	687a      	ldr	r2, [r7, #4]
 8000460:	7912      	ldrb	r2, [r2, #4]
 8000462:	4611      	mov	r1, r2
 8000464:	2201      	movs	r2, #1
 8000466:	408a      	lsls	r2, r1
 8000468:	4611      	mov	r1, r2
 800046a:	4a43      	ldr	r2, [pc, #268]	@ (8000578 <GPIO_Init+0x188>)
 800046c:	430b      	orrs	r3, r1
 800046e:	60d3      	str	r3, [r2, #12]

			//clear the corresponding RTSR bit for safety
			EXTI->RTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000470:	4b41      	ldr	r3, [pc, #260]	@ (8000578 <GPIO_Init+0x188>)
 8000472:	689b      	ldr	r3, [r3, #8]
 8000474:	687a      	ldr	r2, [r7, #4]
 8000476:	7912      	ldrb	r2, [r2, #4]
 8000478:	4611      	mov	r1, r2
 800047a:	2201      	movs	r2, #1
 800047c:	408a      	lsls	r2, r1
 800047e:	43d2      	mvns	r2, r2
 8000480:	4611      	mov	r1, r2
 8000482:	4a3d      	ldr	r2, [pc, #244]	@ (8000578 <GPIO_Init+0x188>)
 8000484:	430b      	orrs	r3, r1
 8000486:	6093      	str	r3, [r2, #8]
 8000488:	e035      	b.n	80004f6 <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RT)
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	795b      	ldrb	r3, [r3, #5]
 800048e:	2b05      	cmp	r3, #5
 8000490:	d817      	bhi.n	80004c2 <GPIO_Init+0xd2>
		{
			//configure Rising trigger RTSR
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000492:	4b39      	ldr	r3, [pc, #228]	@ (8000578 <GPIO_Init+0x188>)
 8000494:	689b      	ldr	r3, [r3, #8]
 8000496:	687a      	ldr	r2, [r7, #4]
 8000498:	7912      	ldrb	r2, [r2, #4]
 800049a:	4611      	mov	r1, r2
 800049c:	2201      	movs	r2, #1
 800049e:	408a      	lsls	r2, r1
 80004a0:	4611      	mov	r1, r2
 80004a2:	4a35      	ldr	r2, [pc, #212]	@ (8000578 <GPIO_Init+0x188>)
 80004a4:	430b      	orrs	r3, r1
 80004a6:	6093      	str	r3, [r2, #8]

			//clear the corresponding FTSR bit for safety
			EXTI->FTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004a8:	4b33      	ldr	r3, [pc, #204]	@ (8000578 <GPIO_Init+0x188>)
 80004aa:	68db      	ldr	r3, [r3, #12]
 80004ac:	687a      	ldr	r2, [r7, #4]
 80004ae:	7912      	ldrb	r2, [r2, #4]
 80004b0:	4611      	mov	r1, r2
 80004b2:	2201      	movs	r2, #1
 80004b4:	408a      	lsls	r2, r1
 80004b6:	43d2      	mvns	r2, r2
 80004b8:	4611      	mov	r1, r2
 80004ba:	4a2f      	ldr	r2, [pc, #188]	@ (8000578 <GPIO_Init+0x188>)
 80004bc:	430b      	orrs	r3, r1
 80004be:	60d3      	str	r3, [r2, #12]
 80004c0:	e019      	b.n	80004f6 <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RFT)
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	795b      	ldrb	r3, [r3, #5]
 80004c6:	2b06      	cmp	r3, #6
 80004c8:	d815      	bhi.n	80004f6 <GPIO_Init+0x106>
		{
			// configure both falling trigger and rising trigger
			// FTSR and RTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004ca:	4b2b      	ldr	r3, [pc, #172]	@ (8000578 <GPIO_Init+0x188>)
 80004cc:	68db      	ldr	r3, [r3, #12]
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	7912      	ldrb	r2, [r2, #4]
 80004d2:	4611      	mov	r1, r2
 80004d4:	2201      	movs	r2, #1
 80004d6:	408a      	lsls	r2, r1
 80004d8:	4611      	mov	r1, r2
 80004da:	4a27      	ldr	r2, [pc, #156]	@ (8000578 <GPIO_Init+0x188>)
 80004dc:	430b      	orrs	r3, r1
 80004de:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004e0:	4b25      	ldr	r3, [pc, #148]	@ (8000578 <GPIO_Init+0x188>)
 80004e2:	689b      	ldr	r3, [r3, #8]
 80004e4:	687a      	ldr	r2, [r7, #4]
 80004e6:	7912      	ldrb	r2, [r2, #4]
 80004e8:	4611      	mov	r1, r2
 80004ea:	2201      	movs	r2, #1
 80004ec:	408a      	lsls	r2, r1
 80004ee:	4611      	mov	r1, r2
 80004f0:	4a21      	ldr	r2, [pc, #132]	@ (8000578 <GPIO_Init+0x188>)
 80004f2:	430b      	orrs	r3, r1
 80004f4:	6093      	str	r3, [r2, #8]

		}

		//2. configure the GPIO port selection in the SYSCFG_EXTICR

		uint8_t temp1=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	791b      	ldrb	r3, [r3, #4]
 80004fa:	089b      	lsrs	r3, r3, #2
 80004fc:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	791b      	ldrb	r3, [r3, #4]
 8000502:	f003 0303 	and.w	r3, r3, #3
 8000506:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode =GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a1b      	ldr	r2, [pc, #108]	@ (800057c <GPIO_Init+0x18c>)
 800050e:	4293      	cmp	r3, r2
 8000510:	d044      	beq.n	800059c <GPIO_Init+0x1ac>
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	4a1a      	ldr	r2, [pc, #104]	@ (8000580 <GPIO_Init+0x190>)
 8000518:	4293      	cmp	r3, r2
 800051a:	d02b      	beq.n	8000574 <GPIO_Init+0x184>
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4a18      	ldr	r2, [pc, #96]	@ (8000584 <GPIO_Init+0x194>)
 8000522:	4293      	cmp	r3, r2
 8000524:	d024      	beq.n	8000570 <GPIO_Init+0x180>
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4a17      	ldr	r2, [pc, #92]	@ (8000588 <GPIO_Init+0x198>)
 800052c:	4293      	cmp	r3, r2
 800052e:	d01d      	beq.n	800056c <GPIO_Init+0x17c>
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4a15      	ldr	r2, [pc, #84]	@ (800058c <GPIO_Init+0x19c>)
 8000536:	4293      	cmp	r3, r2
 8000538:	d016      	beq.n	8000568 <GPIO_Init+0x178>
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	4a14      	ldr	r2, [pc, #80]	@ (8000590 <GPIO_Init+0x1a0>)
 8000540:	4293      	cmp	r3, r2
 8000542:	d00f      	beq.n	8000564 <GPIO_Init+0x174>
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	4a12      	ldr	r2, [pc, #72]	@ (8000594 <GPIO_Init+0x1a4>)
 800054a:	4293      	cmp	r3, r2
 800054c:	d008      	beq.n	8000560 <GPIO_Init+0x170>
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	4a11      	ldr	r2, [pc, #68]	@ (8000598 <GPIO_Init+0x1a8>)
 8000554:	4293      	cmp	r3, r2
 8000556:	d101      	bne.n	800055c <GPIO_Init+0x16c>
 8000558:	2307      	movs	r3, #7
 800055a:	e020      	b.n	800059e <GPIO_Init+0x1ae>
 800055c:	2300      	movs	r3, #0
 800055e:	e01e      	b.n	800059e <GPIO_Init+0x1ae>
 8000560:	2306      	movs	r3, #6
 8000562:	e01c      	b.n	800059e <GPIO_Init+0x1ae>
 8000564:	2305      	movs	r3, #5
 8000566:	e01a      	b.n	800059e <GPIO_Init+0x1ae>
 8000568:	2304      	movs	r3, #4
 800056a:	e018      	b.n	800059e <GPIO_Init+0x1ae>
 800056c:	2303      	movs	r3, #3
 800056e:	e016      	b.n	800059e <GPIO_Init+0x1ae>
 8000570:	2302      	movs	r3, #2
 8000572:	e014      	b.n	800059e <GPIO_Init+0x1ae>
 8000574:	2301      	movs	r3, #1
 8000576:	e012      	b.n	800059e <GPIO_Init+0x1ae>
 8000578:	40013c00 	.word	0x40013c00
 800057c:	40020000 	.word	0x40020000
 8000580:	40020400 	.word	0x40020400
 8000584:	40020800 	.word	0x40020800
 8000588:	40020c00 	.word	0x40020c00
 800058c:	40021000 	.word	0x40021000
 8000590:	40021800 	.word	0x40021800
 8000594:	40021c00 	.word	0x40021c00
 8000598:	40022000 	.word	0x40022000
 800059c:	2300      	movs	r3, #0
 800059e:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80005a0:	4b68      	ldr	r3, [pc, #416]	@ (8000744 <GPIO_Init+0x354>)
 80005a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005a4:	4a67      	ldr	r2, [pc, #412]	@ (8000744 <GPIO_Init+0x354>)
 80005a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005aa:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1]|= (portcode << (temp2*4));
 80005ac:	4a66      	ldr	r2, [pc, #408]	@ (8000748 <GPIO_Init+0x358>)
 80005ae:	7cfb      	ldrb	r3, [r7, #19]
 80005b0:	3302      	adds	r3, #2
 80005b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005b6:	7c79      	ldrb	r1, [r7, #17]
 80005b8:	7cbb      	ldrb	r3, [r7, #18]
 80005ba:	009b      	lsls	r3, r3, #2
 80005bc:	fa01 f303 	lsl.w	r3, r1, r3
 80005c0:	4618      	mov	r0, r3
 80005c2:	4961      	ldr	r1, [pc, #388]	@ (8000748 <GPIO_Init+0x358>)
 80005c4:	7cfb      	ldrb	r3, [r7, #19]
 80005c6:	4302      	orrs	r2, r0
 80005c8:	3302      	adds	r3, #2
 80005ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]



		//3.  enable the EXTI interrupt Delivery using Interrupt mask register
        // enable that EXTI line  to deliver the interrupt from MCU side
		EXTI->IMR=(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	791b      	ldrb	r3, [r3, #4]
 80005d2:	461a      	mov	r2, r3
 80005d4:	2301      	movs	r3, #1
 80005d6:	fa03 f202 	lsl.w	r2, r3, r2
 80005da:	4b5c      	ldr	r3, [pc, #368]	@ (800074c <GPIO_Init+0x35c>)
 80005dc:	601a      	str	r2, [r3, #0]

	}

	//2. configure the speed
	temp=0;
 80005de:	2300      	movs	r3, #0
 80005e0:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	799b      	ldrb	r3, [r3, #6]
 80005e6:	461a      	mov	r2, r3
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	791b      	ldrb	r3, [r3, #4]
 80005ec:	005b      	lsls	r3, r3, #1
 80005ee:	fa02 f303 	lsl.w	r3, r2, r3
 80005f2:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	689a      	ldr	r2, [r3, #8]
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	791b      	ldrb	r3, [r3, #4]
 80005fe:	005b      	lsls	r3, r3, #1
 8000600:	2103      	movs	r1, #3
 8000602:	fa01 f303 	lsl.w	r3, r1, r3
 8000606:	43db      	mvns	r3, r3
 8000608:	4619      	mov	r1, r3
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	400a      	ands	r2, r1
 8000610:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	6899      	ldr	r1, [r3, #8]
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	697a      	ldr	r2, [r7, #20]
 800061e:	430a      	orrs	r2, r1
 8000620:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp=0;
 8000622:	2300      	movs	r3, #0
 8000624:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	79db      	ldrb	r3, [r3, #7]
 800062a:	461a      	mov	r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	791b      	ldrb	r3, [r3, #4]
 8000630:	005b      	lsls	r3, r3, #1
 8000632:	fa02 f303 	lsl.w	r3, r2, r3
 8000636:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	68da      	ldr	r2, [r3, #12]
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	791b      	ldrb	r3, [r3, #4]
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	2103      	movs	r1, #3
 8000646:	fa01 f303 	lsl.w	r3, r1, r3
 800064a:	43db      	mvns	r3, r3
 800064c:	4619      	mov	r1, r3
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	400a      	ands	r2, r1
 8000654:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	68d9      	ldr	r1, [r3, #12]
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	697a      	ldr	r2, [r7, #20]
 8000662:	430a      	orrs	r2, r1
 8000664:	60da      	str	r2, [r3, #12]
	//4. configure the optype
	// this code should be configured only if the mode is in OUTPUT Mode
	// Need to add checks for this code
	temp=0;
 8000666:	2300      	movs	r3, #0
 8000668:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType <<  pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	7a1b      	ldrb	r3, [r3, #8]
 800066e:	461a      	mov	r2, r3
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	791b      	ldrb	r3, [r3, #4]
 8000674:	fa02 f303 	lsl.w	r3, r2, r3
 8000678:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &=(~(0x1 <<(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	685a      	ldr	r2, [r3, #4]
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	791b      	ldrb	r3, [r3, #4]
 8000684:	4619      	mov	r1, r3
 8000686:	2301      	movs	r3, #1
 8000688:	408b      	lsls	r3, r1
 800068a:	43db      	mvns	r3, r3
 800068c:	4619      	mov	r1, r3
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	400a      	ands	r2, r1
 8000694:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	6859      	ldr	r1, [r3, #4]
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	697a      	ldr	r2, [r7, #20]
 80006a2:	430a      	orrs	r2, r1
 80006a4:	605a      	str	r2, [r3, #4]

	//5. configure the altfn
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	795b      	ldrb	r3, [r3, #5]
 80006aa:	2b02      	cmp	r3, #2
 80006ac:	d146      	bne.n	800073c <GPIO_Init+0x34c>
	{
			// configure the altfn registers
		uint8_t temp1,temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber /8;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	791b      	ldrb	r3, [r3, #4]
 80006b2:	08db      	lsrs	r3, r3, #3
 80006b4:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber %8;
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	791b      	ldrb	r3, [r3, #4]
 80006ba:	f003 0307 	and.w	r3, r3, #7
 80006be:	73fb      	strb	r3, [r7, #15]

		if(temp1 ==0){
 80006c0:	7c3b      	ldrb	r3, [r7, #16]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d11d      	bne.n	8000702 <GPIO_Init+0x312>
			pGPIOHandle->pGPIOx->AFRL &=~(0xF << (4 * temp2));
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	6a1a      	ldr	r2, [r3, #32]
 80006cc:	7bfb      	ldrb	r3, [r7, #15]
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	210f      	movs	r1, #15
 80006d2:	fa01 f303 	lsl.w	r3, r1, r3
 80006d6:	43db      	mvns	r3, r3
 80006d8:	4619      	mov	r1, r3
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	400a      	ands	r2, r1
 80006e0:	621a      	str	r2, [r3, #32]
			pGPIOHandle->pGPIOx->AFRL |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	6a1a      	ldr	r2, [r3, #32]
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	7a5b      	ldrb	r3, [r3, #9]
 80006ec:	4619      	mov	r1, r3
 80006ee:	7bfb      	ldrb	r3, [r7, #15]
 80006f0:	009b      	lsls	r3, r3, #2
 80006f2:	fa01 f303 	lsl.w	r3, r1, r3
 80006f6:	4619      	mov	r1, r3
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	430a      	orrs	r2, r1
 80006fe:	621a      	str	r2, [r3, #32]
		}


	}

}
 8000700:	e01c      	b.n	800073c <GPIO_Init+0x34c>
			pGPIOHandle->pGPIOx->AFRH &=~(0xF<< (4 * temp2));
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000708:	7bfb      	ldrb	r3, [r7, #15]
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	210f      	movs	r1, #15
 800070e:	fa01 f303 	lsl.w	r3, r1, r3
 8000712:	43db      	mvns	r3, r3
 8000714:	4619      	mov	r1, r3
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	400a      	ands	r2, r1
 800071c:	625a      	str	r2, [r3, #36]	@ 0x24
			pGPIOHandle->pGPIOx->AFRH |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	7a5b      	ldrb	r3, [r3, #9]
 8000728:	4619      	mov	r1, r3
 800072a:	7bfb      	ldrb	r3, [r7, #15]
 800072c:	009b      	lsls	r3, r3, #2
 800072e:	fa01 f303 	lsl.w	r3, r1, r3
 8000732:	4619      	mov	r1, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	430a      	orrs	r2, r1
 800073a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800073c:	bf00      	nop
 800073e:	3718      	adds	r7, #24
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	40023800 	.word	0x40023800
 8000748:	40013800 	.word	0x40013800
 800074c:	40013c00 	.word	0x40013c00

08000750 <GPIO_PeripheralClockControl>:

void GPIO_PeripheralClockControl(GPIO_RegDef_t *pGPIOx,uint8_t EnorDi){
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
 8000758:	460b      	mov	r3, r1
 800075a:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 800075c:	78fb      	ldrb	r3, [r7, #3]
 800075e:	2b01      	cmp	r3, #1
 8000760:	d162      	bne.n	8000828 <GPIO_PeripheralClockControl+0xd8>
		// check *pGIOx is pointing to which GPIO peripheral
		if(pGPIOx == GPIOA){
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	4a64      	ldr	r2, [pc, #400]	@ (80008f8 <GPIO_PeripheralClockControl+0x1a8>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d106      	bne.n	8000778 <GPIO_PeripheralClockControl+0x28>
			GPIOA_PCLK_EN();
 800076a:	4b64      	ldr	r3, [pc, #400]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a63      	ldr	r2, [pc, #396]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 8000770:	f043 0301 	orr.w	r3, r3, #1
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
				}

	}


}
 8000776:	e0b9      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	4a61      	ldr	r2, [pc, #388]	@ (8000900 <GPIO_PeripheralClockControl+0x1b0>)
 800077c:	4293      	cmp	r3, r2
 800077e:	d106      	bne.n	800078e <GPIO_PeripheralClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000780:	4b5e      	ldr	r3, [pc, #376]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 8000782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000784:	4a5d      	ldr	r2, [pc, #372]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 8000786:	f043 0302 	orr.w	r3, r3, #2
 800078a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800078c:	e0ae      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC){
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	4a5c      	ldr	r2, [pc, #368]	@ (8000904 <GPIO_PeripheralClockControl+0x1b4>)
 8000792:	4293      	cmp	r3, r2
 8000794:	d106      	bne.n	80007a4 <GPIO_PeripheralClockControl+0x54>
			GPIOC_PCLK_EN();
 8000796:	4b59      	ldr	r3, [pc, #356]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	4a58      	ldr	r2, [pc, #352]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 800079c:	f043 0304 	orr.w	r3, r3, #4
 80007a0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007a2:	e0a3      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD){
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	4a58      	ldr	r2, [pc, #352]	@ (8000908 <GPIO_PeripheralClockControl+0x1b8>)
 80007a8:	4293      	cmp	r3, r2
 80007aa:	d106      	bne.n	80007ba <GPIO_PeripheralClockControl+0x6a>
			GPIOD_PCLK_EN();
 80007ac:	4b53      	ldr	r3, [pc, #332]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80007ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b0:	4a52      	ldr	r2, [pc, #328]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80007b2:	f043 0308 	orr.w	r3, r3, #8
 80007b6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007b8:	e098      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE){
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4a53      	ldr	r2, [pc, #332]	@ (800090c <GPIO_PeripheralClockControl+0x1bc>)
 80007be:	4293      	cmp	r3, r2
 80007c0:	d106      	bne.n	80007d0 <GPIO_PeripheralClockControl+0x80>
			GPIOE_PCLK_EN();
 80007c2:	4b4e      	ldr	r3, [pc, #312]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	4a4d      	ldr	r2, [pc, #308]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80007c8:	f043 0310 	orr.w	r3, r3, #16
 80007cc:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007ce:	e08d      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF){
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	4a4f      	ldr	r2, [pc, #316]	@ (8000910 <GPIO_PeripheralClockControl+0x1c0>)
 80007d4:	4293      	cmp	r3, r2
 80007d6:	d106      	bne.n	80007e6 <GPIO_PeripheralClockControl+0x96>
			GPIOF_PCLK_EN();
 80007d8:	4b48      	ldr	r3, [pc, #288]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80007da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007dc:	4a47      	ldr	r2, [pc, #284]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80007de:	f043 0320 	orr.w	r3, r3, #32
 80007e2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007e4:	e082      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG){
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4a4a      	ldr	r2, [pc, #296]	@ (8000914 <GPIO_PeripheralClockControl+0x1c4>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d106      	bne.n	80007fc <GPIO_PeripheralClockControl+0xac>
			GPIOG_PCLK_EN();
 80007ee:	4b43      	ldr	r3, [pc, #268]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	4a42      	ldr	r2, [pc, #264]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80007f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007f8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007fa:	e077      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH){
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	4a46      	ldr	r2, [pc, #280]	@ (8000918 <GPIO_PeripheralClockControl+0x1c8>)
 8000800:	4293      	cmp	r3, r2
 8000802:	d106      	bne.n	8000812 <GPIO_PeripheralClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000804:	4b3d      	ldr	r3, [pc, #244]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 8000806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000808:	4a3c      	ldr	r2, [pc, #240]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 800080a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800080e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000810:	e06c      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI){
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4a41      	ldr	r2, [pc, #260]	@ (800091c <GPIO_PeripheralClockControl+0x1cc>)
 8000816:	4293      	cmp	r3, r2
 8000818:	d168      	bne.n	80008ec <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_EN();
 800081a:	4b38      	ldr	r3, [pc, #224]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	4a37      	ldr	r2, [pc, #220]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 8000820:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000824:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000826:	e061      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
				if(pGPIOx == GPIOA){
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	4a33      	ldr	r2, [pc, #204]	@ (80008f8 <GPIO_PeripheralClockControl+0x1a8>)
 800082c:	4293      	cmp	r3, r2
 800082e:	d106      	bne.n	800083e <GPIO_PeripheralClockControl+0xee>
					GPIOA_PCLK_DI();
 8000830:	4b32      	ldr	r3, [pc, #200]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 8000832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000834:	4a31      	ldr	r2, [pc, #196]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 8000836:	f023 0301 	bic.w	r3, r3, #1
 800083a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800083c:	e056      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOB){
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4a2f      	ldr	r2, [pc, #188]	@ (8000900 <GPIO_PeripheralClockControl+0x1b0>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d106      	bne.n	8000854 <GPIO_PeripheralClockControl+0x104>
					GPIOB_PCLK_DI();
 8000846:	4b2d      	ldr	r3, [pc, #180]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	4a2c      	ldr	r2, [pc, #176]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 800084c:	f023 0302 	bic.w	r3, r3, #2
 8000850:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000852:	e04b      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOC){
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	4a2b      	ldr	r2, [pc, #172]	@ (8000904 <GPIO_PeripheralClockControl+0x1b4>)
 8000858:	4293      	cmp	r3, r2
 800085a:	d106      	bne.n	800086a <GPIO_PeripheralClockControl+0x11a>
					GPIOC_PCLK_DI();
 800085c:	4b27      	ldr	r3, [pc, #156]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 800085e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000860:	4a26      	ldr	r2, [pc, #152]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 8000862:	f023 0304 	bic.w	r3, r3, #4
 8000866:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000868:	e040      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOD){
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	4a26      	ldr	r2, [pc, #152]	@ (8000908 <GPIO_PeripheralClockControl+0x1b8>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d106      	bne.n	8000880 <GPIO_PeripheralClockControl+0x130>
					GPIOD_PCLK_DI();
 8000872:	4b22      	ldr	r3, [pc, #136]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a21      	ldr	r2, [pc, #132]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 8000878:	f023 0308 	bic.w	r3, r3, #8
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800087e:	e035      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOE){
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	4a22      	ldr	r2, [pc, #136]	@ (800090c <GPIO_PeripheralClockControl+0x1bc>)
 8000884:	4293      	cmp	r3, r2
 8000886:	d106      	bne.n	8000896 <GPIO_PeripheralClockControl+0x146>
					GPIOE_PCLK_DI();
 8000888:	4b1c      	ldr	r3, [pc, #112]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 800088a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088c:	4a1b      	ldr	r2, [pc, #108]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 800088e:	f023 0310 	bic.w	r3, r3, #16
 8000892:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000894:	e02a      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOF){
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	4a1d      	ldr	r2, [pc, #116]	@ (8000910 <GPIO_PeripheralClockControl+0x1c0>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d106      	bne.n	80008ac <GPIO_PeripheralClockControl+0x15c>
					GPIOF_PCLK_DI();
 800089e:	4b17      	ldr	r3, [pc, #92]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	4a16      	ldr	r2, [pc, #88]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80008a4:	f023 0320 	bic.w	r3, r3, #32
 80008a8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80008aa:	e01f      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOG){
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	4a19      	ldr	r2, [pc, #100]	@ (8000914 <GPIO_PeripheralClockControl+0x1c4>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d106      	bne.n	80008c2 <GPIO_PeripheralClockControl+0x172>
					GPIOG_PCLK_DI();
 80008b4:	4b11      	ldr	r3, [pc, #68]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80008b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b8:	4a10      	ldr	r2, [pc, #64]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80008ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80008be:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80008c0:	e014      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOH){
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	4a14      	ldr	r2, [pc, #80]	@ (8000918 <GPIO_PeripheralClockControl+0x1c8>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d106      	bne.n	80008d8 <GPIO_PeripheralClockControl+0x188>
					GPIOH_PCLK_DI();
 80008ca:	4b0c      	ldr	r3, [pc, #48]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	4a0b      	ldr	r2, [pc, #44]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80008d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80008d4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80008d6:	e009      	b.n	80008ec <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOI){
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a10      	ldr	r2, [pc, #64]	@ (800091c <GPIO_PeripheralClockControl+0x1cc>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d105      	bne.n	80008ec <GPIO_PeripheralClockControl+0x19c>
					GPIOI_PCLK_DI();
 80008e0:	4b06      	ldr	r3, [pc, #24]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80008e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e4:	4a05      	ldr	r2, [pc, #20]	@ (80008fc <GPIO_PeripheralClockControl+0x1ac>)
 80008e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80008ea:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80008ec:	bf00      	nop
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	40020000 	.word	0x40020000
 80008fc:	40023800 	.word	0x40023800
 8000900:	40020400 	.word	0x40020400
 8000904:	40020800 	.word	0x40020800
 8000908:	40020c00 	.word	0x40020c00
 800090c:	40021000 	.word	0x40021000
 8000910:	40021400 	.word	0x40021400
 8000914:	40021800 	.word	0x40021800
 8000918:	40021c00 	.word	0x40021c00
 800091c:	40022000 	.word	0x40022000

08000920 <GPIO_ReadFromInputPin>:
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx,uint8_t PinNumber){
 8000920:	b480      	push	{r7}
 8000922:	b085      	sub	sp, #20
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
 8000928:	460b      	mov	r3, r1
 800092a:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t)((pGPIOx->IDR >> PinNumber)&0x1); // this logic is more suitable rather than shifting 1 to the right , because return value is 0 or 1
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	691a      	ldr	r2, [r3, #16]
 8000930:	78fb      	ldrb	r3, [r7, #3]
 8000932:	fa22 f303 	lsr.w	r3, r2, r3
 8000936:	b2db      	uxtb	r3, r3
 8000938:	f003 0301 	and.w	r3, r3, #1
 800093c:	73fb      	strb	r3, [r7, #15]
	return value; //either 0 or 1
 800093e:	7bfb      	ldrb	r3, [r7, #15]
} // Read a bit from IDR of GPIO port
 8000940:	4618      	mov	r0, r3
 8000942:	3714      	adds	r7, #20
 8000944:	46bd      	mov	sp, r7
 8000946:	bc80      	pop	{r7}
 8000948:	4770      	bx	lr

0800094a <getTXEBitStatus>:
//Adding Definition for  API Prototypes for SPI peripherals

/*Peripheral clock control */

uint8_t getTXEBitStatus(SPI_RegDef_t *pSPIx)
{
 800094a:	b480      	push	{r7}
 800094c:	b083      	sub	sp, #12
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
	if(pSPIx->SPI_SR & (1 << SPI_SR_TXE))
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	689b      	ldr	r3, [r3, #8]
 8000956:	f003 0302 	and.w	r3, r3, #2
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <getTXEBitStatus+0x18>
	{
		return TXE_EMPTY;
 800095e:	2301      	movs	r3, #1
 8000960:	e000      	b.n	8000964 <getTXEBitStatus+0x1a>
	}
	else
	{
		return TXE_NOT_EMPTY;
 8000962:	2300      	movs	r3, #0
	}
}
 8000964:	4618      	mov	r0, r3
 8000966:	370c      	adds	r7, #12
 8000968:	46bd      	mov	sp, r7
 800096a:	bc80      	pop	{r7}
 800096c:	4770      	bx	lr

0800096e <getRXNEBitStatus>:

uint8_t getRXNEBitStatus(SPI_RegDef_t *pSPIx)
{
 800096e:	b480      	push	{r7}
 8000970:	b083      	sub	sp, #12
 8000972:	af00      	add	r7, sp, #0
 8000974:	6078      	str	r0, [r7, #4]
	if(pSPIx->SPI_SR & (1 << SPI_SR_RXNE))
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	689b      	ldr	r3, [r3, #8]
 800097a:	f003 0301 	and.w	r3, r3, #1
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <getRXNEBitStatus+0x18>
	{
		return RXNE_NOT_EMPTY;
 8000982:	2301      	movs	r3, #1
 8000984:	e000      	b.n	8000988 <getRXNEBitStatus+0x1a>
	}
	return RXNE_EMPTY;
 8000986:	2300      	movs	r3, #0

}
 8000988:	4618      	mov	r0, r3
 800098a:	370c      	adds	r7, #12
 800098c:	46bd      	mov	sp, r7
 800098e:	bc80      	pop	{r7}
 8000990:	4770      	bx	lr

08000992 <SPI_SR_BSY_Status>:

uint8_t SPI_SR_BSY_Status(SPI_RegDef_t *pSPIx)
{
 8000992:	b480      	push	{r7}
 8000994:	b083      	sub	sp, #12
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
	if(pSPIx->SPI_SR & (SPI_BUSY_FLAG))
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	689b      	ldr	r3, [r3, #8]
 800099e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <SPI_SR_BSY_Status+0x18>
	{
		return SPI_BSY_BUSY;
 80009a6:	2301      	movs	r3, #1
 80009a8:	e000      	b.n	80009ac <SPI_SR_BSY_Status+0x1a>

	}
	return SPI_BSY_NOT_BUSY;
 80009aa:	2300      	movs	r3, #0

}
 80009ac:	4618      	mov	r0, r3
 80009ae:	370c      	adds	r7, #12
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bc80      	pop	{r7}
 80009b4:	4770      	bx	lr
	...

080009b8 <SPI_PeripheralClockControl>:


void SPI_PeripheralClockControl(SPI_RegDef_t *pSPIx,uint8_t EnorDi){
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	460b      	mov	r3, r1
 80009c2:	70fb      	strb	r3, [r7, #3]

	if(EnorDi==ENABLE)
 80009c4:	78fb      	ldrb	r3, [r7, #3]
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	d12b      	bne.n	8000a22 <SPI_PeripheralClockControl+0x6a>
	{
		if(pSPIx==SPI1)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4a2d      	ldr	r2, [pc, #180]	@ (8000a84 <SPI_PeripheralClockControl+0xcc>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d106      	bne.n	80009e0 <SPI_PeripheralClockControl+0x28>
		{
			SPI1_PCLK_EN();
 80009d2:	4b2d      	ldr	r3, [pc, #180]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 80009d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009d6:	4a2c      	ldr	r2, [pc, #176]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 80009d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009dc:	6453      	str	r3, [r2, #68]	@ 0x44
		else if(pSPIx==SPI4)
		{
			SPI4_PCLK_DI();
		}
	}
}
 80009de:	e04b      	b.n	8000a78 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI2)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	4a2a      	ldr	r2, [pc, #168]	@ (8000a8c <SPI_PeripheralClockControl+0xd4>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d106      	bne.n	80009f6 <SPI_PeripheralClockControl+0x3e>
			SPI2_PCLK_EN();
 80009e8:	4b27      	ldr	r3, [pc, #156]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 80009ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ec:	4a26      	ldr	r2, [pc, #152]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 80009ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009f2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009f4:	e040      	b.n	8000a78 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI3)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4a25      	ldr	r2, [pc, #148]	@ (8000a90 <SPI_PeripheralClockControl+0xd8>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d106      	bne.n	8000a0c <SPI_PeripheralClockControl+0x54>
			SPI3_PCLK_EN();
 80009fe:	4b22      	ldr	r3, [pc, #136]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 8000a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a02:	4a21      	ldr	r2, [pc, #132]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 8000a04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a08:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a0a:	e035      	b.n	8000a78 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI4)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	4a21      	ldr	r2, [pc, #132]	@ (8000a94 <SPI_PeripheralClockControl+0xdc>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d131      	bne.n	8000a78 <SPI_PeripheralClockControl+0xc0>
			SPI4_PCLK_EN();
 8000a14:	4b1c      	ldr	r3, [pc, #112]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 8000a16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a18:	4a1b      	ldr	r2, [pc, #108]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 8000a1a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a1e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000a20:	e02a      	b.n	8000a78 <SPI_PeripheralClockControl+0xc0>
		if(pSPIx==SPI1)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4a17      	ldr	r2, [pc, #92]	@ (8000a84 <SPI_PeripheralClockControl+0xcc>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d106      	bne.n	8000a38 <SPI_PeripheralClockControl+0x80>
			SPI1_PCLK_DI();
 8000a2a:	4b17      	ldr	r3, [pc, #92]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 8000a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a2e:	4a16      	ldr	r2, [pc, #88]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 8000a30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000a34:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000a36:	e01f      	b.n	8000a78 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI2)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	4a14      	ldr	r2, [pc, #80]	@ (8000a8c <SPI_PeripheralClockControl+0xd4>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d106      	bne.n	8000a4e <SPI_PeripheralClockControl+0x96>
			SPI2_PCLK_DI();
 8000a40:	4b11      	ldr	r3, [pc, #68]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 8000a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a44:	4a10      	ldr	r2, [pc, #64]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 8000a46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000a4a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a4c:	e014      	b.n	8000a78 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI3)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	4a0f      	ldr	r2, [pc, #60]	@ (8000a90 <SPI_PeripheralClockControl+0xd8>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d106      	bne.n	8000a64 <SPI_PeripheralClockControl+0xac>
			SPI3_PCLK_DI();
 8000a56:	4b0c      	ldr	r3, [pc, #48]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 8000a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5a:	4a0b      	ldr	r2, [pc, #44]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 8000a5c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000a60:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a62:	e009      	b.n	8000a78 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI4)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	4a0b      	ldr	r2, [pc, #44]	@ (8000a94 <SPI_PeripheralClockControl+0xdc>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d105      	bne.n	8000a78 <SPI_PeripheralClockControl+0xc0>
			SPI4_PCLK_DI();
 8000a6c:	4b06      	ldr	r3, [pc, #24]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 8000a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a70:	4a05      	ldr	r2, [pc, #20]	@ (8000a88 <SPI_PeripheralClockControl+0xd0>)
 8000a72:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000a76:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a78:	bf00      	nop
 8000a7a:	370c      	adds	r7, #12
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bc80      	pop	{r7}
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	40013000 	.word	0x40013000
 8000a88:	40023800 	.word	0x40023800
 8000a8c:	40003800 	.word	0x40003800
 8000a90:	40003c00 	.word	0x40003c00
 8000a94:	40013400 	.word	0x40013400

08000a98 <SPI_Init>:

/* Initialization and De-Init*/
void SPI_Init(SPI_Handle_t *pSPIHandle){
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
	// configure the CR1 register
	// 1. Configure the device Mode :
	// Method is to build the Temp-register and than do an OR with the actual Peripheral register
	uint32_t tempReg = 0;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60fb      	str	r3, [r7, #12]

	SPI_PeripheralClockControl(pSPIHandle->pSPIx, ENABLE);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	2101      	movs	r1, #1
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff ff84 	bl	80009b8 <SPI_PeripheralClockControl>

	tempReg|=(pSPIHandle->SPIConfig.SPI_DeviceMode <<2);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	791b      	ldrb	r3, [r3, #4]
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	68fa      	ldr	r2, [r7, #12]
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	60fb      	str	r3, [r7, #12]

	//2.configure the BUS configuration
	if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_FD)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	795b      	ldrb	r3, [r3, #5]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d104      	bne.n	8000ace <SPI_Init+0x36>
	{
		tempReg &= ~(1<<SPI_CR1_BIDI_MODE);
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	e014      	b.n	8000af8 <SPI_Init+0x60>

	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_HD)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	795b      	ldrb	r3, [r3, #5]
 8000ad2:	2b02      	cmp	r3, #2
 8000ad4:	d104      	bne.n	8000ae0 <SPI_Init+0x48>
	{
		tempReg |=(1<<SPI_CR1_BIDI_MODE);
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	e00b      	b.n	8000af8 <SPI_Init+0x60>

	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	795b      	ldrb	r3, [r3, #5]
 8000ae4:	2b03      	cmp	r3, #3
 8000ae6:	d107      	bne.n	8000af8 <SPI_Init+0x60>
	{
		// for both TX and RX mode,the connection is like 2 line only , we only need not connect 1 line
		// clear the BIDI mode first
		tempReg &= ~(1<<SPI_CR1_BIDI_MODE);
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000aee:	60fb      	str	r3, [r7, #12]
		// set the RX only bit
		tempReg |=(1<<SPI_CR1_RX_ONLY);
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000af6:	60fb      	str	r3, [r7, #12]
	}

	//3.configure the SCLK speed in BR[2:0]
	tempReg |=(pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR3_5);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	799b      	ldrb	r3, [r3, #6]
 8000afc:	00db      	lsls	r3, r3, #3
 8000afe:	68fa      	ldr	r2, [r7, #12]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	60fb      	str	r3, [r7, #12]
	//4.configure the DFF bit
	tempReg |= (pSPIHandle->SPIConfig.SPI_DFF<<SPI_CR1_DFF);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	79db      	ldrb	r3, [r3, #7]
 8000b08:	02db      	lsls	r3, r3, #11
 8000b0a:	68fa      	ldr	r2, [r7, #12]
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	60fb      	str	r3, [r7, #12]
	//5. configure CPOL
	tempReg |= (pSPIHandle->SPIConfig.SPI_CPOL<<SPI_CR1_CPOL);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	7a1b      	ldrb	r3, [r3, #8]
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	68fa      	ldr	r2, [r7, #12]
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	60fb      	str	r3, [r7, #12]
	//6. configure CPHA
	tempReg |= (pSPIHandle->SPIConfig.SPI_CPHA<<SPI_CR1_CPHA);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	7a5b      	ldrb	r3, [r3, #9]
 8000b20:	461a      	mov	r2, r3
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	60fb      	str	r3, [r7, #12]
	//7. configure SSM
	tempReg |= (pSPIHandle->SPIConfig.SPI_SSM<<SPI_CR1_SSM);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	7a9b      	ldrb	r3, [r3, #10]
 8000b2c:	025b      	lsls	r3, r3, #9
 8000b2e:	68fa      	ldr	r2, [r7, #12]
 8000b30:	4313      	orrs	r3, r2
 8000b32:	60fb      	str	r3, [r7, #12]
	// save the tempReg to actual CR register
	pSPIHandle->pSPIx->SPI_CR1 = tempReg; // fresh value so can use = operator
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	68fa      	ldr	r2, [r7, #12]
 8000b3a:	601a      	str	r2, [r3, #0]



}
 8000b3c:	bf00      	nop
 8000b3e:	3710      	adds	r7, #16
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <SPI_SendData>:
	}

}

/*Send data and receive data */
void SPI_SendData(SPI_RegDef_t *pSPIx,uint8_t *pTxBuffer,uint32_t len){
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	60f8      	str	r0, [r7, #12]
 8000b4c:	60b9      	str	r1, [r7, #8]
 8000b4e:	607a      	str	r2, [r7, #4]
	//find the related algorithm for this from the net
	//Blocking API - Polling method
	while(len > 0) // in Bytes
 8000b50:	e026      	b.n	8000ba0 <SPI_SendData+0x5c>
	{
		// check if TX Buffer is empty , only than load the data into the DR (use the SPI_SR register for this)
		while(getTXEBitStatus(pSPIx) == TXE_NOT_EMPTY); // till the TXE is not empty keep hanging , only once empty push the new data
 8000b52:	bf00      	nop
 8000b54:	68f8      	ldr	r0, [r7, #12]
 8000b56:	f7ff fef8 	bl	800094a <getTXEBitStatus>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d0f9      	beq.n	8000b54 <SPI_SendData+0x10>

		// we are here indicates : ready to load Data to DR,TX empty
		if((pSPIx->SPI_CR1 & (1 << SPI_CR1_DFF)))
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d00e      	beq.n	8000b8a <SPI_SendData+0x46>
		{
			 //DFF is 16 Bit
			pSPIx->SPI_DR = *((uint16_t*)pTxBuffer);
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	881b      	ldrh	r3, [r3, #0]
 8000b70:	461a      	mov	r2, r3
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	60da      	str	r2, [r3, #12]

			(uint16_t*)pTxBuffer++;
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	3301      	adds	r3, #1
 8000b7a:	60bb      	str	r3, [r7, #8]
			len--;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	3b01      	subs	r3, #1
 8000b80:	607b      	str	r3, [r7, #4]
			len--;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	3b01      	subs	r3, #1
 8000b86:	607b      	str	r3, [r7, #4]
 8000b88:	e00a      	b.n	8000ba0 <SPI_SendData+0x5c>

		}
		else
		{
			//DFF is 8 Bit
			pSPIx->SPI_DR = *(pTxBuffer);
 8000b8a:	68bb      	ldr	r3, [r7, #8]
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	461a      	mov	r2, r3
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	60da      	str	r2, [r3, #12]
			pTxBuffer++;
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	3301      	adds	r3, #1
 8000b98:	60bb      	str	r3, [r7, #8]
			len --;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	3b01      	subs	r3, #1
 8000b9e:	607b      	str	r3, [r7, #4]
	while(len > 0) // in Bytes
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d1d5      	bne.n	8000b52 <SPI_SendData+0xe>

		}

	}

}
 8000ba6:	bf00      	nop
 8000ba8:	bf00      	nop
 8000baa:	3710      	adds	r7, #16
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <SPI_ReceiveData>:

void SPI_ReceiveData(SPI_RegDef_t *pSPIx,uint8_t *pRxBuffer,uint32_t len)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	60f8      	str	r0, [r7, #12]
 8000bb8:	60b9      	str	r1, [r7, #8]
 8000bba:	607a      	str	r2, [r7, #4]
	while(len > 0)
 8000bbc:	e029      	b.n	8000c12 <SPI_ReceiveData+0x62>
	{

		// *pRxBuffer is the pointer to array where we store the incoming Data
		while(getRXNEBitStatus(pSPIx) == RXNE_EMPTY); // till RX buffer is not full do not read
 8000bbe:	bf00      	nop
 8000bc0:	68f8      	ldr	r0, [r7, #12]
 8000bc2:	f7ff fed4 	bl	800096e <getRXNEBitStatus>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d0f9      	beq.n	8000bc0 <SPI_ReceiveData+0x10>

		if(pSPIx->SPI_CR1 & (1 << SPI_CR1_DFF))
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d00e      	beq.n	8000bf6 <SPI_ReceiveData+0x46>
		{
			// 16 bit DFF
			*((uint16_t *)pRxBuffer)= pSPIx->SPI_DR;
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	68db      	ldr	r3, [r3, #12]
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	801a      	strh	r2, [r3, #0]
			(uint16_t*)pRxBuffer++;
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	3301      	adds	r3, #1
 8000be6:	60bb      	str	r3, [r7, #8]
			len--;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	3b01      	subs	r3, #1
 8000bec:	607b      	str	r3, [r7, #4]
			len--;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	3b01      	subs	r3, #1
 8000bf2:	607b      	str	r3, [r7, #4]
 8000bf4:	e00d      	b.n	8000c12 <SPI_ReceiveData+0x62>
		}
		else
		{
			// 8 bit DFF
			*(pRxBuffer)= pSPIx->SPI_DR;
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	68db      	ldr	r3, [r3, #12]
 8000bfa:	b2da      	uxtb	r2, r3
 8000bfc:	68bb      	ldr	r3, [r7, #8]
 8000bfe:	701a      	strb	r2, [r3, #0]
			pRxBuffer++;
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	3301      	adds	r3, #1
 8000c04:	60bb      	str	r3, [r7, #8]
			len--;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	3b01      	subs	r3, #1
 8000c0a:	607b      	str	r3, [r7, #4]
			len--;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	3b01      	subs	r3, #1
 8000c10:	607b      	str	r3, [r7, #4]
	while(len > 0)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d1d2      	bne.n	8000bbe <SPI_ReceiveData+0xe>
		}


	}
}
 8000c18:	bf00      	nop
 8000c1a:	bf00      	nop
 8000c1c:	3710      	adds	r7, #16
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <SPI_PeripheralControl>:

void SPI_PeripheralControl(SPI_RegDef_t *pSPIX,uint8_t EnorDi){
 8000c22:	b480      	push	{r7}
 8000c24:	b083      	sub	sp, #12
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	6078      	str	r0, [r7, #4]
 8000c2a:	460b      	mov	r3, r1
 8000c2c:	70fb      	strb	r3, [r7, #3]

	if(EnorDi ==ENABLE)
 8000c2e:	78fb      	ldrb	r3, [r7, #3]
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d106      	bne.n	8000c42 <SPI_PeripheralControl+0x20>
	{
		pSPIX->SPI_CR1 |=(1 << SPI_CR1_SPE);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	601a      	str	r2, [r3, #0]
	else
	{
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SPE);
	}

}
 8000c40:	e005      	b.n	8000c4e <SPI_PeripheralControl+0x2c>
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SPE);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	601a      	str	r2, [r3, #0]
}
 8000c4e:	bf00      	nop
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bc80      	pop	{r7}
 8000c56:	4770      	bx	lr

08000c58 <SPI_SSOE_Config>:
	{
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SSI);
	}
}
void SPI_SSOE_Config(SPI_RegDef_t *pSPIx,uint8_t EnorDi)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000c64:	78fb      	ldrb	r3, [r7, #3]
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d106      	bne.n	8000c78 <SPI_SSOE_Config+0x20>
	{
		pSPIx->SPI_CR2|=(1 << SPI_CR2_SSOE);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	f043 0204 	orr.w	r2, r3, #4
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	605a      	str	r2, [r3, #4]
	}
	else
	{
		pSPIx->SPI_CR2|=~(1 << SPI_CR2_SSOE);
	}
}
 8000c76:	e005      	b.n	8000c84 <SPI_SSOE_Config+0x2c>
		pSPIx->SPI_CR2|=~(1 << SPI_CR2_SSOE);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f063 0204 	orn	r2, r3, #4
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	605a      	str	r2, [r3, #4]
}
 8000c84:	bf00      	nop
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bc80      	pop	{r7}
 8000c8c:	4770      	bx	lr
	...

08000c90 <__libc_init_array>:
 8000c90:	b570      	push	{r4, r5, r6, lr}
 8000c92:	4d0d      	ldr	r5, [pc, #52]	@ (8000cc8 <__libc_init_array+0x38>)
 8000c94:	4c0d      	ldr	r4, [pc, #52]	@ (8000ccc <__libc_init_array+0x3c>)
 8000c96:	1b64      	subs	r4, r4, r5
 8000c98:	10a4      	asrs	r4, r4, #2
 8000c9a:	2600      	movs	r6, #0
 8000c9c:	42a6      	cmp	r6, r4
 8000c9e:	d109      	bne.n	8000cb4 <__libc_init_array+0x24>
 8000ca0:	4d0b      	ldr	r5, [pc, #44]	@ (8000cd0 <__libc_init_array+0x40>)
 8000ca2:	4c0c      	ldr	r4, [pc, #48]	@ (8000cd4 <__libc_init_array+0x44>)
 8000ca4:	f000 f818 	bl	8000cd8 <_init>
 8000ca8:	1b64      	subs	r4, r4, r5
 8000caa:	10a4      	asrs	r4, r4, #2
 8000cac:	2600      	movs	r6, #0
 8000cae:	42a6      	cmp	r6, r4
 8000cb0:	d105      	bne.n	8000cbe <__libc_init_array+0x2e>
 8000cb2:	bd70      	pop	{r4, r5, r6, pc}
 8000cb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cb8:	4798      	blx	r3
 8000cba:	3601      	adds	r6, #1
 8000cbc:	e7ee      	b.n	8000c9c <__libc_init_array+0xc>
 8000cbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cc2:	4798      	blx	r3
 8000cc4:	3601      	adds	r6, #1
 8000cc6:	e7f2      	b.n	8000cae <__libc_init_array+0x1e>
 8000cc8:	08000cf0 	.word	0x08000cf0
 8000ccc:	08000cf0 	.word	0x08000cf0
 8000cd0:	08000cf0 	.word	0x08000cf0
 8000cd4:	08000cf4 	.word	0x08000cf4

08000cd8 <_init>:
 8000cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cda:	bf00      	nop
 8000cdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cde:	bc08      	pop	{r3}
 8000ce0:	469e      	mov	lr, r3
 8000ce2:	4770      	bx	lr

08000ce4 <_fini>:
 8000ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ce6:	bf00      	nop
 8000ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cea:	bc08      	pop	{r3}
 8000cec:	469e      	mov	lr, r3
 8000cee:	4770      	bx	lr
