#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000244bbdbe310 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000244bbdfe850_0 .net "PC", 31 0, v00000244bbdf7df0_0;  1 drivers
v00000244bbdfe0d0_0 .var "clk", 0 0;
v00000244bbdfd8b0_0 .net "clkout", 0 0, L_00000244bbe971e0;  1 drivers
v00000244bbdfcd70_0 .net "cycles_consumed", 31 0, v00000244bbdfb160_0;  1 drivers
v00000244bbdfd130_0 .var "rst", 0 0;
S_00000244bbd63160 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000244bbdbe310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000244bbdd8c80 .param/l "RType" 0 4 2, C4<000000>;
P_00000244bbdd8cb8 .param/l "add" 0 4 5, C4<100000>;
P_00000244bbdd8cf0 .param/l "addi" 0 4 8, C4<001000>;
P_00000244bbdd8d28 .param/l "addu" 0 4 5, C4<100001>;
P_00000244bbdd8d60 .param/l "and_" 0 4 5, C4<100100>;
P_00000244bbdd8d98 .param/l "andi" 0 4 8, C4<001100>;
P_00000244bbdd8dd0 .param/l "beq" 0 4 10, C4<000100>;
P_00000244bbdd8e08 .param/l "bne" 0 4 10, C4<000101>;
P_00000244bbdd8e40 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_00000244bbdd8e78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000244bbdd8eb0 .param/l "j" 0 4 12, C4<000010>;
P_00000244bbdd8ee8 .param/l "jal" 0 4 12, C4<000011>;
P_00000244bbdd8f20 .param/l "jr" 0 4 6, C4<001000>;
P_00000244bbdd8f58 .param/l "lw" 0 4 8, C4<100011>;
P_00000244bbdd8f90 .param/l "nor_" 0 4 5, C4<100111>;
P_00000244bbdd8fc8 .param/l "or_" 0 4 5, C4<100101>;
P_00000244bbdd9000 .param/l "ori" 0 4 8, C4<001101>;
P_00000244bbdd9038 .param/l "sgt" 0 4 6, C4<101011>;
P_00000244bbdd9070 .param/l "sll" 0 4 6, C4<000000>;
P_00000244bbdd90a8 .param/l "slt" 0 4 5, C4<101010>;
P_00000244bbdd90e0 .param/l "slti" 0 4 8, C4<101010>;
P_00000244bbdd9118 .param/l "srl" 0 4 6, C4<000010>;
P_00000244bbdd9150 .param/l "sub" 0 4 5, C4<100010>;
P_00000244bbdd9188 .param/l "subu" 0 4 5, C4<100011>;
P_00000244bbdd91c0 .param/l "sw" 0 4 8, C4<101011>;
P_00000244bbdd91f8 .param/l "xor_" 0 4 5, C4<100110>;
P_00000244bbdd9230 .param/l "xori" 0 4 8, C4<001110>;
L_00000244bbda5820 .functor NOT 1, v00000244bbdfd130_0, C4<0>, C4<0>, C4<0>;
L_00000244bbe97800 .functor NOT 1, v00000244bbdfd130_0, C4<0>, C4<0>, C4<0>;
L_00000244bbe96e60 .functor NOT 1, v00000244bbdfd130_0, C4<0>, C4<0>, C4<0>;
L_00000244bbe973a0 .functor NOT 1, v00000244bbdfd130_0, C4<0>, C4<0>, C4<0>;
L_00000244bbe97aa0 .functor NOT 1, v00000244bbdfd130_0, C4<0>, C4<0>, C4<0>;
L_00000244bbe96df0 .functor NOT 1, v00000244bbdfd130_0, C4<0>, C4<0>, C4<0>;
L_00000244bbe97410 .functor NOT 1, v00000244bbdfd130_0, C4<0>, C4<0>, C4<0>;
L_00000244bbe96f40 .functor NOT 1, v00000244bbdfd130_0, C4<0>, C4<0>, C4<0>;
L_00000244bbe971e0 .functor OR 1, v00000244bbdfe0d0_0, v00000244bbdc2f40_0, C4<0>, C4<0>;
L_00000244bbe97480 .functor OR 1, L_00000244bbdfd4f0, L_00000244bbdfcf50, C4<0>, C4<0>;
L_00000244bbe974f0 .functor AND 1, L_00000244bbdfccd0, L_00000244bbdfe210, C4<1>, C4<1>;
L_00000244bbe96d80 .functor NOT 1, v00000244bbdfd130_0, C4<0>, C4<0>, C4<0>;
L_00000244bbe96fb0 .functor OR 1, L_00000244bbea92a0, L_00000244bbea7f40, C4<0>, C4<0>;
L_00000244bbe97b80 .functor OR 1, L_00000244bbe96fb0, L_00000244bbea7d60, C4<0>, C4<0>;
L_00000244bbe96ca0 .functor OR 1, L_00000244bbea9020, L_00000244bbea8580, C4<0>, C4<0>;
L_00000244bbe96d10 .functor AND 1, L_00000244bbea84e0, L_00000244bbe96ca0, C4<1>, C4<1>;
L_00000244bbe97560 .functor OR 1, L_00000244bbea8620, L_00000244bbea9520, C4<0>, C4<0>;
L_00000244bbe975d0 .functor AND 1, L_00000244bbea9200, L_00000244bbe97560, C4<1>, C4<1>;
L_00000244bbe97870 .functor NOT 1, L_00000244bbe971e0, C4<0>, C4<0>, C4<0>;
v00000244bbdf7990_0 .net "ALUOp", 3 0, v00000244bbdc45c0_0;  1 drivers
v00000244bbdf7710_0 .net "ALUResult", 31 0, v00000244bbdf6a60_0;  1 drivers
v00000244bbdf8390_0 .net "ALUSrc", 0 0, v00000244bbdc4660_0;  1 drivers
v00000244bbdf7d50_0 .net "ALUin2", 31 0, L_00000244bbea8260;  1 drivers
v00000244bbdf7fd0_0 .net "MemReadEn", 0 0, v00000244bbdc4840_0;  1 drivers
v00000244bbdf86b0_0 .net "MemWriteEn", 0 0, v00000244bbdc4980_0;  1 drivers
v00000244bbdf8430_0 .net "MemtoReg", 0 0, v00000244bbdc3300_0;  1 drivers
v00000244bbdf8110_0 .net "PC", 31 0, v00000244bbdf7df0_0;  alias, 1 drivers
v00000244bbdf7f30_0 .net "PCPlus1", 31 0, L_00000244bbdfd450;  1 drivers
v00000244bbdf73f0_0 .net "PCsrc", 1 0, v00000244bbdf5480_0;  1 drivers
v00000244bbdf7b70_0 .net "RegDst", 0 0, v00000244bbdc3080_0;  1 drivers
v00000244bbdf81b0_0 .net "RegWriteEn", 0 0, v00000244bbdc4ac0_0;  1 drivers
v00000244bbdf77b0_0 .net "WriteRegister", 4 0, L_00000244bbea9a20;  1 drivers
v00000244bbdf8e30_0 .net *"_ivl_0", 0 0, L_00000244bbda5820;  1 drivers
L_00000244bbe4ec90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000244bbdf8bb0_0 .net/2u *"_ivl_10", 4 0, L_00000244bbe4ec90;  1 drivers
L_00000244bbe4f080 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbdf7850_0 .net *"_ivl_101", 15 0, L_00000244bbe4f080;  1 drivers
v00000244bbdf9010_0 .net *"_ivl_102", 31 0, L_00000244bbdfd810;  1 drivers
L_00000244bbe4f0c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbdf8ed0_0 .net *"_ivl_105", 25 0, L_00000244bbe4f0c8;  1 drivers
L_00000244bbe4f110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbdf7cb0_0 .net/2u *"_ivl_106", 31 0, L_00000244bbe4f110;  1 drivers
v00000244bbdf7350_0 .net *"_ivl_108", 0 0, L_00000244bbdfccd0;  1 drivers
L_00000244bbe4f158 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000244bbdf8250_0 .net/2u *"_ivl_110", 5 0, L_00000244bbe4f158;  1 drivers
v00000244bbdf78f0_0 .net *"_ivl_112", 0 0, L_00000244bbdfe210;  1 drivers
v00000244bbdf7c10_0 .net *"_ivl_115", 0 0, L_00000244bbe974f0;  1 drivers
v00000244bbdf8f70_0 .net *"_ivl_116", 47 0, L_00000244bbdfe8f0;  1 drivers
L_00000244bbe4f1a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbdf8930_0 .net *"_ivl_119", 15 0, L_00000244bbe4f1a0;  1 drivers
L_00000244bbe4ecd8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000244bbdf84d0_0 .net/2u *"_ivl_12", 5 0, L_00000244bbe4ecd8;  1 drivers
v00000244bbdf7530_0 .net *"_ivl_120", 47 0, L_00000244bbdfceb0;  1 drivers
L_00000244bbe4f1e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbdf8b10_0 .net *"_ivl_123", 15 0, L_00000244bbe4f1e8;  1 drivers
v00000244bbdf7e90_0 .net *"_ivl_125", 0 0, L_00000244bbdfe2b0;  1 drivers
v00000244bbdf87f0_0 .net *"_ivl_126", 31 0, L_00000244bbdfe990;  1 drivers
v00000244bbdf8cf0_0 .net *"_ivl_128", 47 0, L_00000244bbdfcff0;  1 drivers
v00000244bbdf82f0_0 .net *"_ivl_130", 47 0, L_00000244bbdfea30;  1 drivers
v00000244bbdf89d0_0 .net *"_ivl_132", 47 0, L_00000244bbdfd6d0;  1 drivers
v00000244bbdf90b0_0 .net *"_ivl_134", 47 0, L_00000244bbdfe350;  1 drivers
L_00000244bbe4f230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244bbdf8a70_0 .net/2u *"_ivl_138", 1 0, L_00000244bbe4f230;  1 drivers
v00000244bbdf8570_0 .net *"_ivl_14", 0 0, L_00000244bbdfdc70;  1 drivers
v00000244bbdf9150_0 .net *"_ivl_140", 0 0, L_00000244bbdfd590;  1 drivers
L_00000244bbe4f278 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000244bbdf8610_0 .net/2u *"_ivl_142", 1 0, L_00000244bbe4f278;  1 drivers
v00000244bbdf8750_0 .net *"_ivl_144", 0 0, L_00000244bbdfe3f0;  1 drivers
L_00000244bbe4f2c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000244bbdf8890_0 .net/2u *"_ivl_146", 1 0, L_00000244bbe4f2c0;  1 drivers
v00000244bbdf8c50_0 .net *"_ivl_148", 0 0, L_00000244bbea9660;  1 drivers
L_00000244bbe4f308 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000244bbdf8d90_0 .net/2u *"_ivl_150", 31 0, L_00000244bbe4f308;  1 drivers
L_00000244bbe4f350 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000244bbdf91f0_0 .net/2u *"_ivl_152", 31 0, L_00000244bbe4f350;  1 drivers
v00000244bbdf7490_0 .net *"_ivl_154", 31 0, L_00000244bbea9700;  1 drivers
v00000244bbdf75d0_0 .net *"_ivl_156", 31 0, L_00000244bbea8e40;  1 drivers
L_00000244bbe4ed20 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000244bbe49530_0 .net/2u *"_ivl_16", 4 0, L_00000244bbe4ed20;  1 drivers
v00000244bbe4a9d0_0 .net *"_ivl_160", 0 0, L_00000244bbe96d80;  1 drivers
L_00000244bbe4f3e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbe49fd0_0 .net/2u *"_ivl_162", 31 0, L_00000244bbe4f3e0;  1 drivers
L_00000244bbe4f4b8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000244bbe49c10_0 .net/2u *"_ivl_166", 5 0, L_00000244bbe4f4b8;  1 drivers
v00000244bbe49ad0_0 .net *"_ivl_168", 0 0, L_00000244bbea92a0;  1 drivers
L_00000244bbe4f500 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000244bbe495d0_0 .net/2u *"_ivl_170", 5 0, L_00000244bbe4f500;  1 drivers
v00000244bbe498f0_0 .net *"_ivl_172", 0 0, L_00000244bbea7f40;  1 drivers
v00000244bbe49e90_0 .net *"_ivl_175", 0 0, L_00000244bbe96fb0;  1 drivers
L_00000244bbe4f548 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000244bbe4a610_0 .net/2u *"_ivl_176", 5 0, L_00000244bbe4f548;  1 drivers
v00000244bbe4a6b0_0 .net *"_ivl_178", 0 0, L_00000244bbea7d60;  1 drivers
v00000244bbe49670_0 .net *"_ivl_181", 0 0, L_00000244bbe97b80;  1 drivers
L_00000244bbe4f590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbe49210_0 .net/2u *"_ivl_182", 15 0, L_00000244bbe4f590;  1 drivers
v00000244bbe49710_0 .net *"_ivl_184", 31 0, L_00000244bbea8ee0;  1 drivers
v00000244bbe4a250_0 .net *"_ivl_187", 0 0, L_00000244bbea98e0;  1 drivers
v00000244bbe4a2f0_0 .net *"_ivl_188", 15 0, L_00000244bbea9840;  1 drivers
v00000244bbe4a570_0 .net *"_ivl_19", 4 0, L_00000244bbdfdd10;  1 drivers
v00000244bbe4ab10_0 .net *"_ivl_190", 31 0, L_00000244bbea8da0;  1 drivers
v00000244bbe48ef0_0 .net *"_ivl_194", 31 0, L_00000244bbea7e00;  1 drivers
L_00000244bbe4f5d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbe48d10_0 .net *"_ivl_197", 25 0, L_00000244bbe4f5d8;  1 drivers
L_00000244bbe4f620 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbe4a070_0 .net/2u *"_ivl_198", 31 0, L_00000244bbe4f620;  1 drivers
L_00000244bbe4ec48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000244bbe49170_0 .net/2u *"_ivl_2", 5 0, L_00000244bbe4ec48;  1 drivers
v00000244bbe497b0_0 .net *"_ivl_20", 4 0, L_00000244bbdfce10;  1 drivers
v00000244bbe49cb0_0 .net *"_ivl_200", 0 0, L_00000244bbea84e0;  1 drivers
L_00000244bbe4f668 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000244bbe49b70_0 .net/2u *"_ivl_202", 5 0, L_00000244bbe4f668;  1 drivers
v00000244bbe49850_0 .net *"_ivl_204", 0 0, L_00000244bbea9020;  1 drivers
L_00000244bbe4f6b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000244bbe49f30_0 .net/2u *"_ivl_206", 5 0, L_00000244bbe4f6b0;  1 drivers
v00000244bbe49d50_0 .net *"_ivl_208", 0 0, L_00000244bbea8580;  1 drivers
v00000244bbe4a750_0 .net *"_ivl_211", 0 0, L_00000244bbe96ca0;  1 drivers
v00000244bbe49df0_0 .net *"_ivl_213", 0 0, L_00000244bbe96d10;  1 drivers
L_00000244bbe4f6f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000244bbe48e50_0 .net/2u *"_ivl_214", 5 0, L_00000244bbe4f6f8;  1 drivers
v00000244bbe4a110_0 .net *"_ivl_216", 0 0, L_00000244bbea9340;  1 drivers
L_00000244bbe4f740 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000244bbe4a7f0_0 .net/2u *"_ivl_218", 31 0, L_00000244bbe4f740;  1 drivers
v00000244bbe4a890_0 .net *"_ivl_220", 31 0, L_00000244bbea8bc0;  1 drivers
v00000244bbe4a430_0 .net *"_ivl_224", 31 0, L_00000244bbea9160;  1 drivers
L_00000244bbe4f788 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbe4a390_0 .net *"_ivl_227", 25 0, L_00000244bbe4f788;  1 drivers
L_00000244bbe4f7d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbe4a1b0_0 .net/2u *"_ivl_228", 31 0, L_00000244bbe4f7d0;  1 drivers
v00000244bbe4a930_0 .net *"_ivl_230", 0 0, L_00000244bbea9200;  1 drivers
L_00000244bbe4f818 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000244bbe492b0_0 .net/2u *"_ivl_232", 5 0, L_00000244bbe4f818;  1 drivers
v00000244bbe49030_0 .net *"_ivl_234", 0 0, L_00000244bbea8620;  1 drivers
L_00000244bbe4f860 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000244bbe4a4d0_0 .net/2u *"_ivl_236", 5 0, L_00000244bbe4f860;  1 drivers
v00000244bbe493f0_0 .net *"_ivl_238", 0 0, L_00000244bbea9520;  1 drivers
v00000244bbe4aa70_0 .net *"_ivl_24", 0 0, L_00000244bbe96e60;  1 drivers
v00000244bbe48c70_0 .net *"_ivl_241", 0 0, L_00000244bbe97560;  1 drivers
v00000244bbe48f90_0 .net *"_ivl_243", 0 0, L_00000244bbe975d0;  1 drivers
L_00000244bbe4f8a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000244bbe48db0_0 .net/2u *"_ivl_244", 5 0, L_00000244bbe4f8a8;  1 drivers
v00000244bbe490d0_0 .net *"_ivl_246", 0 0, L_00000244bbea9ac0;  1 drivers
v00000244bbe49350_0 .net *"_ivl_248", 31 0, L_00000244bbea8a80;  1 drivers
L_00000244bbe4ed68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000244bbe49490_0 .net/2u *"_ivl_26", 4 0, L_00000244bbe4ed68;  1 drivers
v00000244bbe49990_0 .net *"_ivl_29", 4 0, L_00000244bbdfd3b0;  1 drivers
v00000244bbe49a30_0 .net *"_ivl_32", 0 0, L_00000244bbe973a0;  1 drivers
L_00000244bbe4edb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000244bbdfa440_0 .net/2u *"_ivl_34", 4 0, L_00000244bbe4edb0;  1 drivers
v00000244bbdf9ea0_0 .net *"_ivl_37", 4 0, L_00000244bbdfdb30;  1 drivers
v00000244bbdfad00_0 .net *"_ivl_40", 0 0, L_00000244bbe97aa0;  1 drivers
L_00000244bbe4edf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbdfabc0_0 .net/2u *"_ivl_42", 15 0, L_00000244bbe4edf8;  1 drivers
v00000244bbdfac60_0 .net *"_ivl_45", 15 0, L_00000244bbdfd9f0;  1 drivers
v00000244bbdf9c20_0 .net *"_ivl_48", 0 0, L_00000244bbe96df0;  1 drivers
v00000244bbdfa9e0_0 .net *"_ivl_5", 5 0, L_00000244bbdfcc30;  1 drivers
L_00000244bbe4ee40 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbdfada0_0 .net/2u *"_ivl_50", 36 0, L_00000244bbe4ee40;  1 drivers
L_00000244bbe4ee88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbdfa4e0_0 .net/2u *"_ivl_52", 31 0, L_00000244bbe4ee88;  1 drivers
v00000244bbdf9a40_0 .net *"_ivl_55", 4 0, L_00000244bbdfd630;  1 drivers
v00000244bbdfaa80_0 .net *"_ivl_56", 36 0, L_00000244bbdfde50;  1 drivers
v00000244bbdf9400_0 .net *"_ivl_58", 36 0, L_00000244bbdfdef0;  1 drivers
v00000244bbdf9ae0_0 .net *"_ivl_62", 0 0, L_00000244bbe97410;  1 drivers
L_00000244bbe4eed0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000244bbdf97c0_0 .net/2u *"_ivl_64", 5 0, L_00000244bbe4eed0;  1 drivers
v00000244bbdfa1c0_0 .net *"_ivl_67", 5 0, L_00000244bbdfe030;  1 drivers
v00000244bbdfaf80_0 .net *"_ivl_70", 0 0, L_00000244bbe96f40;  1 drivers
L_00000244bbe4ef18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbdfae40_0 .net/2u *"_ivl_72", 57 0, L_00000244bbe4ef18;  1 drivers
L_00000244bbe4ef60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbdf9f40_0 .net/2u *"_ivl_74", 31 0, L_00000244bbe4ef60;  1 drivers
v00000244bbdfa620_0 .net *"_ivl_77", 25 0, L_00000244bbdfd310;  1 drivers
v00000244bbdf94a0_0 .net *"_ivl_78", 57 0, L_00000244bbdfe7b0;  1 drivers
v00000244bbdf9cc0_0 .net *"_ivl_8", 0 0, L_00000244bbe97800;  1 drivers
v00000244bbdfb020_0 .net *"_ivl_80", 57 0, L_00000244bbdfe670;  1 drivers
L_00000244bbe4efa8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000244bbdfa760_0 .net/2u *"_ivl_84", 31 0, L_00000244bbe4efa8;  1 drivers
L_00000244bbe4eff0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000244bbdf9720_0 .net/2u *"_ivl_88", 5 0, L_00000244bbe4eff0;  1 drivers
v00000244bbdfaee0_0 .net *"_ivl_90", 0 0, L_00000244bbdfd4f0;  1 drivers
L_00000244bbe4f038 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000244bbdfa800_0 .net/2u *"_ivl_92", 5 0, L_00000244bbe4f038;  1 drivers
v00000244bbdfa260_0 .net *"_ivl_94", 0 0, L_00000244bbdfcf50;  1 drivers
v00000244bbdf9360_0 .net *"_ivl_97", 0 0, L_00000244bbe97480;  1 drivers
v00000244bbdfb0c0_0 .net *"_ivl_98", 47 0, L_00000244bbdfe710;  1 drivers
v00000244bbdfa580_0 .net "adderResult", 31 0, L_00000244bbdfcb90;  1 drivers
v00000244bbdfa6c0_0 .net "address", 31 0, L_00000244bbdfe170;  1 drivers
v00000244bbdf9e00_0 .net "clk", 0 0, L_00000244bbe971e0;  alias, 1 drivers
v00000244bbdfb160_0 .var "cycles_consumed", 31 0;
o00000244bbe11048 .functor BUFZ 1, C4<z>; HiZ drive
v00000244bbdfa300_0 .net "excep_flag", 0 0, o00000244bbe11048;  0 drivers
v00000244bbdf9860_0 .net "extImm", 31 0, L_00000244bbea8d00;  1 drivers
v00000244bbdf9900_0 .net "funct", 5 0, L_00000244bbdfd270;  1 drivers
v00000244bbdf9fe0_0 .net "hlt", 0 0, v00000244bbdc2f40_0;  1 drivers
v00000244bbdfa8a0_0 .net "imm", 15 0, L_00000244bbdfd1d0;  1 drivers
v00000244bbdfb200_0 .net "immediate", 31 0, L_00000244bbea8760;  1 drivers
v00000244bbdf9540_0 .net "input_clk", 0 0, v00000244bbdfe0d0_0;  1 drivers
v00000244bbdfa940_0 .net "instruction", 31 0, L_00000244bbea8440;  1 drivers
v00000244bbdfab20_0 .net "memoryReadData", 31 0, v00000244bbdf5f20_0;  1 drivers
v00000244bbdfa080_0 .net "nextPC", 31 0, L_00000244bbea8800;  1 drivers
v00000244bbdf9d60_0 .net "opcode", 5 0, L_00000244bbdfd770;  1 drivers
v00000244bbdfa120_0 .net "rd", 4 0, L_00000244bbdfd950;  1 drivers
v00000244bbdfa3a0_0 .net "readData1", 31 0, L_00000244bbe97b10;  1 drivers
v00000244bbdf9b80_0 .net "readData1_w", 31 0, L_00000244bbea9b60;  1 drivers
v00000244bbdf99a0_0 .net "readData2", 31 0, L_00000244bbe97250;  1 drivers
v00000244bbdf95e0_0 .net "rs", 4 0, L_00000244bbdfe490;  1 drivers
v00000244bbdf9680_0 .net "rst", 0 0, v00000244bbdfd130_0;  1 drivers
v00000244bbdfda90_0 .net "rt", 4 0, L_00000244bbdfe5d0;  1 drivers
v00000244bbdfe530_0 .net "shamt", 31 0, L_00000244bbdfdf90;  1 drivers
v00000244bbdfd090_0 .net "wire_instruction", 31 0, L_00000244bbe97330;  1 drivers
v00000244bbdfddb0_0 .net "writeData", 31 0, L_00000244bbea9480;  1 drivers
v00000244bbdfdbd0_0 .net "zero", 0 0, L_00000244bbea7ea0;  1 drivers
L_00000244bbdfcc30 .part L_00000244bbea8440, 26, 6;
L_00000244bbdfd770 .functor MUXZ 6, L_00000244bbdfcc30, L_00000244bbe4ec48, L_00000244bbda5820, C4<>;
L_00000244bbdfdc70 .cmp/eq 6, L_00000244bbdfd770, L_00000244bbe4ecd8;
L_00000244bbdfdd10 .part L_00000244bbea8440, 11, 5;
L_00000244bbdfce10 .functor MUXZ 5, L_00000244bbdfdd10, L_00000244bbe4ed20, L_00000244bbdfdc70, C4<>;
L_00000244bbdfd950 .functor MUXZ 5, L_00000244bbdfce10, L_00000244bbe4ec90, L_00000244bbe97800, C4<>;
L_00000244bbdfd3b0 .part L_00000244bbea8440, 21, 5;
L_00000244bbdfe490 .functor MUXZ 5, L_00000244bbdfd3b0, L_00000244bbe4ed68, L_00000244bbe96e60, C4<>;
L_00000244bbdfdb30 .part L_00000244bbea8440, 16, 5;
L_00000244bbdfe5d0 .functor MUXZ 5, L_00000244bbdfdb30, L_00000244bbe4edb0, L_00000244bbe973a0, C4<>;
L_00000244bbdfd9f0 .part L_00000244bbea8440, 0, 16;
L_00000244bbdfd1d0 .functor MUXZ 16, L_00000244bbdfd9f0, L_00000244bbe4edf8, L_00000244bbe97aa0, C4<>;
L_00000244bbdfd630 .part L_00000244bbea8440, 6, 5;
L_00000244bbdfde50 .concat [ 5 32 0 0], L_00000244bbdfd630, L_00000244bbe4ee88;
L_00000244bbdfdef0 .functor MUXZ 37, L_00000244bbdfde50, L_00000244bbe4ee40, L_00000244bbe96df0, C4<>;
L_00000244bbdfdf90 .part L_00000244bbdfdef0, 0, 32;
L_00000244bbdfe030 .part L_00000244bbea8440, 0, 6;
L_00000244bbdfd270 .functor MUXZ 6, L_00000244bbdfe030, L_00000244bbe4eed0, L_00000244bbe97410, C4<>;
L_00000244bbdfd310 .part L_00000244bbea8440, 0, 26;
L_00000244bbdfe7b0 .concat [ 26 32 0 0], L_00000244bbdfd310, L_00000244bbe4ef60;
L_00000244bbdfe670 .functor MUXZ 58, L_00000244bbdfe7b0, L_00000244bbe4ef18, L_00000244bbe96f40, C4<>;
L_00000244bbdfe170 .part L_00000244bbdfe670, 0, 32;
L_00000244bbdfd450 .arith/sum 32, v00000244bbdf7df0_0, L_00000244bbe4efa8;
L_00000244bbdfd4f0 .cmp/eq 6, L_00000244bbdfd770, L_00000244bbe4eff0;
L_00000244bbdfcf50 .cmp/eq 6, L_00000244bbdfd770, L_00000244bbe4f038;
L_00000244bbdfe710 .concat [ 32 16 0 0], L_00000244bbdfe170, L_00000244bbe4f080;
L_00000244bbdfd810 .concat [ 6 26 0 0], L_00000244bbdfd770, L_00000244bbe4f0c8;
L_00000244bbdfccd0 .cmp/eq 32, L_00000244bbdfd810, L_00000244bbe4f110;
L_00000244bbdfe210 .cmp/eq 6, L_00000244bbdfd270, L_00000244bbe4f158;
L_00000244bbdfe8f0 .concat [ 32 16 0 0], L_00000244bbe97b10, L_00000244bbe4f1a0;
L_00000244bbdfceb0 .concat [ 32 16 0 0], v00000244bbdf7df0_0, L_00000244bbe4f1e8;
L_00000244bbdfe2b0 .part L_00000244bbdfd1d0, 15, 1;
LS_00000244bbdfe990_0_0 .concat [ 1 1 1 1], L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0;
LS_00000244bbdfe990_0_4 .concat [ 1 1 1 1], L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0;
LS_00000244bbdfe990_0_8 .concat [ 1 1 1 1], L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0;
LS_00000244bbdfe990_0_12 .concat [ 1 1 1 1], L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0;
LS_00000244bbdfe990_0_16 .concat [ 1 1 1 1], L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0;
LS_00000244bbdfe990_0_20 .concat [ 1 1 1 1], L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0;
LS_00000244bbdfe990_0_24 .concat [ 1 1 1 1], L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0;
LS_00000244bbdfe990_0_28 .concat [ 1 1 1 1], L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0, L_00000244bbdfe2b0;
LS_00000244bbdfe990_1_0 .concat [ 4 4 4 4], LS_00000244bbdfe990_0_0, LS_00000244bbdfe990_0_4, LS_00000244bbdfe990_0_8, LS_00000244bbdfe990_0_12;
LS_00000244bbdfe990_1_4 .concat [ 4 4 4 4], LS_00000244bbdfe990_0_16, LS_00000244bbdfe990_0_20, LS_00000244bbdfe990_0_24, LS_00000244bbdfe990_0_28;
L_00000244bbdfe990 .concat [ 16 16 0 0], LS_00000244bbdfe990_1_0, LS_00000244bbdfe990_1_4;
L_00000244bbdfcff0 .concat [ 16 32 0 0], L_00000244bbdfd1d0, L_00000244bbdfe990;
L_00000244bbdfea30 .arith/sum 48, L_00000244bbdfceb0, L_00000244bbdfcff0;
L_00000244bbdfd6d0 .functor MUXZ 48, L_00000244bbdfea30, L_00000244bbdfe8f0, L_00000244bbe974f0, C4<>;
L_00000244bbdfe350 .functor MUXZ 48, L_00000244bbdfd6d0, L_00000244bbdfe710, L_00000244bbe97480, C4<>;
L_00000244bbdfcb90 .part L_00000244bbdfe350, 0, 32;
L_00000244bbdfd590 .cmp/eq 2, v00000244bbdf5480_0, L_00000244bbe4f230;
L_00000244bbdfe3f0 .cmp/eq 2, v00000244bbdf5480_0, L_00000244bbe4f278;
L_00000244bbea9660 .cmp/eq 2, v00000244bbdf5480_0, L_00000244bbe4f2c0;
L_00000244bbea9700 .functor MUXZ 32, L_00000244bbe4f350, L_00000244bbe4f308, L_00000244bbea9660, C4<>;
L_00000244bbea8e40 .functor MUXZ 32, L_00000244bbea9700, L_00000244bbdfcb90, L_00000244bbdfe3f0, C4<>;
L_00000244bbea8800 .functor MUXZ 32, L_00000244bbea8e40, L_00000244bbdfd450, L_00000244bbdfd590, C4<>;
L_00000244bbea8440 .functor MUXZ 32, L_00000244bbe97330, L_00000244bbe4f3e0, L_00000244bbe96d80, C4<>;
L_00000244bbea92a0 .cmp/eq 6, L_00000244bbdfd770, L_00000244bbe4f4b8;
L_00000244bbea7f40 .cmp/eq 6, L_00000244bbdfd770, L_00000244bbe4f500;
L_00000244bbea7d60 .cmp/eq 6, L_00000244bbdfd770, L_00000244bbe4f548;
L_00000244bbea8ee0 .concat [ 16 16 0 0], L_00000244bbdfd1d0, L_00000244bbe4f590;
L_00000244bbea98e0 .part L_00000244bbdfd1d0, 15, 1;
LS_00000244bbea9840_0_0 .concat [ 1 1 1 1], L_00000244bbea98e0, L_00000244bbea98e0, L_00000244bbea98e0, L_00000244bbea98e0;
LS_00000244bbea9840_0_4 .concat [ 1 1 1 1], L_00000244bbea98e0, L_00000244bbea98e0, L_00000244bbea98e0, L_00000244bbea98e0;
LS_00000244bbea9840_0_8 .concat [ 1 1 1 1], L_00000244bbea98e0, L_00000244bbea98e0, L_00000244bbea98e0, L_00000244bbea98e0;
LS_00000244bbea9840_0_12 .concat [ 1 1 1 1], L_00000244bbea98e0, L_00000244bbea98e0, L_00000244bbea98e0, L_00000244bbea98e0;
L_00000244bbea9840 .concat [ 4 4 4 4], LS_00000244bbea9840_0_0, LS_00000244bbea9840_0_4, LS_00000244bbea9840_0_8, LS_00000244bbea9840_0_12;
L_00000244bbea8da0 .concat [ 16 16 0 0], L_00000244bbdfd1d0, L_00000244bbea9840;
L_00000244bbea8d00 .functor MUXZ 32, L_00000244bbea8da0, L_00000244bbea8ee0, L_00000244bbe97b80, C4<>;
L_00000244bbea7e00 .concat [ 6 26 0 0], L_00000244bbdfd770, L_00000244bbe4f5d8;
L_00000244bbea84e0 .cmp/eq 32, L_00000244bbea7e00, L_00000244bbe4f620;
L_00000244bbea9020 .cmp/eq 6, L_00000244bbdfd270, L_00000244bbe4f668;
L_00000244bbea8580 .cmp/eq 6, L_00000244bbdfd270, L_00000244bbe4f6b0;
L_00000244bbea9340 .cmp/eq 6, L_00000244bbdfd770, L_00000244bbe4f6f8;
L_00000244bbea8bc0 .functor MUXZ 32, L_00000244bbea8d00, L_00000244bbe4f740, L_00000244bbea9340, C4<>;
L_00000244bbea8760 .functor MUXZ 32, L_00000244bbea8bc0, L_00000244bbdfdf90, L_00000244bbe96d10, C4<>;
L_00000244bbea9160 .concat [ 6 26 0 0], L_00000244bbdfd770, L_00000244bbe4f788;
L_00000244bbea9200 .cmp/eq 32, L_00000244bbea9160, L_00000244bbe4f7d0;
L_00000244bbea8620 .cmp/eq 6, L_00000244bbdfd270, L_00000244bbe4f818;
L_00000244bbea9520 .cmp/eq 6, L_00000244bbdfd270, L_00000244bbe4f860;
L_00000244bbea9ac0 .cmp/eq 6, L_00000244bbdfd770, L_00000244bbe4f8a8;
L_00000244bbea8a80 .functor MUXZ 32, L_00000244bbe97b10, v00000244bbdf7df0_0, L_00000244bbea9ac0, C4<>;
L_00000244bbea9b60 .functor MUXZ 32, L_00000244bbea8a80, L_00000244bbe97250, L_00000244bbe975d0, C4<>;
S_00000244bbd632f0 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_00000244bbd63160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000244bbdcac80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000244bbe972c0 .functor NOT 1, v00000244bbdc4660_0, C4<0>, C4<0>, C4<0>;
v00000244bbdc3c60_0 .net *"_ivl_0", 0 0, L_00000244bbe972c0;  1 drivers
v00000244bbdc3ee0_0 .net "in1", 31 0, L_00000244bbe97250;  alias, 1 drivers
v00000244bbdc4340_0 .net "in2", 31 0, L_00000244bbea8760;  alias, 1 drivers
v00000244bbdc43e0_0 .net "out", 31 0, L_00000244bbea8260;  alias, 1 drivers
v00000244bbdc4480_0 .net "s", 0 0, v00000244bbdc4660_0;  alias, 1 drivers
L_00000244bbea8260 .functor MUXZ 32, L_00000244bbea8760, L_00000244bbe97250, L_00000244bbe972c0, C4<>;
S_00000244bbd129c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_00000244bbd63160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000244bbe40090 .param/l "RType" 0 4 2, C4<000000>;
P_00000244bbe400c8 .param/l "add" 0 4 5, C4<100000>;
P_00000244bbe40100 .param/l "addi" 0 4 8, C4<001000>;
P_00000244bbe40138 .param/l "addu" 0 4 5, C4<100001>;
P_00000244bbe40170 .param/l "and_" 0 4 5, C4<100100>;
P_00000244bbe401a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000244bbe401e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000244bbe40218 .param/l "bne" 0 4 10, C4<000101>;
P_00000244bbe40250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000244bbe40288 .param/l "j" 0 4 12, C4<000010>;
P_00000244bbe402c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000244bbe402f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000244bbe40330 .param/l "lw" 0 4 8, C4<100011>;
P_00000244bbe40368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000244bbe403a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000244bbe403d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000244bbe40410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000244bbe40448 .param/l "sll" 0 4 6, C4<000000>;
P_00000244bbe40480 .param/l "slt" 0 4 5, C4<101010>;
P_00000244bbe404b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000244bbe404f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000244bbe40528 .param/l "sub" 0 4 5, C4<100010>;
P_00000244bbe40560 .param/l "subu" 0 4 5, C4<100011>;
P_00000244bbe40598 .param/l "sw" 0 4 8, C4<101011>;
P_00000244bbe405d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000244bbe40608 .param/l "xori" 0 4 8, C4<001110>;
v00000244bbdc45c0_0 .var "ALUOp", 3 0;
v00000244bbdc4660_0 .var "ALUSrc", 0 0;
v00000244bbdc4840_0 .var "MemReadEn", 0 0;
v00000244bbdc4980_0 .var "MemWriteEn", 0 0;
v00000244bbdc3300_0 .var "MemtoReg", 0 0;
v00000244bbdc3080_0 .var "RegDst", 0 0;
v00000244bbdc4ac0_0 .var "RegWriteEn", 0 0;
v00000244bbdc2cc0_0 .net "funct", 5 0, L_00000244bbdfd270;  alias, 1 drivers
v00000244bbdc2f40_0 .var "hlt", 0 0;
v00000244bbdc2fe0_0 .net "opcode", 5 0, L_00000244bbdfd770;  alias, 1 drivers
v00000244bbdc3120_0 .net "rst", 0 0, v00000244bbdfd130_0;  alias, 1 drivers
E_00000244bbdcba80 .event anyedge, v00000244bbdc3120_0, v00000244bbdc2fe0_0, v00000244bbdc2cc0_0;
S_00000244bbd12b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_00000244bbd63160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000244bbdcb2c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000244bbe97330 .functor BUFZ 32, L_00000244bbea7cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244bbdc3440_0 .net "Data_Out", 31 0, L_00000244bbe97330;  alias, 1 drivers
v00000244bbdc31c0 .array "InstMem", 0 1023, 31 0;
v00000244bbdc33a0_0 .net *"_ivl_0", 31 0, L_00000244bbea7cc0;  1 drivers
v00000244bbdc34e0_0 .net *"_ivl_3", 9 0, L_00000244bbea8c60;  1 drivers
v00000244bbdc3580_0 .net *"_ivl_4", 11 0, L_00000244bbea88a0;  1 drivers
L_00000244bbe4f398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244bbda3f20_0 .net *"_ivl_7", 1 0, L_00000244bbe4f398;  1 drivers
v00000244bbda4600_0 .net "addr", 31 0, v00000244bbdf7df0_0;  alias, 1 drivers
v00000244bbdf6100_0 .var/i "i", 31 0;
L_00000244bbea7cc0 .array/port v00000244bbdc31c0, L_00000244bbea88a0;
L_00000244bbea8c60 .part v00000244bbdf7df0_0, 0, 10;
L_00000244bbea88a0 .concat [ 10 2 0 0], L_00000244bbea8c60, L_00000244bbe4f398;
S_00000244bbd61810 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_00000244bbd63160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000244bbe97b10 .functor BUFZ 32, L_00000244bbea8080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244bbe97250 .functor BUFZ 32, L_00000244bbea89e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244bbdf6ba0_0 .net *"_ivl_0", 31 0, L_00000244bbea8080;  1 drivers
v00000244bbdf5840_0 .net *"_ivl_10", 6 0, L_00000244bbea97a0;  1 drivers
L_00000244bbe4f470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244bbdf6600_0 .net *"_ivl_13", 1 0, L_00000244bbe4f470;  1 drivers
v00000244bbdf66a0_0 .net *"_ivl_2", 6 0, L_00000244bbea90c0;  1 drivers
L_00000244bbe4f428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244bbdf6d80_0 .net *"_ivl_5", 1 0, L_00000244bbe4f428;  1 drivers
v00000244bbdf6e20_0 .net *"_ivl_8", 31 0, L_00000244bbea89e0;  1 drivers
v00000244bbdf6380_0 .net "clk", 0 0, L_00000244bbe971e0;  alias, 1 drivers
v00000244bbdf6740_0 .var/i "i", 31 0;
v00000244bbdf5b60_0 .net "readData1", 31 0, L_00000244bbe97b10;  alias, 1 drivers
v00000244bbdf6240_0 .net "readData2", 31 0, L_00000244bbe97250;  alias, 1 drivers
v00000244bbdf53e0_0 .net "readRegister1", 4 0, L_00000244bbdfe490;  alias, 1 drivers
v00000244bbdf69c0_0 .net "readRegister2", 4 0, L_00000244bbdfe5d0;  alias, 1 drivers
v00000244bbdf5c00 .array "registers", 31 0, 31 0;
v00000244bbdf7000_0 .net "rst", 0 0, v00000244bbdfd130_0;  alias, 1 drivers
v00000244bbdf5ca0_0 .net "we", 0 0, v00000244bbdc4ac0_0;  alias, 1 drivers
v00000244bbdf6c40_0 .net "writeData", 31 0, L_00000244bbea9480;  alias, 1 drivers
v00000244bbdf62e0_0 .net "writeRegister", 4 0, L_00000244bbea9a20;  alias, 1 drivers
E_00000244bbdcafc0/0 .event negedge, v00000244bbdc3120_0;
E_00000244bbdcafc0/1 .event posedge, v00000244bbdf6380_0;
E_00000244bbdcafc0 .event/or E_00000244bbdcafc0/0, E_00000244bbdcafc0/1;
L_00000244bbea8080 .array/port v00000244bbdf5c00, L_00000244bbea90c0;
L_00000244bbea90c0 .concat [ 5 2 0 0], L_00000244bbdfe490, L_00000244bbe4f428;
L_00000244bbea89e0 .array/port v00000244bbdf5c00, L_00000244bbea97a0;
L_00000244bbea97a0 .concat [ 5 2 0 0], L_00000244bbdfe5d0, L_00000244bbe4f470;
S_00000244bbd619a0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000244bbd61810;
 .timescale 0 0;
v00000244bbdf61a0_0 .var/i "i", 31 0;
S_00000244bbd4b9a0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_00000244bbd63160;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000244bbdcb140 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000244bbe97020 .functor NOT 1, v00000244bbdc3080_0, C4<0>, C4<0>, C4<0>;
v00000244bbdf6ec0_0 .net *"_ivl_0", 0 0, L_00000244bbe97020;  1 drivers
v00000244bbdf67e0_0 .net "in1", 4 0, L_00000244bbdfe5d0;  alias, 1 drivers
v00000244bbdf5340_0 .net "in2", 4 0, L_00000244bbdfd950;  alias, 1 drivers
v00000244bbdf6b00_0 .net "out", 4 0, L_00000244bbea9a20;  alias, 1 drivers
v00000244bbdf5d40_0 .net "s", 0 0, v00000244bbdc3080_0;  alias, 1 drivers
L_00000244bbea9a20 .functor MUXZ 5, L_00000244bbdfd950, L_00000244bbdfe5d0, L_00000244bbe97020, C4<>;
S_00000244bbd4bb30 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_00000244bbd63160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000244bbdcb640 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000244bbe978e0 .functor NOT 1, v00000244bbdc3300_0, C4<0>, C4<0>, C4<0>;
v00000244bbdf6f60_0 .net *"_ivl_0", 0 0, L_00000244bbe978e0;  1 drivers
v00000244bbdf6420_0 .net "in1", 31 0, v00000244bbdf6a60_0;  alias, 1 drivers
v00000244bbdf70a0_0 .net "in2", 31 0, v00000244bbdf5f20_0;  alias, 1 drivers
v00000244bbdf64c0_0 .net "out", 31 0, L_00000244bbea9480;  alias, 1 drivers
v00000244bbdf6560_0 .net "s", 0 0, v00000244bbdc3300_0;  alias, 1 drivers
L_00000244bbea9480 .functor MUXZ 32, v00000244bbdf5f20_0, v00000244bbdf6a60_0, L_00000244bbe978e0, C4<>;
S_00000244bbd93dd0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_00000244bbd63160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000244bbd93f60 .param/l "ADD" 0 9 12, C4<0000>;
P_00000244bbd93f98 .param/l "AND" 0 9 12, C4<0010>;
P_00000244bbd93fd0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000244bbd94008 .param/l "OR" 0 9 12, C4<0011>;
P_00000244bbd94040 .param/l "SGT" 0 9 12, C4<0111>;
P_00000244bbd94078 .param/l "SLL" 0 9 12, C4<1000>;
P_00000244bbd940b0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000244bbd940e8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000244bbd94120 .param/l "SUB" 0 9 12, C4<0001>;
P_00000244bbd94158 .param/l "XOR" 0 9 12, C4<0100>;
P_00000244bbd94190 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000244bbd941c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000244bbe4f8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244bbdf6060_0 .net/2u *"_ivl_0", 31 0, L_00000244bbe4f8f0;  1 drivers
v00000244bbdf6880_0 .net "opSel", 3 0, v00000244bbdc45c0_0;  alias, 1 drivers
v00000244bbdf7140_0 .net "operand1", 31 0, L_00000244bbea9b60;  alias, 1 drivers
v00000244bbdf6920_0 .net "operand2", 31 0, L_00000244bbea8260;  alias, 1 drivers
v00000244bbdf6a60_0 .var "result", 31 0;
v00000244bbdf71e0_0 .net "zero", 0 0, L_00000244bbea7ea0;  alias, 1 drivers
E_00000244bbdcb280 .event anyedge, v00000244bbdc45c0_0, v00000244bbdf7140_0, v00000244bbdc43e0_0;
L_00000244bbea7ea0 .cmp/eq 32, v00000244bbdf6a60_0, L_00000244bbe4f8f0;
S_00000244bbd7a480 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_00000244bbd63160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000244bbe40650 .param/l "RType" 0 4 2, C4<000000>;
P_00000244bbe40688 .param/l "add" 0 4 5, C4<100000>;
P_00000244bbe406c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000244bbe406f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000244bbe40730 .param/l "and_" 0 4 5, C4<100100>;
P_00000244bbe40768 .param/l "andi" 0 4 8, C4<001100>;
P_00000244bbe407a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000244bbe407d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000244bbe40810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000244bbe40848 .param/l "j" 0 4 12, C4<000010>;
P_00000244bbe40880 .param/l "jal" 0 4 12, C4<000011>;
P_00000244bbe408b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000244bbe408f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000244bbe40928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000244bbe40960 .param/l "or_" 0 4 5, C4<100101>;
P_00000244bbe40998 .param/l "ori" 0 4 8, C4<001101>;
P_00000244bbe409d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000244bbe40a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000244bbe40a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000244bbe40a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000244bbe40ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000244bbe40ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000244bbe40b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000244bbe40b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000244bbe40b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000244bbe40bc8 .param/l "xori" 0 4 8, C4<001110>;
v00000244bbdf5480_0 .var "PCsrc", 1 0;
v00000244bbdf5de0_0 .net "excep_flag", 0 0, o00000244bbe11048;  alias, 0 drivers
v00000244bbdf6ce0_0 .net "funct", 5 0, L_00000244bbdfd270;  alias, 1 drivers
v00000244bbdf5520_0 .net "opcode", 5 0, L_00000244bbdfd770;  alias, 1 drivers
v00000244bbdf5e80_0 .net "operand1", 31 0, L_00000244bbe97b10;  alias, 1 drivers
v00000244bbdf5a20_0 .net "operand2", 31 0, L_00000244bbea8260;  alias, 1 drivers
v00000244bbdf55c0_0 .net "rst", 0 0, v00000244bbdfd130_0;  alias, 1 drivers
E_00000244bbdcb8c0/0 .event anyedge, v00000244bbdc3120_0, v00000244bbdf5de0_0, v00000244bbdc2fe0_0, v00000244bbdf5b60_0;
E_00000244bbdcb8c0/1 .event anyedge, v00000244bbdc43e0_0, v00000244bbdc2cc0_0;
E_00000244bbdcb8c0 .event/or E_00000244bbdcb8c0/0, E_00000244bbdcb8c0/1;
S_00000244bbd7a610 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_00000244bbd63160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000244bbdf5fc0 .array "DataMem", 0 1023, 31 0;
v00000244bbdf5660_0 .net "address", 31 0, v00000244bbdf6a60_0;  alias, 1 drivers
v00000244bbdf5700_0 .net "clock", 0 0, L_00000244bbe97870;  1 drivers
v00000244bbdf57a0_0 .net "data", 31 0, L_00000244bbe97250;  alias, 1 drivers
v00000244bbdf58e0_0 .var/i "i", 31 0;
v00000244bbdf5f20_0 .var "q", 31 0;
v00000244bbdf5980_0 .net "rden", 0 0, v00000244bbdc4840_0;  alias, 1 drivers
v00000244bbdf7ad0_0 .net "wren", 0 0, v00000244bbdc4980_0;  alias, 1 drivers
E_00000244bbdcbb00 .event posedge, v00000244bbdf5700_0;
S_00000244bbd46ac0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_00000244bbd63160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000244bbdcbb80 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000244bbdf8070_0 .net "PCin", 31 0, L_00000244bbea8800;  alias, 1 drivers
v00000244bbdf7df0_0 .var "PCout", 31 0;
v00000244bbdf7a30_0 .net "clk", 0 0, L_00000244bbe971e0;  alias, 1 drivers
v00000244bbdf7670_0 .net "rst", 0 0, v00000244bbdfd130_0;  alias, 1 drivers
    .scope S_00000244bbd7a480;
T_0 ;
    %wait E_00000244bbdcb8c0;
    %load/vec4 v00000244bbdf55c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000244bbdf5480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000244bbdf5de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000244bbdf5480_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000244bbdf5520_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000244bbdf5e80_0;
    %load/vec4 v00000244bbdf5a20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000244bbdf5520_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000244bbdf5e80_0;
    %load/vec4 v00000244bbdf5a20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000244bbdf5520_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000244bbdf5520_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000244bbdf5520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000244bbdf6ce0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000244bbdf5480_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000244bbdf5480_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000244bbd46ac0;
T_1 ;
    %wait E_00000244bbdcafc0;
    %load/vec4 v00000244bbdf7670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000244bbdf7df0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000244bbdf8070_0;
    %assign/vec4 v00000244bbdf7df0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000244bbd12b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244bbdf6100_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000244bbdf6100_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244bbdf6100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %load/vec4 v00000244bbdf6100_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244bbdf6100_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdc31c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000244bbd129c0;
T_3 ;
    %wait E_00000244bbdcba80;
    %load/vec4 v00000244bbdc3120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000244bbdc2f40_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244bbdc4660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244bbdc4ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244bbdc4980_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244bbdc3300_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000244bbdc4840_0, 0;
    %assign/vec4 v00000244bbdc3080_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000244bbdc2f40_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000244bbdc45c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000244bbdc4660_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000244bbdc4ac0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000244bbdc4980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000244bbdc3300_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000244bbdc4840_0, 0, 1;
    %store/vec4 v00000244bbdc3080_0, 0, 1;
    %load/vec4 v00000244bbdc2fe0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc2f40_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc3080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4ac0_0, 0;
    %load/vec4 v00000244bbdc2cc0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4660_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4660_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc3080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4660_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244bbdc3080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4660_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4660_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4660_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4660_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4660_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc3300_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244bbdc4660_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000244bbdc45c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000244bbd61810;
T_4 ;
    %wait E_00000244bbdcafc0;
    %fork t_1, S_00000244bbd619a0;
    %jmp t_0;
    .scope S_00000244bbd619a0;
t_1 ;
    %load/vec4 v00000244bbdf7000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244bbdf61a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000244bbdf61a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244bbdf61a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdf5c00, 0, 4;
    %load/vec4 v00000244bbdf61a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244bbdf61a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000244bbdf5ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000244bbdf6c40_0;
    %load/vec4 v00000244bbdf62e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdf5c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdf5c00, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000244bbd61810;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000244bbd61810;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244bbdf6740_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000244bbdf6740_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000244bbdf6740_0;
    %ix/getv/s 4, v00000244bbdf6740_0;
    %load/vec4a v00000244bbdf5c00, 4;
    %ix/getv/s 4, v00000244bbdf6740_0;
    %load/vec4a v00000244bbdf5c00, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000244bbdf6740_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244bbdf6740_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000244bbd93dd0;
T_6 ;
    %wait E_00000244bbdcb280;
    %load/vec4 v00000244bbdf6880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000244bbdf6a60_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000244bbdf7140_0;
    %load/vec4 v00000244bbdf6920_0;
    %add;
    %assign/vec4 v00000244bbdf6a60_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000244bbdf7140_0;
    %load/vec4 v00000244bbdf6920_0;
    %sub;
    %assign/vec4 v00000244bbdf6a60_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000244bbdf7140_0;
    %load/vec4 v00000244bbdf6920_0;
    %and;
    %assign/vec4 v00000244bbdf6a60_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000244bbdf7140_0;
    %load/vec4 v00000244bbdf6920_0;
    %or;
    %assign/vec4 v00000244bbdf6a60_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000244bbdf7140_0;
    %load/vec4 v00000244bbdf6920_0;
    %xor;
    %assign/vec4 v00000244bbdf6a60_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000244bbdf7140_0;
    %load/vec4 v00000244bbdf6920_0;
    %or;
    %inv;
    %assign/vec4 v00000244bbdf6a60_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000244bbdf7140_0;
    %load/vec4 v00000244bbdf6920_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000244bbdf6a60_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000244bbdf6920_0;
    %load/vec4 v00000244bbdf7140_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000244bbdf6a60_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000244bbdf7140_0;
    %ix/getv 4, v00000244bbdf6920_0;
    %shiftl 4;
    %assign/vec4 v00000244bbdf6a60_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000244bbdf7140_0;
    %ix/getv 4, v00000244bbdf6920_0;
    %shiftr 4;
    %assign/vec4 v00000244bbdf6a60_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000244bbd7a610;
T_7 ;
    %wait E_00000244bbdcbb00;
    %load/vec4 v00000244bbdf5980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000244bbdf5660_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000244bbdf5fc0, 4;
    %assign/vec4 v00000244bbdf5f20_0, 0;
T_7.0 ;
    %load/vec4 v00000244bbdf7ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000244bbdf57a0_0;
    %ix/getv 3, v00000244bbdf5660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdf5fc0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000244bbd7a610;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244bbdf5fc0, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000244bbd7a610;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244bbdf58e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000244bbdf58e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000244bbdf58e0_0;
    %load/vec4a v00000244bbdf5fc0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v00000244bbdf58e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000244bbdf58e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244bbdf58e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000244bbd63160;
T_10 ;
    %wait E_00000244bbdcafc0;
    %load/vec4 v00000244bbdf9680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244bbdfb160_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000244bbdfb160_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000244bbdfb160_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000244bbdbe310;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244bbdfe0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244bbdfd130_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000244bbdbe310;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000244bbdfe0d0_0;
    %inv;
    %assign/vec4 v00000244bbdfe0d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000244bbdbe310;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244bbdfd130_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244bbdfd130_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000244bbdfcd70_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
