$date
	Thu Oct 27 10:01:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q_tb $end
$var wire 1 ! f $end
$var reg 1 " En $end
$var reg 8 # i [7:0] $end
$var reg 3 $ s [2:0] $end
$var integer 32 % j [31:0] $end
$scope module f1 $end
$var wire 1 " En $end
$var wire 8 & i [7:0] $end
$var wire 3 ' s [2:0] $end
$var wire 8 ( c [7:0] $end
$var reg 1 ! f $end
$var integer 32 ) j [31:0] $end
$scope module s0 $end
$var wire 1 " En $end
$var wire 3 * in [2:0] $end
$var reg 3 + c [2:0] $end
$var reg 8 , y [7:0] $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 -
b1 ,
b0 +
b0 *
b1000 )
b1 (
b0 '
b1 &
b0 %
b0 $
b1 #
1"
1!
$end
#20
b1000 )
0!
b10 (
b10 ,
b1000 -
b1 $
b1 '
b1 *
b1 %
#40
b1000 )
b100 (
b100 ,
b1000 -
b10 $
b10 '
b10 *
b10 %
#60
b1000 )
b1000 (
b1000 ,
b1000 -
b11 $
b11 '
b11 *
b11 %
#80
b1000 )
b10000 (
b10000 ,
b1000 -
b100 $
b100 '
b100 *
b100 %
#100
b1000 )
b100000 (
b100000 ,
b1000 -
b101 $
b101 '
b101 *
b101 %
#120
b1000 )
b1000000 (
b1000000 ,
b1000 -
b110 $
b110 '
b110 *
b110 %
#140
b1000 )
b10000000 (
b10000000 ,
b1000 -
b111 $
b111 '
b111 *
b111 %
#160
b1000 )
b1 (
b1 ,
b1000 -
b0 $
b0 '
b0 *
b10 #
b10 &
b0 %
#180
1!
b1000 )
b10 (
b10 ,
b1000 -
b1 $
b1 '
b1 *
b1 %
#200
b1000 )
0!
b100 (
b100 ,
b1000 -
b10 $
b10 '
b10 *
b10 %
#220
b1000 )
b1000 (
b1000 ,
b1000 -
b11 $
b11 '
b11 *
b11 %
#240
b1000 )
b10000 (
b10000 ,
b1000 -
b100 $
b100 '
b100 *
b100 %
#260
b1000 )
b100000 (
b100000 ,
b1000 -
b101 $
b101 '
b101 *
b101 %
#280
b1000 )
b1000000 (
b1000000 ,
b1000 -
b110 $
b110 '
b110 *
b110 %
#300
b1000 )
b10000000 (
b10000000 ,
b1000 -
b111 $
b111 '
b111 *
b111 %
#320
b1000 %
