* Name of circuit:  abc_bench.bench
* Primary inputs :
  counter_reg[0] counter_reg[1] counter_reg[2] counter_reg[3] en rst 
  
* Primary outputs:
  co counter[0] counter[1] counter[2] counter[3] _00_ 
  _21_ _01_ _02_ _03_ 

* Test patterns and fault free responses:

   1: 111110 1111100000
   2: 000010 0000010000
   3: 000001 0000001000
   4: 110010 0110000010
   5: 111010 0111000001
   6: 011100 0011100111
   7: 100010 0100000100
   8: 110100 0110110101
