{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663603940209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663603940212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 19 13:12:18 2022 " "Processing started: Mon Sep 19 13:12:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663603940212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603940212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PART2_SingleCycleProcessor -c PART2_SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off PART2_SingleCycleProcessor -c PART2_SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603940214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663603940770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663603940770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../Practico1/flopr.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../Practico1/fetch.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/fetch.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "../Practico1/execute.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/execute.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970423 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_tb.sv(73) " "Verilog HDL warning at alu_tb.sv(73): extended using \"x\" or \"z\"" {  } { { "../Practico1/alu_tb.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/alu_tb.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1663603970424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "../Practico1/alu_tb.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/alu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Practico1/alu.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../Practico1/adder.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "../Practico1/sl2.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/sl2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970428 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signext_tb.sv(46) " "Verilog HDL warning at signext_tb.sv(46): extended using \"x\" or \"z\"" {  } { { "../Practico1/signext_tb.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/signext_tb.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1663603970430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/signext_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/signext_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext_tb " "Found entity 1: signext_tb" {  } { { "../Practico1/signext_tb.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/signext_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "../Practico1/signext.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970431 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile_tb.sv(96) " "Verilog HDL warning at regfile_tb.sv(96): extended using \"x\" or \"z\"" {  } { { "../Practico1/regfile_tb.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/regfile_tb.sv" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1663603970433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "../Practico1/regfile_tb.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/regfile_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Practico1/regfile.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../Practico1/mux2.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970436 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "maindec_tb.sv(49) " "Verilog HDL warning at maindec_tb.sv(49): extended using \"x\" or \"z\"" {  } { { "../Practico1/maindec_tb.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/maindec_tb.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1663603970437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/maindec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/maindec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec_tb " "Found entity 1: maindec_tb" {  } { { "../Practico1/maindec_tb.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/maindec_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "../Practico1/maindec.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970439 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imem_tb.sv(91) " "Verilog HDL warning at imem_tb.sv(91): extended using \"x\" or \"z\"" {  } { { "../Practico1/imem_tb.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/imem_tb.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1663603970440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "../Practico1/imem_tb.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/imem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../Practico1/imem.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "flopr_tb.sv(53) " "Verilog HDL warning at flopr_tb.sv(53): extended using \"x\" or \"z\"" {  } { { "../Practico1/flopr_tb.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/flopr_tb.sv" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1663603970443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/amparo/Escritorio/ArquiComputadoras/Practico1/flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/amparo/Escritorio/ArquiComputadoras/Practico1/flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "../Practico1/flopr_tb.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/flopr_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/writeback.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/processor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "processor_arm.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/processor_arm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603970449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603970449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "dmem.vhd" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/dmem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603971327 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/dmem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603971327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603971327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603971329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603971329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603971330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603971330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603971332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603971332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/aludec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663603971333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663603971333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_arm " "Elaborating entity \"processor_arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663603971441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "processor_arm.sv" "c" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/processor_arm.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:decPpal " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:decPpal\"" {  } { { "controller.sv" "decPpal" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:decAlu " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:decAlu\"" {  } { { "controller.sv" "decAlu" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/controller.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "processor_arm.sv" "dp" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/processor_arm.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch datapath:dp\|fetch:FETCH " "Elaborating entity \"fetch\" for hierarchy \"datapath:dp\|fetch:FETCH\"" {  } { { "datapath.sv" "FETCH" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|fetch:FETCH\|mux2:fetchmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|fetch:FETCH\|mux2:fetchmux\"" {  } { { "../Practico1/fetch.sv" "fetchmux" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/fetch.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|fetch:FETCH\|flopr:flopfetch " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|fetch:FETCH\|flopr:flopfetch\"" {  } { { "../Practico1/fetch.sv" "flopfetch" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/fetch.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|fetch:FETCH\|adder:adderfetch " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|fetch:FETCH\|adder:adderfetch\"" {  } { { "../Practico1/fetch.sv" "adderfetch" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/fetch.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode datapath:dp\|decode:DECODE " "Elaborating entity \"decode\" for hierarchy \"datapath:dp\|decode:DECODE\"" {  } { { "datapath.sv" "DECODE" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|decode:DECODE\|mux2:ra2mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|decode:DECODE\|mux2:ra2mux\"" {  } { { "decode.sv" "ra2mux" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/decode.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|decode:DECODE\|regfile:registers " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|decode:DECODE\|regfile:registers\"" {  } { { "decode.sv" "registers" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/decode.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|decode:DECODE\|signext:ext " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|decode:DECODE\|signext:ext\"" {  } { { "decode.sv" "ext" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/decode.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute datapath:dp\|execute:EXECUTE " "Elaborating entity \"execute\" for hierarchy \"datapath:dp\|execute:EXECUTE\"" {  } { { "datapath.sv" "EXECUTE" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/datapath.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|execute:EXECUTE\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|execute:EXECUTE\|alu:alu\"" {  } { { "../Practico1/execute.sv" "alu" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/execute.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 datapath:dp\|execute:EXECUTE\|sl2:shiftBR " "Elaborating entity \"sl2\" for hierarchy \"datapath:dp\|execute:EXECUTE\|sl2:shiftBR\"" {  } { { "../Practico1/execute.sv" "shiftBR" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/execute.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:dp\|memory:MEMORY " "Elaborating entity \"memory\" for hierarchy \"datapath:dp\|memory:MEMORY\"" {  } { { "datapath.sv" "MEMORY" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback datapath:dp\|writeback:WRITEBACK " "Elaborating entity \"writeback\" for hierarchy \"datapath:dp\|writeback:WRITEBACK\"" {  } { { "datapath.sv" "WRITEBACK" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/datapath.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instrMem " "Elaborating entity \"imem\" for hierarchy \"imem:instrMem\"" {  } { { "processor_arm.sv" "instrMem" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/processor_arm.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971631 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 imem.sv(7) " "Net \"ROM.data_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../Practico1/imem.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663603971636 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 imem.sv(7) " "Net \"ROM.waddr_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../Practico1/imem.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663603971637 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 imem.sv(7) " "Net \"ROM.we_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../Practico1/imem.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663603971637 "|processor_arm|imem:instrMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dataMem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dataMem\"" {  } { { "processor_arm.sv" "dataMem" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/processor_arm.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663603971642 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|decode:DECODE\|regfile:registers\|regs " "RAM logic \"datapath:dp\|decode:DECODE\|regfile:registers\|regs\" is uninferred due to asynchronous read logic" {  } { { "../Practico1/regfile.sv" "regs" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico1/regfile.sv" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1663603976030 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1663603976030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663604052693 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663604085021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663604089312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663604089312 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dump " "No output dependent on input pin \"dump\"" {  } { { "processor_arm.sv" "" { Text "/home/amparo/Escritorio/ArquiComputadoras/Practico2/processor_arm.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663604095915 "|processor_arm|dump"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1663604095915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12448 " "Implemented 12448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663604095916 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663604095916 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12316 " "Implemented 12316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663604095916 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663604095916 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/amparo/Escritorio/ArquiComputadoras/Practico2/output_files/PART2_SingleCycleProcessor.map.smsg " "Generated suppressed messages file /home/amparo/Escritorio/ArquiComputadoras/Practico2/output_files/PART2_SingleCycleProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663604095930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663604095966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 19 13:14:55 2022 " "Processing ended: Mon Sep 19 13:14:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663604095966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:37 " "Elapsed time: 00:02:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663604095966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663604095966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663604095966 ""}
