
Unit_car_central.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e50  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001104  08008020  08008020  00009020  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009124  08009124  0000b1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009124  08009124  0000a124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800912c  0800912c  0000b1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800912c  0800912c  0000a12c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009130  08009130  0000a130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08009134  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006cc  200001e8  0800931c  0000b1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008b4  0800931c  0000b8b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f53a  00000000  00000000  0000b218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002840  00000000  00000000  0001a752  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f68  00000000  00000000  0001cf98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bf4  00000000  00000000  0001df00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023992  00000000  00000000  0001eaf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013ff1  00000000  00000000  00042486  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d34f1  00000000  00000000  00056477  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00129968  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000512c  00000000  00000000  001299ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0012ead8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008008 	.word	0x08008008

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	08008008 	.word	0x08008008

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b08a      	sub	sp, #40	@ 0x28
 8000f18:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f1a:	f107 0314 	add.w	r3, r7, #20
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]
 8000f26:	60da      	str	r2, [r3, #12]
 8000f28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	613b      	str	r3, [r7, #16]
 8000f2e:	4b4c      	ldr	r3, [pc, #304]	@ (8001060 <MX_GPIO_Init+0x14c>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f32:	4a4b      	ldr	r2, [pc, #300]	@ (8001060 <MX_GPIO_Init+0x14c>)
 8000f34:	f043 0304 	orr.w	r3, r3, #4
 8000f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3a:	4b49      	ldr	r3, [pc, #292]	@ (8001060 <MX_GPIO_Init+0x14c>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	f003 0304 	and.w	r3, r3, #4
 8000f42:	613b      	str	r3, [r7, #16]
 8000f44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
 8000f4a:	4b45      	ldr	r3, [pc, #276]	@ (8001060 <MX_GPIO_Init+0x14c>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	4a44      	ldr	r2, [pc, #272]	@ (8001060 <MX_GPIO_Init+0x14c>)
 8000f50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f56:	4b42      	ldr	r3, [pc, #264]	@ (8001060 <MX_GPIO_Init+0x14c>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f62:	2300      	movs	r3, #0
 8000f64:	60bb      	str	r3, [r7, #8]
 8000f66:	4b3e      	ldr	r3, [pc, #248]	@ (8001060 <MX_GPIO_Init+0x14c>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	4a3d      	ldr	r2, [pc, #244]	@ (8001060 <MX_GPIO_Init+0x14c>)
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f72:	4b3b      	ldr	r3, [pc, #236]	@ (8001060 <MX_GPIO_Init+0x14c>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	60bb      	str	r3, [r7, #8]
 8000f7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	607b      	str	r3, [r7, #4]
 8000f82:	4b37      	ldr	r3, [pc, #220]	@ (8001060 <MX_GPIO_Init+0x14c>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f86:	4a36      	ldr	r2, [pc, #216]	@ (8001060 <MX_GPIO_Init+0x14c>)
 8000f88:	f043 0302 	orr.w	r3, r3, #2
 8000f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8e:	4b34      	ldr	r3, [pc, #208]	@ (8001060 <MX_GPIO_Init+0x14c>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	f003 0302 	and.w	r3, r3, #2
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2120      	movs	r1, #32
 8000f9e:	4831      	ldr	r0, [pc, #196]	@ (8001064 <MX_GPIO_Init+0x150>)
 8000fa0:	f001 fc54 	bl	800284c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	2130      	movs	r1, #48	@ 0x30
 8000fa8:	482f      	ldr	r0, [pc, #188]	@ (8001068 <MX_GPIO_Init+0x154>)
 8000faa:	f001 fc4f 	bl	800284c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fb4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000fb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4829      	ldr	r0, [pc, #164]	@ (800106c <MX_GPIO_Init+0x158>)
 8000fc6:	f001 fa95 	bl	80024f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000fca:	2320      	movs	r3, #32
 8000fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000fda:	f107 0314 	add.w	r3, r7, #20
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4820      	ldr	r0, [pc, #128]	@ (8001064 <MX_GPIO_Init+0x150>)
 8000fe2:	f001 fa87 	bl	80024f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000fea:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000fee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	481b      	ldr	r0, [pc, #108]	@ (8001068 <MX_GPIO_Init+0x154>)
 8000ffc:	f001 fa7a 	bl	80024f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001000:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001004:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001006:	2300      	movs	r3, #0
 8001008:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800100a:	2301      	movs	r3, #1
 800100c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4619      	mov	r1, r3
 8001014:	4815      	ldr	r0, [pc, #84]	@ (800106c <MX_GPIO_Init+0x158>)
 8001016:	f001 fa6d 	bl	80024f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800101a:	2330      	movs	r3, #48	@ 0x30
 800101c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101e:	2301      	movs	r3, #1
 8001020:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001026:	2300      	movs	r3, #0
 8001028:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102a:	f107 0314 	add.w	r3, r7, #20
 800102e:	4619      	mov	r1, r3
 8001030:	480d      	ldr	r0, [pc, #52]	@ (8001068 <MX_GPIO_Init+0x154>)
 8001032:	f001 fa5f 	bl	80024f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001036:	2200      	movs	r2, #0
 8001038:	2100      	movs	r1, #0
 800103a:	2006      	movs	r0, #6
 800103c:	f001 fa23 	bl	8002486 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001040:	2006      	movs	r0, #6
 8001042:	f001 fa3c 	bl	80024be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001046:	2200      	movs	r2, #0
 8001048:	2100      	movs	r1, #0
 800104a:	2007      	movs	r0, #7
 800104c:	f001 fa1b 	bl	8002486 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001050:	2007      	movs	r0, #7
 8001052:	f001 fa34 	bl	80024be <HAL_NVIC_EnableIRQ>

}
 8001056:	bf00      	nop
 8001058:	3728      	adds	r7, #40	@ 0x28
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40023800 	.word	0x40023800
 8001064:	40020000 	.word	0x40020000
 8001068:	40020400 	.word	0x40020400
 800106c:	40020800 	.word	0x40020800

08001070 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001074:	4b12      	ldr	r3, [pc, #72]	@ (80010c0 <MX_I2C2_Init+0x50>)
 8001076:	4a13      	ldr	r2, [pc, #76]	@ (80010c4 <MX_I2C2_Init+0x54>)
 8001078:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800107a:	4b11      	ldr	r3, [pc, #68]	@ (80010c0 <MX_I2C2_Init+0x50>)
 800107c:	4a12      	ldr	r2, [pc, #72]	@ (80010c8 <MX_I2C2_Init+0x58>)
 800107e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001080:	4b0f      	ldr	r3, [pc, #60]	@ (80010c0 <MX_I2C2_Init+0x50>)
 8001082:	2200      	movs	r2, #0
 8001084:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001086:	4b0e      	ldr	r3, [pc, #56]	@ (80010c0 <MX_I2C2_Init+0x50>)
 8001088:	2200      	movs	r2, #0
 800108a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800108c:	4b0c      	ldr	r3, [pc, #48]	@ (80010c0 <MX_I2C2_Init+0x50>)
 800108e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001092:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001094:	4b0a      	ldr	r3, [pc, #40]	@ (80010c0 <MX_I2C2_Init+0x50>)
 8001096:	2200      	movs	r2, #0
 8001098:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800109a:	4b09      	ldr	r3, [pc, #36]	@ (80010c0 <MX_I2C2_Init+0x50>)
 800109c:	2200      	movs	r2, #0
 800109e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010a0:	4b07      	ldr	r3, [pc, #28]	@ (80010c0 <MX_I2C2_Init+0x50>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010a6:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <MX_I2C2_Init+0x50>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80010ac:	4804      	ldr	r0, [pc, #16]	@ (80010c0 <MX_I2C2_Init+0x50>)
 80010ae:	f001 fbff 	bl	80028b0 <HAL_I2C_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80010b8:	f000 fa8e 	bl	80015d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000204 	.word	0x20000204
 80010c4:	40005800 	.word	0x40005800
 80010c8:	00061a80 	.word	0x00061a80

080010cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	@ 0x28
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 0314 	add.w	r3, r7, #20
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a29      	ldr	r2, [pc, #164]	@ (8001190 <HAL_I2C_MspInit+0xc4>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d14b      	bne.n	8001186 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	613b      	str	r3, [r7, #16]
 80010f2:	4b28      	ldr	r3, [pc, #160]	@ (8001194 <HAL_I2C_MspInit+0xc8>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f6:	4a27      	ldr	r2, [pc, #156]	@ (8001194 <HAL_I2C_MspInit+0xc8>)
 80010f8:	f043 0302 	orr.w	r3, r3, #2
 80010fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010fe:	4b25      	ldr	r3, [pc, #148]	@ (8001194 <HAL_I2C_MspInit+0xc8>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001102:	f003 0302 	and.w	r3, r3, #2
 8001106:	613b      	str	r3, [r7, #16]
 8001108:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	4b21      	ldr	r3, [pc, #132]	@ (8001194 <HAL_I2C_MspInit+0xc8>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	4a20      	ldr	r2, [pc, #128]	@ (8001194 <HAL_I2C_MspInit+0xc8>)
 8001114:	f043 0304 	orr.w	r3, r3, #4
 8001118:	6313      	str	r3, [r2, #48]	@ 0x30
 800111a:	4b1e      	ldr	r3, [pc, #120]	@ (8001194 <HAL_I2C_MspInit+0xc8>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f003 0304 	and.w	r3, r3, #4
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001126:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800112a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800112c:	2312      	movs	r3, #18
 800112e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001134:	2303      	movs	r3, #3
 8001136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001138:	2304      	movs	r3, #4
 800113a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	4619      	mov	r1, r3
 8001142:	4815      	ldr	r0, [pc, #84]	@ (8001198 <HAL_I2C_MspInit+0xcc>)
 8001144:	f001 f9d6 	bl	80024f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001148:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800114c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800114e:	2312      	movs	r3, #18
 8001150:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001156:	2303      	movs	r3, #3
 8001158:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800115a:	2304      	movs	r3, #4
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800115e:	f107 0314 	add.w	r3, r7, #20
 8001162:	4619      	mov	r1, r3
 8001164:	480d      	ldr	r0, [pc, #52]	@ (800119c <HAL_I2C_MspInit+0xd0>)
 8001166:	f001 f9c5 	bl	80024f4 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	60bb      	str	r3, [r7, #8]
 800116e:	4b09      	ldr	r3, [pc, #36]	@ (8001194 <HAL_I2C_MspInit+0xc8>)
 8001170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001172:	4a08      	ldr	r2, [pc, #32]	@ (8001194 <HAL_I2C_MspInit+0xc8>)
 8001174:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001178:	6413      	str	r3, [r2, #64]	@ 0x40
 800117a:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <HAL_I2C_MspInit+0xc8>)
 800117c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001182:	60bb      	str	r3, [r7, #8]
 8001184:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001186:	bf00      	nop
 8001188:	3728      	adds	r7, #40	@ 0x28
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40005800 	.word	0x40005800
 8001194:	40023800 	.word	0x40023800
 8001198:	40020400 	.word	0x40020400
 800119c:	40020800 	.word	0x40020800

080011a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08e      	sub	sp, #56	@ 0x38
 80011a4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011a6:	f001 f821 	bl	80021ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011aa:	f000 f8af 	bl	800130c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ae:	f7ff feb1 	bl	8000f14 <MX_GPIO_Init>
  MX_TIM3_Init();
 80011b2:	f000 fe69 	bl	8001e88 <MX_TIM3_Init>
  MX_TIM4_Init();
 80011b6:	f000 febb 	bl	8001f30 <MX_TIM4_Init>
  MX_I2C2_Init();
 80011ba:	f7ff ff59 	bl	8001070 <MX_I2C2_Init>
  MX_TIM2_Init();
 80011be:	f000 fe17 	bl	8001df0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 80011c2:	f000 fa0f 	bl	80015e4 <SSD1306_Init>

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80011c6:	213c      	movs	r1, #60	@ 0x3c
 80011c8:	4843      	ldr	r0, [pc, #268]	@ (80012d8 <main+0x138>)
 80011ca:	f003 f9e9 	bl	80045a0 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80011ce:	2108      	movs	r1, #8
 80011d0:	4842      	ldr	r0, [pc, #264]	@ (80012dc <main+0x13c>)
 80011d2:	f003 f877 	bl	80042c4 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 80011d6:	4842      	ldr	r0, [pc, #264]	@ (80012e0 <main+0x140>)
 80011d8:	f002 ffaa 	bl	8004130 <HAL_TIM_Base_Start_IT>

  //    
   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);  // in1 = 0
 80011dc:	2200      	movs	r2, #0
 80011de:	2110      	movs	r1, #16
 80011e0:	4840      	ldr	r0, [pc, #256]	@ (80012e4 <main+0x144>)
 80011e2:	f001 fb33 	bl	800284c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);    // in2 = 1
 80011e6:	2201      	movs	r2, #1
 80011e8:	2120      	movs	r1, #32
 80011ea:	483e      	ldr	r0, [pc, #248]	@ (80012e4 <main+0x144>)
 80011ec:	f001 fb2e 	bl	800284c <HAL_GPIO_WritePin>

   uint32_t prev_tick_main = HAL_GetTick();  //  tick 
 80011f0:	f001 f862 	bl	80022b8 <HAL_GetTick>
 80011f4:	62f8      	str	r0, [r7, #44]	@ 0x2c

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint32_t now = HAL_GetTick();
 80011f6:	f001 f85f 	bl	80022b8 <HAL_GetTick>
 80011fa:	62b8      	str	r0, [r7, #40]	@ 0x28
	      if (now - prev_tick_main >= 20)  // 20ms  
 80011fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80011fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	2b13      	cmp	r3, #19
 8001204:	d9f7      	bls.n	80011f6 <main+0x56>
	      {
	          prev_tick_main = now;  // tick 
 8001206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001208:	62fb      	str	r3, [r7, #44]	@ 0x2c

	          // 1)    
	          if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8) == GPIO_PIN_RESET)
 800120a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800120e:	4836      	ldr	r0, [pc, #216]	@ (80012e8 <main+0x148>)
 8001210:	f001 fb04 	bl	800281c <HAL_GPIO_ReadPin>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d10d      	bne.n	8001236 <main+0x96>
	          {
	              direction_switch = 0;
 800121a:	4b34      	ldr	r3, [pc, #208]	@ (80012ec <main+0x14c>)
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
	              HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);  // in1 = 0
 8001220:	2200      	movs	r2, #0
 8001222:	2110      	movs	r1, #16
 8001224:	482f      	ldr	r0, [pc, #188]	@ (80012e4 <main+0x144>)
 8001226:	f001 fb11 	bl	800284c <HAL_GPIO_WritePin>
	              HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);    // in2 = 1
 800122a:	2201      	movs	r2, #1
 800122c:	2120      	movs	r1, #32
 800122e:	482d      	ldr	r0, [pc, #180]	@ (80012e4 <main+0x144>)
 8001230:	f001 fb0c 	bl	800284c <HAL_GPIO_WritePin>
 8001234:	e014      	b.n	8001260 <main+0xc0>
	          }
	          else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9) == GPIO_PIN_RESET)
 8001236:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800123a:	482b      	ldr	r0, [pc, #172]	@ (80012e8 <main+0x148>)
 800123c:	f001 faee 	bl	800281c <HAL_GPIO_ReadPin>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d10c      	bne.n	8001260 <main+0xc0>
	          {
	              direction_switch = 1;
 8001246:	4b29      	ldr	r3, [pc, #164]	@ (80012ec <main+0x14c>)
 8001248:	2201      	movs	r2, #1
 800124a:	601a      	str	r2, [r3, #0]
	              HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);  // in1 = 1
 800124c:	2201      	movs	r2, #1
 800124e:	2110      	movs	r1, #16
 8001250:	4824      	ldr	r0, [pc, #144]	@ (80012e4 <main+0x144>)
 8001252:	f001 fafb 	bl	800284c <HAL_GPIO_WritePin>
	              HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);    // in2 = 0
 8001256:	2200      	movs	r2, #0
 8001258:	2120      	movs	r1, #32
 800125a:	4822      	ldr	r0, [pc, #136]	@ (80012e4 <main+0x144>)
 800125c:	f001 faf6 	bl	800284c <HAL_GPIO_WritePin>
	          }

	          // 2) OLED 
	          if (oled_update_flag)
 8001260:	4b23      	ldr	r3, [pc, #140]	@ (80012f0 <main+0x150>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	b2db      	uxtb	r3, r3
 8001266:	2b00      	cmp	r3, #0
 8001268:	d0c5      	beq.n	80011f6 <main+0x56>
	          {
	              oled_update_flag = 0;
 800126a:	4b21      	ldr	r3, [pc, #132]	@ (80012f0 <main+0x150>)
 800126c:	2200      	movs	r2, #0
 800126e:	701a      	strb	r2, [r3, #0]

	              char buffer1[20], buffer2[20];
	              snprintf(buffer1, sizeof(buffer1), "RPM: %.1f", motor_rpm);
 8001270:	4b20      	ldr	r3, [pc, #128]	@ (80012f4 <main+0x154>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff f987 	bl	8000588 <__aeabi_f2d>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	f107 0014 	add.w	r0, r7, #20
 8001282:	e9cd 2300 	strd	r2, r3, [sp]
 8001286:	4a1c      	ldr	r2, [pc, #112]	@ (80012f8 <main+0x158>)
 8001288:	2114      	movs	r1, #20
 800128a:	f004 fd77 	bl	8005d7c <sniprintf>
	              SSD1306_GotoXY(0, 20);
 800128e:	2114      	movs	r1, #20
 8001290:	2000      	movs	r0, #0
 8001292:	f000 fb11 	bl	80018b8 <SSD1306_GotoXY>
	              SSD1306_Puts(buffer1, &Font_11x18, 1);
 8001296:	f107 0314 	add.w	r3, r7, #20
 800129a:	2201      	movs	r2, #1
 800129c:	4917      	ldr	r1, [pc, #92]	@ (80012fc <main+0x15c>)
 800129e:	4618      	mov	r0, r3
 80012a0:	f000 fb9e 	bl	80019e0 <SSD1306_Puts>

	              snprintf(buffer2, sizeof(buffer2), "DIR: %s", direction_switch == 0 ? "FWD" : "REV");
 80012a4:	4b11      	ldr	r3, [pc, #68]	@ (80012ec <main+0x14c>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d101      	bne.n	80012b0 <main+0x110>
 80012ac:	4b14      	ldr	r3, [pc, #80]	@ (8001300 <main+0x160>)
 80012ae:	e000      	b.n	80012b2 <main+0x112>
 80012b0:	4b14      	ldr	r3, [pc, #80]	@ (8001304 <main+0x164>)
 80012b2:	4638      	mov	r0, r7
 80012b4:	4a14      	ldr	r2, [pc, #80]	@ (8001308 <main+0x168>)
 80012b6:	2114      	movs	r1, #20
 80012b8:	f004 fd60 	bl	8005d7c <sniprintf>
	              SSD1306_GotoXY(0, 40);
 80012bc:	2128      	movs	r1, #40	@ 0x28
 80012be:	2000      	movs	r0, #0
 80012c0:	f000 fafa 	bl	80018b8 <SSD1306_GotoXY>
	              SSD1306_Puts(buffer2, &Font_11x18, 1);
 80012c4:	463b      	mov	r3, r7
 80012c6:	2201      	movs	r2, #1
 80012c8:	490c      	ldr	r1, [pc, #48]	@ (80012fc <main+0x15c>)
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 fb88 	bl	80019e0 <SSD1306_Puts>
	              SSD1306_UpdateScreen();
 80012d0:	f000 fa4c 	bl	800176c <SSD1306_UpdateScreen>
  {
 80012d4:	e78f      	b.n	80011f6 <main+0x56>
 80012d6:	bf00      	nop
 80012d8:	200006d4 	.word	0x200006d4
 80012dc:	2000071c 	.word	0x2000071c
 80012e0:	2000068c 	.word	0x2000068c
 80012e4:	40020400 	.word	0x40020400
 80012e8:	40020800 	.word	0x40020800
 80012ec:	20000278 	.word	0x20000278
 80012f0:	2000027c 	.word	0x2000027c
 80012f4:	2000025c 	.word	0x2000025c
 80012f8:	08008020 	.word	0x08008020
 80012fc:	20000000 	.word	0x20000000
 8001300:	0800802c 	.word	0x0800802c
 8001304:	08008030 	.word	0x08008030
 8001308:	08008034 	.word	0x08008034

0800130c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b094      	sub	sp, #80	@ 0x50
 8001310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001312:	f107 031c 	add.w	r3, r7, #28
 8001316:	2234      	movs	r2, #52	@ 0x34
 8001318:	2100      	movs	r1, #0
 800131a:	4618      	mov	r0, r3
 800131c:	f004 fda7 	bl	8005e6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001320:	f107 0308 	add.w	r3, r7, #8
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001330:	2300      	movs	r3, #0
 8001332:	607b      	str	r3, [r7, #4]
 8001334:	4b2c      	ldr	r3, [pc, #176]	@ (80013e8 <SystemClock_Config+0xdc>)
 8001336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001338:	4a2b      	ldr	r2, [pc, #172]	@ (80013e8 <SystemClock_Config+0xdc>)
 800133a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800133e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001340:	4b29      	ldr	r3, [pc, #164]	@ (80013e8 <SystemClock_Config+0xdc>)
 8001342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001344:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001348:	607b      	str	r3, [r7, #4]
 800134a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800134c:	2300      	movs	r3, #0
 800134e:	603b      	str	r3, [r7, #0]
 8001350:	4b26      	ldr	r3, [pc, #152]	@ (80013ec <SystemClock_Config+0xe0>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a25      	ldr	r2, [pc, #148]	@ (80013ec <SystemClock_Config+0xe0>)
 8001356:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800135a:	6013      	str	r3, [r2, #0]
 800135c:	4b23      	ldr	r3, [pc, #140]	@ (80013ec <SystemClock_Config+0xe0>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001364:	603b      	str	r3, [r7, #0]
 8001366:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001368:	2302      	movs	r3, #2
 800136a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800136c:	2301      	movs	r3, #1
 800136e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001370:	2310      	movs	r3, #16
 8001372:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001374:	2302      	movs	r3, #2
 8001376:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001378:	2300      	movs	r3, #0
 800137a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800137c:	2308      	movs	r3, #8
 800137e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001380:	23b4      	movs	r3, #180	@ 0xb4
 8001382:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001384:	2302      	movs	r3, #2
 8001386:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001388:	2302      	movs	r3, #2
 800138a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800138c:	2302      	movs	r3, #2
 800138e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001390:	f107 031c 	add.w	r3, r7, #28
 8001394:	4618      	mov	r0, r3
 8001396:	f002 fbdd 	bl	8003b54 <HAL_RCC_OscConfig>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80013a0:	f000 f91a 	bl	80015d8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80013a4:	f002 f850 	bl	8003448 <HAL_PWREx_EnableOverDrive>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80013ae:	f000 f913 	bl	80015d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013b2:	230f      	movs	r3, #15
 80013b4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013b6:	2302      	movs	r3, #2
 80013b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013be:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80013c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013c8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013ca:	f107 0308 	add.w	r3, r7, #8
 80013ce:	2105      	movs	r1, #5
 80013d0:	4618      	mov	r0, r3
 80013d2:	f002 f889 	bl	80034e8 <HAL_RCC_ClockConfig>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80013dc:	f000 f8fc 	bl	80015d8 <Error_Handler>
  }
}
 80013e0:	bf00      	nop
 80013e2:	3750      	adds	r7, #80	@ 0x50
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40023800 	.word	0x40023800
 80013ec:	40007000 	.word	0x40007000

080013f0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	80fb      	strh	r3, [r7, #6]
    uint32_t now = HAL_GetTick();
 80013fa:	f000 ff5d 	bl	80022b8 <HAL_GetTick>
 80013fe:	60f8      	str	r0, [r7, #12]

    if (GPIO_Pin == GPIO_PIN_0)  // Accel (PB0)
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d117      	bne.n	8001436 <HAL_GPIO_EXTI_Callback+0x46>
    {
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET)
 8001406:	2101      	movs	r1, #1
 8001408:	481a      	ldr	r0, [pc, #104]	@ (8001474 <HAL_GPIO_EXTI_Callback+0x84>)
 800140a:	f001 fa07 	bl	800281c <HAL_GPIO_ReadPin>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d109      	bne.n	8001428 <HAL_GPIO_EXTI_Callback+0x38>
        {
            //   (),    
            accel_pressed = 1;
 8001414:	4b18      	ldr	r3, [pc, #96]	@ (8001478 <HAL_GPIO_EXTI_Callback+0x88>)
 8001416:	2201      	movs	r2, #1
 8001418:	701a      	strb	r2, [r3, #0]
            accel_count = 0;
 800141a:	4b18      	ldr	r3, [pc, #96]	@ (800147c <HAL_GPIO_EXTI_Callback+0x8c>)
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
            prev_tick_accel = now;
 8001420:	4a17      	ldr	r2, [pc, #92]	@ (8001480 <HAL_GPIO_EXTI_Callback+0x90>)
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	6013      	str	r3, [r2, #0]
            brake_pressed = 0;
            prev_tick_brake = now;
        }
    }

}
 8001426:	e020      	b.n	800146a <HAL_GPIO_EXTI_Callback+0x7a>
            accel_pressed = 0;
 8001428:	4b13      	ldr	r3, [pc, #76]	@ (8001478 <HAL_GPIO_EXTI_Callback+0x88>)
 800142a:	2200      	movs	r2, #0
 800142c:	701a      	strb	r2, [r3, #0]
            prev_tick_accel = now;
 800142e:	4a14      	ldr	r2, [pc, #80]	@ (8001480 <HAL_GPIO_EXTI_Callback+0x90>)
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	6013      	str	r3, [r2, #0]
}
 8001434:	e019      	b.n	800146a <HAL_GPIO_EXTI_Callback+0x7a>
    else if (GPIO_Pin == GPIO_PIN_1)  // Brake  (PB1)
 8001436:	88fb      	ldrh	r3, [r7, #6]
 8001438:	2b02      	cmp	r3, #2
 800143a:	d116      	bne.n	800146a <HAL_GPIO_EXTI_Callback+0x7a>
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == GPIO_PIN_RESET)
 800143c:	2102      	movs	r1, #2
 800143e:	480d      	ldr	r0, [pc, #52]	@ (8001474 <HAL_GPIO_EXTI_Callback+0x84>)
 8001440:	f001 f9ec 	bl	800281c <HAL_GPIO_ReadPin>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d109      	bne.n	800145e <HAL_GPIO_EXTI_Callback+0x6e>
            brake_pressed = 1;
 800144a:	4b0e      	ldr	r3, [pc, #56]	@ (8001484 <HAL_GPIO_EXTI_Callback+0x94>)
 800144c:	2201      	movs	r2, #1
 800144e:	701a      	strb	r2, [r3, #0]
            brake_count = 0;
 8001450:	4b0d      	ldr	r3, [pc, #52]	@ (8001488 <HAL_GPIO_EXTI_Callback+0x98>)
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]
            prev_tick_brake = now;
 8001456:	4a0d      	ldr	r2, [pc, #52]	@ (800148c <HAL_GPIO_EXTI_Callback+0x9c>)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	6013      	str	r3, [r2, #0]
}
 800145c:	e005      	b.n	800146a <HAL_GPIO_EXTI_Callback+0x7a>
            brake_pressed = 0;
 800145e:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <HAL_GPIO_EXTI_Callback+0x94>)
 8001460:	2200      	movs	r2, #0
 8001462:	701a      	strb	r2, [r3, #0]
            prev_tick_brake = now;
 8001464:	4a09      	ldr	r2, [pc, #36]	@ (800148c <HAL_GPIO_EXTI_Callback+0x9c>)
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	6013      	str	r3, [r2, #0]
}
 800146a:	bf00      	nop
 800146c:	3710      	adds	r7, #16
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40020400 	.word	0x40020400
 8001478:	20000260 	.word	0x20000260
 800147c:	20000264 	.word	0x20000264
 8001480:	2000026c 	.word	0x2000026c
 8001484:	20000261 	.word	0x20000261
 8001488:	20000268 	.word	0x20000268
 800148c:	20000270 	.word	0x20000270

08001490 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001490:	b480      	push	{r7}
 8001492:	b085      	sub	sp, #20
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
	if (brake_pressed) //brake     brake 
 8001498:	4b3f      	ldr	r3, [pc, #252]	@ (8001598 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d006      	beq.n	80014ae <HAL_TIM_PeriodElapsedCallback+0x1e>
		duty -= brake_step;
 80014a0:	4b3e      	ldr	r3, [pc, #248]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	4b3e      	ldr	r3, [pc, #248]	@ (80015a0 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	4a3c      	ldr	r2, [pc, #240]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80014ac:	6013      	str	r3, [r2, #0]


	if (htim->Instance == TIM2)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014b6:	d169      	bne.n	800158c <HAL_TIM_PeriodElapsedCallback+0xfc>
	    {
			// 1) RPM 
			int16_t enc = (int16_t)__HAL_TIM_GET_COUNTER(&htim3);
 80014b8:	4b3a      	ldr	r3, [pc, #232]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014be:	81fb      	strh	r3, [r7, #14]
			int32_t delta = (int16_t)(enc - last_encoder);
 80014c0:	89fa      	ldrh	r2, [r7, #14]
 80014c2:	4b39      	ldr	r3, [pc, #228]	@ (80015a8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80014c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	60bb      	str	r3, [r7, #8]
			last_encoder = enc;
 80014d2:	4a35      	ldr	r2, [pc, #212]	@ (80015a8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80014d4:	89fb      	ldrh	r3, [r7, #14]
 80014d6:	8013      	strh	r3, [r2, #0]

			motor_rpm = ((float)delta / TICKS_PER_REV) * 50.0f * 60.0f;
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	ee07 3a90 	vmov	s15, r3
 80014de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014e2:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80015ac <HAL_TIM_PeriodElapsedCallback+0x11c>
 80014e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014ea:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80015b0 <HAL_TIM_PeriodElapsedCallback+0x120>
 80014ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014f2:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80015b4 <HAL_TIM_PeriodElapsedCallback+0x124>
 80014f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014fa:	4b2f      	ldr	r3, [pc, #188]	@ (80015b8 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80014fc:	edc3 7a00 	vstr	s15, [r3]
			//  20ms 1 50   50 60  

	        // 2)    
	        if (accel_pressed) accel_count++;
 8001500:	4b2e      	ldr	r3, [pc, #184]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d004      	beq.n	8001512 <HAL_TIM_PeriodElapsedCallback+0x82>
 8001508:	4b2d      	ldr	r3, [pc, #180]	@ (80015c0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	3301      	adds	r3, #1
 800150e:	4a2c      	ldr	r2, [pc, #176]	@ (80015c0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001510:	6013      	str	r3, [r2, #0]
	        if (brake_pressed) brake_count++;
 8001512:	4b21      	ldr	r3, [pc, #132]	@ (8001598 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d004      	beq.n	8001524 <HAL_TIM_PeriodElapsedCallback+0x94>
 800151a:	4b2a      	ldr	r3, [pc, #168]	@ (80015c4 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	3301      	adds	r3, #1
 8001520:	4a28      	ldr	r2, [pc, #160]	@ (80015c4 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001522:	6013      	str	r3, [r2, #0]

	        // 3) PWM duty 
	        if (accel_pressed)
 8001524:	4b25      	ldr	r3, [pc, #148]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d00f      	beq.n	800154c <HAL_TIM_PeriodElapsedCallback+0xbc>
	        {
	        	if (duty ==0) duty = 200; // deadzone   
 800152c:	4b1b      	ldr	r3, [pc, #108]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d103      	bne.n	800153c <HAL_TIM_PeriodElapsedCallback+0xac>
 8001534:	4b19      	ldr	r3, [pc, #100]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001536:	22c8      	movs	r2, #200	@ 0xc8
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	e00e      	b.n	800155a <HAL_TIM_PeriodElapsedCallback+0xca>
	        	else duty += accel_step;
 800153c:	4b17      	ldr	r3, [pc, #92]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	4b21      	ldr	r3, [pc, #132]	@ (80015c8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4413      	add	r3, r2
 8001546:	4a15      	ldr	r2, [pc, #84]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001548:	6013      	str	r3, [r2, #0]
 800154a:	e006      	b.n	800155a <HAL_TIM_PeriodElapsedCallback+0xca>
	        }
	        else
	        {
	        	duty -= accel_step;
 800154c:	4b13      	ldr	r3, [pc, #76]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	4b1d      	ldr	r3, [pc, #116]	@ (80015c8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	4a11      	ldr	r2, [pc, #68]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001558:	6013      	str	r3, [r2, #0]
	        }

	        // 4) duty   (  max  )
			if (duty < 0) duty = 0;
 800155a:	4b10      	ldr	r3, [pc, #64]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2b00      	cmp	r3, #0
 8001560:	da02      	bge.n	8001568 <HAL_TIM_PeriodElapsedCallback+0xd8>
 8001562:	4b0e      	ldr	r3, [pc, #56]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
			if (duty > max_duty) duty = max_duty;
 8001568:	4b0c      	ldr	r3, [pc, #48]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	4b17      	ldr	r3, [pc, #92]	@ (80015cc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	429a      	cmp	r2, r3
 8001572:	dd03      	ble.n	800157c <HAL_TIM_PeriodElapsedCallback+0xec>
 8001574:	4b15      	ldr	r3, [pc, #84]	@ (80015cc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a08      	ldr	r2, [pc, #32]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800157a:	6013      	str	r3, [r2, #0]

	        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, duty);
 800157c:	4b07      	ldr	r3, [pc, #28]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4b13      	ldr	r3, [pc, #76]	@ (80015d0 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	63da      	str	r2, [r3, #60]	@ 0x3c

	        // flag
	        oled_update_flag = 1;  // OLED   
 8001586:	4b13      	ldr	r3, [pc, #76]	@ (80015d4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001588:	2201      	movs	r2, #1
 800158a:	701a      	strb	r2, [r3, #0]

	      }

}
 800158c:	bf00      	nop
 800158e:	3714      	adds	r7, #20
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	20000261 	.word	0x20000261
 800159c:	20000274 	.word	0x20000274
 80015a0:	2000000c 	.word	0x2000000c
 80015a4:	200006d4 	.word	0x200006d4
 80015a8:	20000258 	.word	0x20000258
 80015ac:	446a4ccc 	.word	0x446a4ccc
 80015b0:	42480000 	.word	0x42480000
 80015b4:	42700000 	.word	0x42700000
 80015b8:	2000025c 	.word	0x2000025c
 80015bc:	20000260 	.word	0x20000260
 80015c0:	20000264 	.word	0x20000264
 80015c4:	20000268 	.word	0x20000268
 80015c8:	20000008 	.word	0x20000008
 80015cc:	20000010 	.word	0x20000010
 80015d0:	2000071c 	.word	0x2000071c
 80015d4:	2000027c 	.word	0x2000027c

080015d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015dc:	b672      	cpsid	i
}
 80015de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <Error_Handler+0x8>

080015e4 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80015ea:	f000 fa1f 	bl	8001a2c <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c2, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80015ee:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80015f2:	2201      	movs	r2, #1
 80015f4:	2178      	movs	r1, #120	@ 0x78
 80015f6:	485b      	ldr	r0, [pc, #364]	@ (8001764 <SSD1306_Init+0x180>)
 80015f8:	f001 fb9c 	bl	8002d34 <HAL_I2C_IsDeviceReady>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001602:	2300      	movs	r3, #0
 8001604:	e0a9      	b.n	800175a <SSD1306_Init+0x176>

	}

	/* A little delay */
	uint32_t p = 2500;
 8001606:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800160a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800160c:	e002      	b.n	8001614 <SSD1306_Init+0x30>
		p--;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	3b01      	subs	r3, #1
 8001612:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d1f9      	bne.n	800160e <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800161a:	22ae      	movs	r2, #174	@ 0xae
 800161c:	2100      	movs	r1, #0
 800161e:	2078      	movs	r0, #120	@ 0x78
 8001620:	f000 fa80 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001624:	2220      	movs	r2, #32
 8001626:	2100      	movs	r1, #0
 8001628:	2078      	movs	r0, #120	@ 0x78
 800162a:	f000 fa7b 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800162e:	2210      	movs	r2, #16
 8001630:	2100      	movs	r1, #0
 8001632:	2078      	movs	r0, #120	@ 0x78
 8001634:	f000 fa76 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001638:	22b0      	movs	r2, #176	@ 0xb0
 800163a:	2100      	movs	r1, #0
 800163c:	2078      	movs	r0, #120	@ 0x78
 800163e:	f000 fa71 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001642:	22c8      	movs	r2, #200	@ 0xc8
 8001644:	2100      	movs	r1, #0
 8001646:	2078      	movs	r0, #120	@ 0x78
 8001648:	f000 fa6c 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800164c:	2200      	movs	r2, #0
 800164e:	2100      	movs	r1, #0
 8001650:	2078      	movs	r0, #120	@ 0x78
 8001652:	f000 fa67 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001656:	2210      	movs	r2, #16
 8001658:	2100      	movs	r1, #0
 800165a:	2078      	movs	r0, #120	@ 0x78
 800165c:	f000 fa62 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001660:	2240      	movs	r2, #64	@ 0x40
 8001662:	2100      	movs	r1, #0
 8001664:	2078      	movs	r0, #120	@ 0x78
 8001666:	f000 fa5d 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800166a:	2281      	movs	r2, #129	@ 0x81
 800166c:	2100      	movs	r1, #0
 800166e:	2078      	movs	r0, #120	@ 0x78
 8001670:	f000 fa58 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001674:	22ff      	movs	r2, #255	@ 0xff
 8001676:	2100      	movs	r1, #0
 8001678:	2078      	movs	r0, #120	@ 0x78
 800167a:	f000 fa53 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800167e:	22a1      	movs	r2, #161	@ 0xa1
 8001680:	2100      	movs	r1, #0
 8001682:	2078      	movs	r0, #120	@ 0x78
 8001684:	f000 fa4e 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001688:	22a6      	movs	r2, #166	@ 0xa6
 800168a:	2100      	movs	r1, #0
 800168c:	2078      	movs	r0, #120	@ 0x78
 800168e:	f000 fa49 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001692:	22a8      	movs	r2, #168	@ 0xa8
 8001694:	2100      	movs	r1, #0
 8001696:	2078      	movs	r0, #120	@ 0x78
 8001698:	f000 fa44 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 800169c:	223f      	movs	r2, #63	@ 0x3f
 800169e:	2100      	movs	r1, #0
 80016a0:	2078      	movs	r0, #120	@ 0x78
 80016a2:	f000 fa3f 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80016a6:	22a4      	movs	r2, #164	@ 0xa4
 80016a8:	2100      	movs	r1, #0
 80016aa:	2078      	movs	r0, #120	@ 0x78
 80016ac:	f000 fa3a 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80016b0:	22d3      	movs	r2, #211	@ 0xd3
 80016b2:	2100      	movs	r1, #0
 80016b4:	2078      	movs	r0, #120	@ 0x78
 80016b6:	f000 fa35 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80016ba:	2200      	movs	r2, #0
 80016bc:	2100      	movs	r1, #0
 80016be:	2078      	movs	r0, #120	@ 0x78
 80016c0:	f000 fa30 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80016c4:	22d5      	movs	r2, #213	@ 0xd5
 80016c6:	2100      	movs	r1, #0
 80016c8:	2078      	movs	r0, #120	@ 0x78
 80016ca:	f000 fa2b 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80016ce:	22f0      	movs	r2, #240	@ 0xf0
 80016d0:	2100      	movs	r1, #0
 80016d2:	2078      	movs	r0, #120	@ 0x78
 80016d4:	f000 fa26 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80016d8:	22d9      	movs	r2, #217	@ 0xd9
 80016da:	2100      	movs	r1, #0
 80016dc:	2078      	movs	r0, #120	@ 0x78
 80016de:	f000 fa21 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80016e2:	2222      	movs	r2, #34	@ 0x22
 80016e4:	2100      	movs	r1, #0
 80016e6:	2078      	movs	r0, #120	@ 0x78
 80016e8:	f000 fa1c 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80016ec:	22da      	movs	r2, #218	@ 0xda
 80016ee:	2100      	movs	r1, #0
 80016f0:	2078      	movs	r0, #120	@ 0x78
 80016f2:	f000 fa17 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80016f6:	2212      	movs	r2, #18
 80016f8:	2100      	movs	r1, #0
 80016fa:	2078      	movs	r0, #120	@ 0x78
 80016fc:	f000 fa12 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001700:	22db      	movs	r2, #219	@ 0xdb
 8001702:	2100      	movs	r1, #0
 8001704:	2078      	movs	r0, #120	@ 0x78
 8001706:	f000 fa0d 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800170a:	2220      	movs	r2, #32
 800170c:	2100      	movs	r1, #0
 800170e:	2078      	movs	r0, #120	@ 0x78
 8001710:	f000 fa08 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001714:	228d      	movs	r2, #141	@ 0x8d
 8001716:	2100      	movs	r1, #0
 8001718:	2078      	movs	r0, #120	@ 0x78
 800171a:	f000 fa03 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800171e:	2214      	movs	r2, #20
 8001720:	2100      	movs	r1, #0
 8001722:	2078      	movs	r0, #120	@ 0x78
 8001724:	f000 f9fe 	bl	8001b24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001728:	22af      	movs	r2, #175	@ 0xaf
 800172a:	2100      	movs	r1, #0
 800172c:	2078      	movs	r0, #120	@ 0x78
 800172e:	f000 f9f9 	bl	8001b24 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001732:	222e      	movs	r2, #46	@ 0x2e
 8001734:	2100      	movs	r1, #0
 8001736:	2078      	movs	r0, #120	@ 0x78
 8001738:	f000 f9f4 	bl	8001b24 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800173c:	2000      	movs	r0, #0
 800173e:	f000 f843 	bl	80017c8 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001742:	f000 f813 	bl	800176c <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8001746:	4b08      	ldr	r3, [pc, #32]	@ (8001768 <SSD1306_Init+0x184>)
 8001748:	2200      	movs	r2, #0
 800174a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800174c:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <SSD1306_Init+0x184>)
 800174e:	2200      	movs	r2, #0
 8001750:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001752:	4b05      	ldr	r3, [pc, #20]	@ (8001768 <SSD1306_Init+0x184>)
 8001754:	2201      	movs	r2, #1
 8001756:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8001758:	2301      	movs	r3, #1
}
 800175a:	4618      	mov	r0, r3
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000204 	.word	0x20000204
 8001768:	20000680 	.word	0x20000680

0800176c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8001772:	2300      	movs	r3, #0
 8001774:	71fb      	strb	r3, [r7, #7]
 8001776:	e01d      	b.n	80017b4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001778:	79fb      	ldrb	r3, [r7, #7]
 800177a:	3b50      	subs	r3, #80	@ 0x50
 800177c:	b2db      	uxtb	r3, r3
 800177e:	461a      	mov	r2, r3
 8001780:	2100      	movs	r1, #0
 8001782:	2078      	movs	r0, #120	@ 0x78
 8001784:	f000 f9ce 	bl	8001b24 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001788:	2200      	movs	r2, #0
 800178a:	2100      	movs	r1, #0
 800178c:	2078      	movs	r0, #120	@ 0x78
 800178e:	f000 f9c9 	bl	8001b24 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001792:	2210      	movs	r2, #16
 8001794:	2100      	movs	r1, #0
 8001796:	2078      	movs	r0, #120	@ 0x78
 8001798:	f000 f9c4 	bl	8001b24 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 800179c:	79fb      	ldrb	r3, [r7, #7]
 800179e:	01db      	lsls	r3, r3, #7
 80017a0:	4a08      	ldr	r2, [pc, #32]	@ (80017c4 <SSD1306_UpdateScreen+0x58>)
 80017a2:	441a      	add	r2, r3
 80017a4:	2380      	movs	r3, #128	@ 0x80
 80017a6:	2140      	movs	r1, #64	@ 0x40
 80017a8:	2078      	movs	r0, #120	@ 0x78
 80017aa:	f000 f955 	bl	8001a58 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	3301      	adds	r3, #1
 80017b2:	71fb      	strb	r3, [r7, #7]
 80017b4:	79fb      	ldrb	r3, [r7, #7]
 80017b6:	2b07      	cmp	r3, #7
 80017b8:	d9de      	bls.n	8001778 <SSD1306_UpdateScreen+0xc>
	}
}
 80017ba:	bf00      	nop
 80017bc:	bf00      	nop
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20000280 	.word	0x20000280

080017c8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <SSD1306_Fill+0x14>
 80017d8:	2300      	movs	r3, #0
 80017da:	e000      	b.n	80017de <SSD1306_Fill+0x16>
 80017dc:	23ff      	movs	r3, #255	@ 0xff
 80017de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017e2:	4619      	mov	r1, r3
 80017e4:	4803      	ldr	r0, [pc, #12]	@ (80017f4 <SSD1306_Fill+0x2c>)
 80017e6:	f004 fb42 	bl	8005e6e <memset>
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20000280 	.word	0x20000280

080017f8 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	80fb      	strh	r3, [r7, #6]
 8001802:	460b      	mov	r3, r1
 8001804:	80bb      	strh	r3, [r7, #4]
 8001806:	4613      	mov	r3, r2
 8001808:	70fb      	strb	r3, [r7, #3]
	if (
 800180a:	88fb      	ldrh	r3, [r7, #6]
 800180c:	2b7f      	cmp	r3, #127	@ 0x7f
 800180e:	d848      	bhi.n	80018a2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001810:	88bb      	ldrh	r3, [r7, #4]
 8001812:	2b3f      	cmp	r3, #63	@ 0x3f
 8001814:	d845      	bhi.n	80018a2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001816:	4b26      	ldr	r3, [pc, #152]	@ (80018b0 <SSD1306_DrawPixel+0xb8>)
 8001818:	791b      	ldrb	r3, [r3, #4]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d006      	beq.n	800182c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800181e:	78fb      	ldrb	r3, [r7, #3]
 8001820:	2b00      	cmp	r3, #0
 8001822:	bf0c      	ite	eq
 8001824:	2301      	moveq	r3, #1
 8001826:	2300      	movne	r3, #0
 8001828:	b2db      	uxtb	r3, r3
 800182a:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 800182c:	78fb      	ldrb	r3, [r7, #3]
 800182e:	2b01      	cmp	r3, #1
 8001830:	d11a      	bne.n	8001868 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001832:	88fa      	ldrh	r2, [r7, #6]
 8001834:	88bb      	ldrh	r3, [r7, #4]
 8001836:	08db      	lsrs	r3, r3, #3
 8001838:	b298      	uxth	r0, r3
 800183a:	4603      	mov	r3, r0
 800183c:	01db      	lsls	r3, r3, #7
 800183e:	4413      	add	r3, r2
 8001840:	4a1c      	ldr	r2, [pc, #112]	@ (80018b4 <SSD1306_DrawPixel+0xbc>)
 8001842:	5cd3      	ldrb	r3, [r2, r3]
 8001844:	b25a      	sxtb	r2, r3
 8001846:	88bb      	ldrh	r3, [r7, #4]
 8001848:	f003 0307 	and.w	r3, r3, #7
 800184c:	2101      	movs	r1, #1
 800184e:	fa01 f303 	lsl.w	r3, r1, r3
 8001852:	b25b      	sxtb	r3, r3
 8001854:	4313      	orrs	r3, r2
 8001856:	b259      	sxtb	r1, r3
 8001858:	88fa      	ldrh	r2, [r7, #6]
 800185a:	4603      	mov	r3, r0
 800185c:	01db      	lsls	r3, r3, #7
 800185e:	4413      	add	r3, r2
 8001860:	b2c9      	uxtb	r1, r1
 8001862:	4a14      	ldr	r2, [pc, #80]	@ (80018b4 <SSD1306_DrawPixel+0xbc>)
 8001864:	54d1      	strb	r1, [r2, r3]
 8001866:	e01d      	b.n	80018a4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001868:	88fa      	ldrh	r2, [r7, #6]
 800186a:	88bb      	ldrh	r3, [r7, #4]
 800186c:	08db      	lsrs	r3, r3, #3
 800186e:	b298      	uxth	r0, r3
 8001870:	4603      	mov	r3, r0
 8001872:	01db      	lsls	r3, r3, #7
 8001874:	4413      	add	r3, r2
 8001876:	4a0f      	ldr	r2, [pc, #60]	@ (80018b4 <SSD1306_DrawPixel+0xbc>)
 8001878:	5cd3      	ldrb	r3, [r2, r3]
 800187a:	b25a      	sxtb	r2, r3
 800187c:	88bb      	ldrh	r3, [r7, #4]
 800187e:	f003 0307 	and.w	r3, r3, #7
 8001882:	2101      	movs	r1, #1
 8001884:	fa01 f303 	lsl.w	r3, r1, r3
 8001888:	b25b      	sxtb	r3, r3
 800188a:	43db      	mvns	r3, r3
 800188c:	b25b      	sxtb	r3, r3
 800188e:	4013      	ands	r3, r2
 8001890:	b259      	sxtb	r1, r3
 8001892:	88fa      	ldrh	r2, [r7, #6]
 8001894:	4603      	mov	r3, r0
 8001896:	01db      	lsls	r3, r3, #7
 8001898:	4413      	add	r3, r2
 800189a:	b2c9      	uxtb	r1, r1
 800189c:	4a05      	ldr	r2, [pc, #20]	@ (80018b4 <SSD1306_DrawPixel+0xbc>)
 800189e:	54d1      	strb	r1, [r2, r3]
 80018a0:	e000      	b.n	80018a4 <SSD1306_DrawPixel+0xac>
		return;
 80018a2:	bf00      	nop
	}
}
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	20000680 	.word	0x20000680
 80018b4:	20000280 	.word	0x20000280

080018b8 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4603      	mov	r3, r0
 80018c0:	460a      	mov	r2, r1
 80018c2:	80fb      	strh	r3, [r7, #6]
 80018c4:	4613      	mov	r3, r2
 80018c6:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80018c8:	4a05      	ldr	r2, [pc, #20]	@ (80018e0 <SSD1306_GotoXY+0x28>)
 80018ca:	88fb      	ldrh	r3, [r7, #6]
 80018cc:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80018ce:	4a04      	ldr	r2, [pc, #16]	@ (80018e0 <SSD1306_GotoXY+0x28>)
 80018d0:	88bb      	ldrh	r3, [r7, #4]
 80018d2:	8053      	strh	r3, [r2, #2]
}
 80018d4:	bf00      	nop
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr
 80018e0:	20000680 	.word	0x20000680

080018e4 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	6039      	str	r1, [r7, #0]
 80018ee:	71fb      	strb	r3, [r7, #7]
 80018f0:	4613      	mov	r3, r2
 80018f2:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80018f4:	4b39      	ldr	r3, [pc, #228]	@ (80019dc <SSD1306_Putc+0xf8>)
 80018f6:	881b      	ldrh	r3, [r3, #0]
 80018f8:	461a      	mov	r2, r3
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	4413      	add	r3, r2
	if (
 8001900:	2b7f      	cmp	r3, #127	@ 0x7f
 8001902:	dc07      	bgt.n	8001914 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001904:	4b35      	ldr	r3, [pc, #212]	@ (80019dc <SSD1306_Putc+0xf8>)
 8001906:	885b      	ldrh	r3, [r3, #2]
 8001908:	461a      	mov	r2, r3
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	785b      	ldrb	r3, [r3, #1]
 800190e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001910:	2b3f      	cmp	r3, #63	@ 0x3f
 8001912:	dd01      	ble.n	8001918 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001914:	2300      	movs	r3, #0
 8001916:	e05d      	b.n	80019d4 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	e04b      	b.n	80019b6 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685a      	ldr	r2, [r3, #4]
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	3b20      	subs	r3, #32
 8001926:	6839      	ldr	r1, [r7, #0]
 8001928:	7849      	ldrb	r1, [r1, #1]
 800192a:	fb01 f303 	mul.w	r3, r1, r3
 800192e:	4619      	mov	r1, r3
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	440b      	add	r3, r1
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	4413      	add	r3, r2
 8001938:	881b      	ldrh	r3, [r3, #0]
 800193a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800193c:	2300      	movs	r3, #0
 800193e:	613b      	str	r3, [r7, #16]
 8001940:	e030      	b.n	80019a4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800194e:	2b00      	cmp	r3, #0
 8001950:	d010      	beq.n	8001974 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001952:	4b22      	ldr	r3, [pc, #136]	@ (80019dc <SSD1306_Putc+0xf8>)
 8001954:	881a      	ldrh	r2, [r3, #0]
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	b29b      	uxth	r3, r3
 800195a:	4413      	add	r3, r2
 800195c:	b298      	uxth	r0, r3
 800195e:	4b1f      	ldr	r3, [pc, #124]	@ (80019dc <SSD1306_Putc+0xf8>)
 8001960:	885a      	ldrh	r2, [r3, #2]
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	b29b      	uxth	r3, r3
 8001966:	4413      	add	r3, r2
 8001968:	b29b      	uxth	r3, r3
 800196a:	79ba      	ldrb	r2, [r7, #6]
 800196c:	4619      	mov	r1, r3
 800196e:	f7ff ff43 	bl	80017f8 <SSD1306_DrawPixel>
 8001972:	e014      	b.n	800199e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001974:	4b19      	ldr	r3, [pc, #100]	@ (80019dc <SSD1306_Putc+0xf8>)
 8001976:	881a      	ldrh	r2, [r3, #0]
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	b29b      	uxth	r3, r3
 800197c:	4413      	add	r3, r2
 800197e:	b298      	uxth	r0, r3
 8001980:	4b16      	ldr	r3, [pc, #88]	@ (80019dc <SSD1306_Putc+0xf8>)
 8001982:	885a      	ldrh	r2, [r3, #2]
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	b29b      	uxth	r3, r3
 8001988:	4413      	add	r3, r2
 800198a:	b299      	uxth	r1, r3
 800198c:	79bb      	ldrb	r3, [r7, #6]
 800198e:	2b00      	cmp	r3, #0
 8001990:	bf0c      	ite	eq
 8001992:	2301      	moveq	r3, #1
 8001994:	2300      	movne	r3, #0
 8001996:	b2db      	uxtb	r3, r3
 8001998:	461a      	mov	r2, r3
 800199a:	f7ff ff2d 	bl	80017f8 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	3301      	adds	r3, #1
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	461a      	mov	r2, r3
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d3c8      	bcc.n	8001942 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	3301      	adds	r3, #1
 80019b4:	617b      	str	r3, [r7, #20]
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	785b      	ldrb	r3, [r3, #1]
 80019ba:	461a      	mov	r2, r3
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	4293      	cmp	r3, r2
 80019c0:	d3ad      	bcc.n	800191e <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80019c2:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <SSD1306_Putc+0xf8>)
 80019c4:	881b      	ldrh	r3, [r3, #0]
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	7812      	ldrb	r2, [r2, #0]
 80019ca:	4413      	add	r3, r2
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	4b03      	ldr	r3, [pc, #12]	@ (80019dc <SSD1306_Putc+0xf8>)
 80019d0:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80019d2:	79fb      	ldrb	r3, [r7, #7]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3718      	adds	r7, #24
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20000680 	.word	0x20000680

080019e0 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	4613      	mov	r3, r2
 80019ec:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80019ee:	e012      	b.n	8001a16 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	79fa      	ldrb	r2, [r7, #7]
 80019f6:	68b9      	ldr	r1, [r7, #8]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff ff73 	bl	80018e4 <SSD1306_Putc>
 80019fe:	4603      	mov	r3, r0
 8001a00:	461a      	mov	r2, r3
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d002      	beq.n	8001a10 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	e008      	b.n	8001a22 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	3301      	adds	r3, #1
 8001a14:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d1e8      	bne.n	80019f0 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	781b      	ldrb	r3, [r3, #0]
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3710      	adds	r7, #16
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
	...

08001a2c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001a32:	4b08      	ldr	r3, [pc, #32]	@ (8001a54 <ssd1306_I2C_Init+0x28>)
 8001a34:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001a36:	e002      	b.n	8001a3e <ssd1306_I2C_Init+0x12>
		p--;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d1f9      	bne.n	8001a38 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001a44:	bf00      	nop
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	0003d090 	.word	0x0003d090

08001a58 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001a58:	b590      	push	{r4, r7, lr}
 8001a5a:	b0c7      	sub	sp, #284	@ 0x11c
 8001a5c:	af02      	add	r7, sp, #8
 8001a5e:	4604      	mov	r4, r0
 8001a60:	4608      	mov	r0, r1
 8001a62:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001a66:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8001a6a:	600a      	str	r2, [r1, #0]
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a72:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001a76:	4622      	mov	r2, r4
 8001a78:	701a      	strb	r2, [r3, #0]
 8001a7a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a7e:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001a82:	4602      	mov	r2, r0
 8001a84:	701a      	strb	r2, [r3, #0]
 8001a86:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a8a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001a8e:	460a      	mov	r2, r1
 8001a90:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001a92:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001a9a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a9e:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001aa2:	7812      	ldrb	r2, [r2, #0]
 8001aa4:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001aac:	e015      	b.n	8001ada <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001aae:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001ab2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001ab6:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001aba:	6812      	ldr	r2, [r2, #0]
 8001abc:	441a      	add	r2, r3
 8001abe:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	7811      	ldrb	r1, [r2, #0]
 8001ac6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001aca:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001ace:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001ad0:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001ada:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001ae4:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001ae8:	8812      	ldrh	r2, [r2, #0]
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d8df      	bhi.n	8001aae <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c2, address, dt, count+1, 10);
 8001aee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001af2:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	b299      	uxth	r1, r3
 8001afa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001afe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001b02:	881b      	ldrh	r3, [r3, #0]
 8001b04:	3301      	adds	r3, #1
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	f107 020c 	add.w	r2, r7, #12
 8001b0c:	200a      	movs	r0, #10
 8001b0e:	9000      	str	r0, [sp, #0]
 8001b10:	4803      	ldr	r0, [pc, #12]	@ (8001b20 <ssd1306_I2C_WriteMulti+0xc8>)
 8001b12:	f001 f811 	bl	8002b38 <HAL_I2C_Master_Transmit>
}
 8001b16:	bf00      	nop
 8001b18:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd90      	pop	{r4, r7, pc}
 8001b20:	20000204 	.word	0x20000204

08001b24 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af02      	add	r7, sp, #8
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	71fb      	strb	r3, [r7, #7]
 8001b2e:	460b      	mov	r3, r1
 8001b30:	71bb      	strb	r3, [r7, #6]
 8001b32:	4613      	mov	r3, r2
 8001b34:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001b36:	79bb      	ldrb	r3, [r7, #6]
 8001b38:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001b3a:	797b      	ldrb	r3, [r7, #5]
 8001b3c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, 2, 10);
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	b299      	uxth	r1, r3
 8001b42:	f107 020c 	add.w	r2, r7, #12
 8001b46:	230a      	movs	r3, #10
 8001b48:	9300      	str	r3, [sp, #0]
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	4803      	ldr	r0, [pc, #12]	@ (8001b5c <ssd1306_I2C_Write+0x38>)
 8001b4e:	f000 fff3 	bl	8002b38 <HAL_I2C_Master_Transmit>
}
 8001b52:	bf00      	nop
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20000204 	.word	0x20000204

08001b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	607b      	str	r3, [r7, #4]
 8001b6a:	4b10      	ldr	r3, [pc, #64]	@ (8001bac <HAL_MspInit+0x4c>)
 8001b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b6e:	4a0f      	ldr	r2, [pc, #60]	@ (8001bac <HAL_MspInit+0x4c>)
 8001b70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b74:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b76:	4b0d      	ldr	r3, [pc, #52]	@ (8001bac <HAL_MspInit+0x4c>)
 8001b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b7e:	607b      	str	r3, [r7, #4]
 8001b80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	603b      	str	r3, [r7, #0]
 8001b86:	4b09      	ldr	r3, [pc, #36]	@ (8001bac <HAL_MspInit+0x4c>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8a:	4a08      	ldr	r2, [pc, #32]	@ (8001bac <HAL_MspInit+0x4c>)
 8001b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b90:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b92:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <HAL_MspInit+0x4c>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b9a:	603b      	str	r3, [r7, #0]
 8001b9c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b9e:	2007      	movs	r0, #7
 8001ba0:	f000 fc66 	bl	8002470 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ba4:	bf00      	nop
 8001ba6:	3708      	adds	r7, #8
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40023800 	.word	0x40023800

08001bb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bb4:	bf00      	nop
 8001bb6:	e7fd      	b.n	8001bb4 <NMI_Handler+0x4>

08001bb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bbc:	bf00      	nop
 8001bbe:	e7fd      	b.n	8001bbc <HardFault_Handler+0x4>

08001bc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bc4:	bf00      	nop
 8001bc6:	e7fd      	b.n	8001bc4 <MemManage_Handler+0x4>

08001bc8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bcc:	bf00      	nop
 8001bce:	e7fd      	b.n	8001bcc <BusFault_Handler+0x4>

08001bd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bd4:	bf00      	nop
 8001bd6:	e7fd      	b.n	8001bd4 <UsageFault_Handler+0x4>

08001bd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001be6:	b480      	push	{r7}
 8001be8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bea:	bf00      	nop
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr

08001c02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c06:	f000 fb43 	bl	8002290 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001c12:	2001      	movs	r0, #1
 8001c14:	f000 fe34 	bl	8002880 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001c20:	2002      	movs	r0, #2
 8001c22:	f000 fe2d 	bl	8002880 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
	...

08001c2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c30:	4802      	ldr	r0, [pc, #8]	@ (8001c3c <TIM2_IRQHandler+0x10>)
 8001c32:	f002 fd43 	bl	80046bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	2000068c 	.word	0x2000068c

08001c40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  return 1;
 8001c44:	2301      	movs	r3, #1
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <_kill>:

int _kill(int pid, int sig)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c5a:	f004 f95b 	bl	8005f14 <__errno>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2216      	movs	r2, #22
 8001c62:	601a      	str	r2, [r3, #0]
  return -1;
 8001c64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <_exit>:

void _exit (int status)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c78:	f04f 31ff 	mov.w	r1, #4294967295
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f7ff ffe7 	bl	8001c50 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c82:	bf00      	nop
 8001c84:	e7fd      	b.n	8001c82 <_exit+0x12>

08001c86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b086      	sub	sp, #24
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	60f8      	str	r0, [r7, #12]
 8001c8e:	60b9      	str	r1, [r7, #8]
 8001c90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c92:	2300      	movs	r3, #0
 8001c94:	617b      	str	r3, [r7, #20]
 8001c96:	e00a      	b.n	8001cae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c98:	f3af 8000 	nop.w
 8001c9c:	4601      	mov	r1, r0
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	1c5a      	adds	r2, r3, #1
 8001ca2:	60ba      	str	r2, [r7, #8]
 8001ca4:	b2ca      	uxtb	r2, r1
 8001ca6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	3301      	adds	r3, #1
 8001cac:	617b      	str	r3, [r7, #20]
 8001cae:	697a      	ldr	r2, [r7, #20]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	dbf0      	blt.n	8001c98 <_read+0x12>
  }

  return len;
 8001cb6:	687b      	ldr	r3, [r7, #4]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3718      	adds	r7, #24
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	e009      	b.n	8001ce6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	1c5a      	adds	r2, r3, #1
 8001cd6:	60ba      	str	r2, [r7, #8]
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	617b      	str	r3, [r7, #20]
 8001ce6:	697a      	ldr	r2, [r7, #20]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	dbf1      	blt.n	8001cd2 <_write+0x12>
  }
  return len;
 8001cee:	687b      	ldr	r3, [r7, #4]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <_close>:

int _close(int file)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d20:	605a      	str	r2, [r3, #4]
  return 0;
 8001d22:	2300      	movs	r3, #0
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <_isatty>:

int _isatty(int file)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d38:	2301      	movs	r3, #1
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d46:	b480      	push	{r7}
 8001d48:	b085      	sub	sp, #20
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	60f8      	str	r0, [r7, #12]
 8001d4e:	60b9      	str	r1, [r7, #8]
 8001d50:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3714      	adds	r7, #20
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d68:	4a14      	ldr	r2, [pc, #80]	@ (8001dbc <_sbrk+0x5c>)
 8001d6a:	4b15      	ldr	r3, [pc, #84]	@ (8001dc0 <_sbrk+0x60>)
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d74:	4b13      	ldr	r3, [pc, #76]	@ (8001dc4 <_sbrk+0x64>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d102      	bne.n	8001d82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d7c:	4b11      	ldr	r3, [pc, #68]	@ (8001dc4 <_sbrk+0x64>)
 8001d7e:	4a12      	ldr	r2, [pc, #72]	@ (8001dc8 <_sbrk+0x68>)
 8001d80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d82:	4b10      	ldr	r3, [pc, #64]	@ (8001dc4 <_sbrk+0x64>)
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4413      	add	r3, r2
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d207      	bcs.n	8001da0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d90:	f004 f8c0 	bl	8005f14 <__errno>
 8001d94:	4603      	mov	r3, r0
 8001d96:	220c      	movs	r2, #12
 8001d98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9e:	e009      	b.n	8001db4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001da0:	4b08      	ldr	r3, [pc, #32]	@ (8001dc4 <_sbrk+0x64>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001da6:	4b07      	ldr	r3, [pc, #28]	@ (8001dc4 <_sbrk+0x64>)
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4413      	add	r3, r2
 8001dae:	4a05      	ldr	r2, [pc, #20]	@ (8001dc4 <_sbrk+0x64>)
 8001db0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001db2:	68fb      	ldr	r3, [r7, #12]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20020000 	.word	0x20020000
 8001dc0:	00000400 	.word	0x00000400
 8001dc4:	20000688 	.word	0x20000688
 8001dc8:	200008b8 	.word	0x200008b8

08001dcc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dd0:	4b06      	ldr	r3, [pc, #24]	@ (8001dec <SystemInit+0x20>)
 8001dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dd6:	4a05      	ldr	r2, [pc, #20]	@ (8001dec <SystemInit+0x20>)
 8001dd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ddc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001df6:	f107 0308 	add.w	r3, r7, #8
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]
 8001e00:	609a      	str	r2, [r3, #8]
 8001e02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e04:	463b      	mov	r3, r7
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001e84 <MX_TIM2_Init+0x94>)
 8001e0e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e12:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 89;
 8001e14:	4b1b      	ldr	r3, [pc, #108]	@ (8001e84 <MX_TIM2_Init+0x94>)
 8001e16:	2259      	movs	r2, #89	@ 0x59
 8001e18:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e84 <MX_TIM2_Init+0x94>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8001e20:	4b18      	ldr	r3, [pc, #96]	@ (8001e84 <MX_TIM2_Init+0x94>)
 8001e22:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001e26:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e28:	4b16      	ldr	r3, [pc, #88]	@ (8001e84 <MX_TIM2_Init+0x94>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e2e:	4b15      	ldr	r3, [pc, #84]	@ (8001e84 <MX_TIM2_Init+0x94>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e34:	4813      	ldr	r0, [pc, #76]	@ (8001e84 <MX_TIM2_Init+0x94>)
 8001e36:	f002 f92b 	bl	8004090 <HAL_TIM_Base_Init>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001e40:	f7ff fbca 	bl	80015d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e4a:	f107 0308 	add.w	r3, r7, #8
 8001e4e:	4619      	mov	r1, r3
 8001e50:	480c      	ldr	r0, [pc, #48]	@ (8001e84 <MX_TIM2_Init+0x94>)
 8001e52:	f002 fde5 	bl	8004a20 <HAL_TIM_ConfigClockSource>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001e5c:	f7ff fbbc 	bl	80015d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e60:	2300      	movs	r3, #0
 8001e62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e64:	2300      	movs	r3, #0
 8001e66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e68:	463b      	mov	r3, r7
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4805      	ldr	r0, [pc, #20]	@ (8001e84 <MX_TIM2_Init+0x94>)
 8001e6e:	f003 f9dd 	bl	800522c <HAL_TIMEx_MasterConfigSynchronization>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001e78:	f7ff fbae 	bl	80015d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e7c:	bf00      	nop
 8001e7e:	3718      	adds	r7, #24
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	2000068c 	.word	0x2000068c

08001e88 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08c      	sub	sp, #48	@ 0x30
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e8e:	f107 030c 	add.w	r3, r7, #12
 8001e92:	2224      	movs	r2, #36	@ 0x24
 8001e94:	2100      	movs	r1, #0
 8001e96:	4618      	mov	r0, r3
 8001e98:	f003 ffe9 	bl	8005e6e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e9c:	1d3b      	adds	r3, r7, #4
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ea4:	4b20      	ldr	r3, [pc, #128]	@ (8001f28 <MX_TIM3_Init+0xa0>)
 8001ea6:	4a21      	ldr	r2, [pc, #132]	@ (8001f2c <MX_TIM3_Init+0xa4>)
 8001ea8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001eaa:	4b1f      	ldr	r3, [pc, #124]	@ (8001f28 <MX_TIM3_Init+0xa0>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8001f28 <MX_TIM3_Init+0xa0>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001eb6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f28 <MX_TIM3_Init+0xa0>)
 8001eb8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ebc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8001f28 <MX_TIM3_Init+0xa0>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ec4:	4b18      	ldr	r3, [pc, #96]	@ (8001f28 <MX_TIM3_Init+0xa0>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001eda:	230a      	movs	r3, #10
 8001edc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001eea:	230a      	movs	r3, #10
 8001eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001eee:	f107 030c 	add.w	r3, r7, #12
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	480c      	ldr	r0, [pc, #48]	@ (8001f28 <MX_TIM3_Init+0xa0>)
 8001ef6:	f002 faad 	bl	8004454 <HAL_TIM_Encoder_Init>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001f00:	f7ff fb6a 	bl	80015d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f04:	2300      	movs	r3, #0
 8001f06:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f0c:	1d3b      	adds	r3, r7, #4
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4805      	ldr	r0, [pc, #20]	@ (8001f28 <MX_TIM3_Init+0xa0>)
 8001f12:	f003 f98b 	bl	800522c <HAL_TIMEx_MasterConfigSynchronization>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001f1c:	f7ff fb5c 	bl	80015d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f20:	bf00      	nop
 8001f22:	3730      	adds	r7, #48	@ 0x30
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	200006d4 	.word	0x200006d4
 8001f2c:	40000400 	.word	0x40000400

08001f30 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08e      	sub	sp, #56	@ 0x38
 8001f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f36:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	605a      	str	r2, [r3, #4]
 8001f40:	609a      	str	r2, [r3, #8]
 8001f42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f44:	f107 0320 	add.w	r3, r7, #32
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f4e:	1d3b      	adds	r3, r7, #4
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	605a      	str	r2, [r3, #4]
 8001f56:	609a      	str	r2, [r3, #8]
 8001f58:	60da      	str	r2, [r3, #12]
 8001f5a:	611a      	str	r2, [r3, #16]
 8001f5c:	615a      	str	r2, [r3, #20]
 8001f5e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f60:	4b2c      	ldr	r3, [pc, #176]	@ (8002014 <MX_TIM4_Init+0xe4>)
 8001f62:	4a2d      	ldr	r2, [pc, #180]	@ (8002018 <MX_TIM4_Init+0xe8>)
 8001f64:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 90-1;
 8001f66:	4b2b      	ldr	r3, [pc, #172]	@ (8002014 <MX_TIM4_Init+0xe4>)
 8001f68:	2259      	movs	r2, #89	@ 0x59
 8001f6a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f6c:	4b29      	ldr	r3, [pc, #164]	@ (8002014 <MX_TIM4_Init+0xe4>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8001f72:	4b28      	ldr	r3, [pc, #160]	@ (8002014 <MX_TIM4_Init+0xe4>)
 8001f74:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f78:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f7a:	4b26      	ldr	r3, [pc, #152]	@ (8002014 <MX_TIM4_Init+0xe4>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f80:	4b24      	ldr	r3, [pc, #144]	@ (8002014 <MX_TIM4_Init+0xe4>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f86:	4823      	ldr	r0, [pc, #140]	@ (8002014 <MX_TIM4_Init+0xe4>)
 8001f88:	f002 f882 	bl	8004090 <HAL_TIM_Base_Init>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001f92:	f7ff fb21 	bl	80015d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f9c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	481c      	ldr	r0, [pc, #112]	@ (8002014 <MX_TIM4_Init+0xe4>)
 8001fa4:	f002 fd3c 	bl	8004a20 <HAL_TIM_ConfigClockSource>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001fae:	f7ff fb13 	bl	80015d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001fb2:	4818      	ldr	r0, [pc, #96]	@ (8002014 <MX_TIM4_Init+0xe4>)
 8001fb4:	f002 f92c 	bl	8004210 <HAL_TIM_PWM_Init>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001fbe:	f7ff fb0b 	bl	80015d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001fca:	f107 0320 	add.w	r3, r7, #32
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4810      	ldr	r0, [pc, #64]	@ (8002014 <MX_TIM4_Init+0xe4>)
 8001fd2:	f003 f92b 	bl	800522c <HAL_TIMEx_MasterConfigSynchronization>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001fdc:	f7ff fafc 	bl	80015d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fe0:	2360      	movs	r3, #96	@ 0x60
 8001fe2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ff0:	1d3b      	adds	r3, r7, #4
 8001ff2:	2208      	movs	r2, #8
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4807      	ldr	r0, [pc, #28]	@ (8002014 <MX_TIM4_Init+0xe4>)
 8001ff8:	f002 fc50 	bl	800489c <HAL_TIM_PWM_ConfigChannel>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002002:	f7ff fae9 	bl	80015d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002006:	4803      	ldr	r0, [pc, #12]	@ (8002014 <MX_TIM4_Init+0xe4>)
 8002008:	f000 f88c 	bl	8002124 <HAL_TIM_MspPostInit>

}
 800200c:	bf00      	nop
 800200e:	3738      	adds	r7, #56	@ 0x38
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	2000071c 	.word	0x2000071c
 8002018:	40000800 	.word	0x40000800

0800201c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800202c:	d116      	bne.n	800205c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	4b16      	ldr	r3, [pc, #88]	@ (800208c <HAL_TIM_Base_MspInit+0x70>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002036:	4a15      	ldr	r2, [pc, #84]	@ (800208c <HAL_TIM_Base_MspInit+0x70>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6413      	str	r3, [r2, #64]	@ 0x40
 800203e:	4b13      	ldr	r3, [pc, #76]	@ (800208c <HAL_TIM_Base_MspInit+0x70>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800204a:	2200      	movs	r2, #0
 800204c:	2100      	movs	r1, #0
 800204e:	201c      	movs	r0, #28
 8002050:	f000 fa19 	bl	8002486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002054:	201c      	movs	r0, #28
 8002056:	f000 fa32 	bl	80024be <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800205a:	e012      	b.n	8002082 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM4)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a0b      	ldr	r2, [pc, #44]	@ (8002090 <HAL_TIM_Base_MspInit+0x74>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d10d      	bne.n	8002082 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	60bb      	str	r3, [r7, #8]
 800206a:	4b08      	ldr	r3, [pc, #32]	@ (800208c <HAL_TIM_Base_MspInit+0x70>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206e:	4a07      	ldr	r2, [pc, #28]	@ (800208c <HAL_TIM_Base_MspInit+0x70>)
 8002070:	f043 0304 	orr.w	r3, r3, #4
 8002074:	6413      	str	r3, [r2, #64]	@ 0x40
 8002076:	4b05      	ldr	r3, [pc, #20]	@ (800208c <HAL_TIM_Base_MspInit+0x70>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	f003 0304 	and.w	r3, r3, #4
 800207e:	60bb      	str	r3, [r7, #8]
 8002080:	68bb      	ldr	r3, [r7, #8]
}
 8002082:	bf00      	nop
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40023800 	.word	0x40023800
 8002090:	40000800 	.word	0x40000800

08002094 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b08a      	sub	sp, #40	@ 0x28
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800209c:	f107 0314 	add.w	r3, r7, #20
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	605a      	str	r2, [r3, #4]
 80020a6:	609a      	str	r2, [r3, #8]
 80020a8:	60da      	str	r2, [r3, #12]
 80020aa:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a19      	ldr	r2, [pc, #100]	@ (8002118 <HAL_TIM_Encoder_MspInit+0x84>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d12b      	bne.n	800210e <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	613b      	str	r3, [r7, #16]
 80020ba:	4b18      	ldr	r3, [pc, #96]	@ (800211c <HAL_TIM_Encoder_MspInit+0x88>)
 80020bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020be:	4a17      	ldr	r2, [pc, #92]	@ (800211c <HAL_TIM_Encoder_MspInit+0x88>)
 80020c0:	f043 0302 	orr.w	r3, r3, #2
 80020c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020c6:	4b15      	ldr	r3, [pc, #84]	@ (800211c <HAL_TIM_Encoder_MspInit+0x88>)
 80020c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	613b      	str	r3, [r7, #16]
 80020d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	4b11      	ldr	r3, [pc, #68]	@ (800211c <HAL_TIM_Encoder_MspInit+0x88>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020da:	4a10      	ldr	r2, [pc, #64]	@ (800211c <HAL_TIM_Encoder_MspInit+0x88>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e2:	4b0e      	ldr	r3, [pc, #56]	@ (800211c <HAL_TIM_Encoder_MspInit+0x88>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020ee:	23c0      	movs	r3, #192	@ 0xc0
 80020f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f2:	2302      	movs	r3, #2
 80020f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f6:	2300      	movs	r3, #0
 80020f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020fa:	2300      	movs	r3, #0
 80020fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020fe:	2302      	movs	r3, #2
 8002100:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002102:	f107 0314 	add.w	r3, r7, #20
 8002106:	4619      	mov	r1, r3
 8002108:	4805      	ldr	r0, [pc, #20]	@ (8002120 <HAL_TIM_Encoder_MspInit+0x8c>)
 800210a:	f000 f9f3 	bl	80024f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800210e:	bf00      	nop
 8002110:	3728      	adds	r7, #40	@ 0x28
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40000400 	.word	0x40000400
 800211c:	40023800 	.word	0x40023800
 8002120:	40020000 	.word	0x40020000

08002124 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b088      	sub	sp, #32
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212c:	f107 030c 	add.w	r3, r7, #12
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a12      	ldr	r2, [pc, #72]	@ (800218c <HAL_TIM_MspPostInit+0x68>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d11e      	bne.n	8002184 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	60bb      	str	r3, [r7, #8]
 800214a:	4b11      	ldr	r3, [pc, #68]	@ (8002190 <HAL_TIM_MspPostInit+0x6c>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214e:	4a10      	ldr	r2, [pc, #64]	@ (8002190 <HAL_TIM_MspPostInit+0x6c>)
 8002150:	f043 0302 	orr.w	r3, r3, #2
 8002154:	6313      	str	r3, [r2, #48]	@ 0x30
 8002156:	4b0e      	ldr	r3, [pc, #56]	@ (8002190 <HAL_TIM_MspPostInit+0x6c>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215a:	f003 0302 	and.w	r3, r3, #2
 800215e:	60bb      	str	r3, [r7, #8]
 8002160:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002162:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002166:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002168:	2302      	movs	r3, #2
 800216a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002170:	2300      	movs	r3, #0
 8002172:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002174:	2302      	movs	r3, #2
 8002176:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002178:	f107 030c 	add.w	r3, r7, #12
 800217c:	4619      	mov	r1, r3
 800217e:	4805      	ldr	r0, [pc, #20]	@ (8002194 <HAL_TIM_MspPostInit+0x70>)
 8002180:	f000 f9b8 	bl	80024f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002184:	bf00      	nop
 8002186:	3720      	adds	r7, #32
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	40000800 	.word	0x40000800
 8002190:	40023800 	.word	0x40023800
 8002194:	40020400 	.word	0x40020400

08002198 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002198:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021d0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800219c:	f7ff fe16 	bl	8001dcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021a0:	480c      	ldr	r0, [pc, #48]	@ (80021d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021a2:	490d      	ldr	r1, [pc, #52]	@ (80021d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021a4:	4a0d      	ldr	r2, [pc, #52]	@ (80021dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021a8:	e002      	b.n	80021b0 <LoopCopyDataInit>

080021aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021ae:	3304      	adds	r3, #4

080021b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021b4:	d3f9      	bcc.n	80021aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021b6:	4a0a      	ldr	r2, [pc, #40]	@ (80021e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021b8:	4c0a      	ldr	r4, [pc, #40]	@ (80021e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021bc:	e001      	b.n	80021c2 <LoopFillZerobss>

080021be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021c0:	3204      	adds	r2, #4

080021c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021c4:	d3fb      	bcc.n	80021be <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80021c6:	f003 feab 	bl	8005f20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021ca:	f7fe ffe9 	bl	80011a0 <main>
  bx  lr    
 80021ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021d8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80021dc:	08009134 	.word	0x08009134
  ldr r2, =_sbss
 80021e0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80021e4:	200008b4 	.word	0x200008b4

080021e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021e8:	e7fe      	b.n	80021e8 <ADC_IRQHandler>
	...

080021ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021f0:	4b0e      	ldr	r3, [pc, #56]	@ (800222c <HAL_Init+0x40>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a0d      	ldr	r2, [pc, #52]	@ (800222c <HAL_Init+0x40>)
 80021f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021fc:	4b0b      	ldr	r3, [pc, #44]	@ (800222c <HAL_Init+0x40>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a0a      	ldr	r2, [pc, #40]	@ (800222c <HAL_Init+0x40>)
 8002202:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002206:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002208:	4b08      	ldr	r3, [pc, #32]	@ (800222c <HAL_Init+0x40>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a07      	ldr	r2, [pc, #28]	@ (800222c <HAL_Init+0x40>)
 800220e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002212:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002214:	2003      	movs	r0, #3
 8002216:	f000 f92b 	bl	8002470 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800221a:	2000      	movs	r0, #0
 800221c:	f000 f808 	bl	8002230 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002220:	f7ff fc9e 	bl	8001b60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	40023c00 	.word	0x40023c00

08002230 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002238:	4b12      	ldr	r3, [pc, #72]	@ (8002284 <HAL_InitTick+0x54>)
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	4b12      	ldr	r3, [pc, #72]	@ (8002288 <HAL_InitTick+0x58>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	4619      	mov	r1, r3
 8002242:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002246:	fbb3 f3f1 	udiv	r3, r3, r1
 800224a:	fbb2 f3f3 	udiv	r3, r2, r3
 800224e:	4618      	mov	r0, r3
 8002250:	f000 f943 	bl	80024da <HAL_SYSTICK_Config>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e00e      	b.n	800227c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b0f      	cmp	r3, #15
 8002262:	d80a      	bhi.n	800227a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002264:	2200      	movs	r2, #0
 8002266:	6879      	ldr	r1, [r7, #4]
 8002268:	f04f 30ff 	mov.w	r0, #4294967295
 800226c:	f000 f90b 	bl	8002486 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002270:	4a06      	ldr	r2, [pc, #24]	@ (800228c <HAL_InitTick+0x5c>)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002276:	2300      	movs	r3, #0
 8002278:	e000      	b.n	800227c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
}
 800227c:	4618      	mov	r0, r3
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	20000014 	.word	0x20000014
 8002288:	2000001c 	.word	0x2000001c
 800228c:	20000018 	.word	0x20000018

08002290 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002294:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <HAL_IncTick+0x20>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	461a      	mov	r2, r3
 800229a:	4b06      	ldr	r3, [pc, #24]	@ (80022b4 <HAL_IncTick+0x24>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4413      	add	r3, r2
 80022a0:	4a04      	ldr	r2, [pc, #16]	@ (80022b4 <HAL_IncTick+0x24>)
 80022a2:	6013      	str	r3, [r2, #0]
}
 80022a4:	bf00      	nop
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	2000001c 	.word	0x2000001c
 80022b4:	20000764 	.word	0x20000764

080022b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  return uwTick;
 80022bc:	4b03      	ldr	r3, [pc, #12]	@ (80022cc <HAL_GetTick+0x14>)
 80022be:	681b      	ldr	r3, [r3, #0]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	20000764 	.word	0x20000764

080022d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f003 0307 	and.w	r3, r3, #7
 80022de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002314 <__NVIC_SetPriorityGrouping+0x44>)
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022e6:	68ba      	ldr	r2, [r7, #8]
 80022e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022ec:	4013      	ands	r3, r2
 80022ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002302:	4a04      	ldr	r2, [pc, #16]	@ (8002314 <__NVIC_SetPriorityGrouping+0x44>)
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	60d3      	str	r3, [r2, #12]
}
 8002308:	bf00      	nop
 800230a:	3714      	adds	r7, #20
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr
 8002314:	e000ed00 	.word	0xe000ed00

08002318 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800231c:	4b04      	ldr	r3, [pc, #16]	@ (8002330 <__NVIC_GetPriorityGrouping+0x18>)
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	0a1b      	lsrs	r3, r3, #8
 8002322:	f003 0307 	and.w	r3, r3, #7
}
 8002326:	4618      	mov	r0, r3
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	e000ed00 	.word	0xe000ed00

08002334 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800233e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002342:	2b00      	cmp	r3, #0
 8002344:	db0b      	blt.n	800235e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002346:	79fb      	ldrb	r3, [r7, #7]
 8002348:	f003 021f 	and.w	r2, r3, #31
 800234c:	4907      	ldr	r1, [pc, #28]	@ (800236c <__NVIC_EnableIRQ+0x38>)
 800234e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002352:	095b      	lsrs	r3, r3, #5
 8002354:	2001      	movs	r0, #1
 8002356:	fa00 f202 	lsl.w	r2, r0, r2
 800235a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800235e:	bf00      	nop
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	e000e100 	.word	0xe000e100

08002370 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	4603      	mov	r3, r0
 8002378:	6039      	str	r1, [r7, #0]
 800237a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800237c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002380:	2b00      	cmp	r3, #0
 8002382:	db0a      	blt.n	800239a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	b2da      	uxtb	r2, r3
 8002388:	490c      	ldr	r1, [pc, #48]	@ (80023bc <__NVIC_SetPriority+0x4c>)
 800238a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238e:	0112      	lsls	r2, r2, #4
 8002390:	b2d2      	uxtb	r2, r2
 8002392:	440b      	add	r3, r1
 8002394:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002398:	e00a      	b.n	80023b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	b2da      	uxtb	r2, r3
 800239e:	4908      	ldr	r1, [pc, #32]	@ (80023c0 <__NVIC_SetPriority+0x50>)
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	f003 030f 	and.w	r3, r3, #15
 80023a6:	3b04      	subs	r3, #4
 80023a8:	0112      	lsls	r2, r2, #4
 80023aa:	b2d2      	uxtb	r2, r2
 80023ac:	440b      	add	r3, r1
 80023ae:	761a      	strb	r2, [r3, #24]
}
 80023b0:	bf00      	nop
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr
 80023bc:	e000e100 	.word	0xe000e100
 80023c0:	e000ed00 	.word	0xe000ed00

080023c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b089      	sub	sp, #36	@ 0x24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f003 0307 	and.w	r3, r3, #7
 80023d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	f1c3 0307 	rsb	r3, r3, #7
 80023de:	2b04      	cmp	r3, #4
 80023e0:	bf28      	it	cs
 80023e2:	2304      	movcs	r3, #4
 80023e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	3304      	adds	r3, #4
 80023ea:	2b06      	cmp	r3, #6
 80023ec:	d902      	bls.n	80023f4 <NVIC_EncodePriority+0x30>
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	3b03      	subs	r3, #3
 80023f2:	e000      	b.n	80023f6 <NVIC_EncodePriority+0x32>
 80023f4:	2300      	movs	r3, #0
 80023f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f8:	f04f 32ff 	mov.w	r2, #4294967295
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	43da      	mvns	r2, r3
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	401a      	ands	r2, r3
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800240c:	f04f 31ff 	mov.w	r1, #4294967295
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	fa01 f303 	lsl.w	r3, r1, r3
 8002416:	43d9      	mvns	r1, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800241c:	4313      	orrs	r3, r2
         );
}
 800241e:	4618      	mov	r0, r3
 8002420:	3724      	adds	r7, #36	@ 0x24
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
	...

0800242c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3b01      	subs	r3, #1
 8002438:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800243c:	d301      	bcc.n	8002442 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800243e:	2301      	movs	r3, #1
 8002440:	e00f      	b.n	8002462 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002442:	4a0a      	ldr	r2, [pc, #40]	@ (800246c <SysTick_Config+0x40>)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	3b01      	subs	r3, #1
 8002448:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800244a:	210f      	movs	r1, #15
 800244c:	f04f 30ff 	mov.w	r0, #4294967295
 8002450:	f7ff ff8e 	bl	8002370 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002454:	4b05      	ldr	r3, [pc, #20]	@ (800246c <SysTick_Config+0x40>)
 8002456:	2200      	movs	r2, #0
 8002458:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800245a:	4b04      	ldr	r3, [pc, #16]	@ (800246c <SysTick_Config+0x40>)
 800245c:	2207      	movs	r2, #7
 800245e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	3708      	adds	r7, #8
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	e000e010 	.word	0xe000e010

08002470 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f7ff ff29 	bl	80022d0 <__NVIC_SetPriorityGrouping>
}
 800247e:	bf00      	nop
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002486:	b580      	push	{r7, lr}
 8002488:	b086      	sub	sp, #24
 800248a:	af00      	add	r7, sp, #0
 800248c:	4603      	mov	r3, r0
 800248e:	60b9      	str	r1, [r7, #8]
 8002490:	607a      	str	r2, [r7, #4]
 8002492:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002494:	2300      	movs	r3, #0
 8002496:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002498:	f7ff ff3e 	bl	8002318 <__NVIC_GetPriorityGrouping>
 800249c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	68b9      	ldr	r1, [r7, #8]
 80024a2:	6978      	ldr	r0, [r7, #20]
 80024a4:	f7ff ff8e 	bl	80023c4 <NVIC_EncodePriority>
 80024a8:	4602      	mov	r2, r0
 80024aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ae:	4611      	mov	r1, r2
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff ff5d 	bl	8002370 <__NVIC_SetPriority>
}
 80024b6:	bf00      	nop
 80024b8:	3718      	adds	r7, #24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b082      	sub	sp, #8
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	4603      	mov	r3, r0
 80024c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff ff31 	bl	8002334 <__NVIC_EnableIRQ>
}
 80024d2:	bf00      	nop
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b082      	sub	sp, #8
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f7ff ffa2 	bl	800242c <SysTick_Config>
 80024e8:	4603      	mov	r3, r0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b089      	sub	sp, #36	@ 0x24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024fe:	2300      	movs	r3, #0
 8002500:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002502:	2300      	movs	r3, #0
 8002504:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002506:	2300      	movs	r3, #0
 8002508:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800250a:	2300      	movs	r3, #0
 800250c:	61fb      	str	r3, [r7, #28]
 800250e:	e165      	b.n	80027dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002510:	2201      	movs	r2, #1
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	697a      	ldr	r2, [r7, #20]
 8002520:	4013      	ands	r3, r2
 8002522:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002524:	693a      	ldr	r2, [r7, #16]
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	429a      	cmp	r2, r3
 800252a:	f040 8154 	bne.w	80027d6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 0303 	and.w	r3, r3, #3
 8002536:	2b01      	cmp	r3, #1
 8002538:	d005      	beq.n	8002546 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002542:	2b02      	cmp	r3, #2
 8002544:	d130      	bne.n	80025a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	2203      	movs	r2, #3
 8002552:	fa02 f303 	lsl.w	r3, r2, r3
 8002556:	43db      	mvns	r3, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4013      	ands	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	68da      	ldr	r2, [r3, #12]
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	69ba      	ldr	r2, [r7, #24]
 800256c:	4313      	orrs	r3, r2
 800256e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800257c:	2201      	movs	r2, #1
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	43db      	mvns	r3, r3
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	4013      	ands	r3, r2
 800258a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	091b      	lsrs	r3, r3, #4
 8002592:	f003 0201 	and.w	r2, r3, #1
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	4313      	orrs	r3, r2
 80025a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f003 0303 	and.w	r3, r3, #3
 80025b0:	2b03      	cmp	r3, #3
 80025b2:	d017      	beq.n	80025e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	2203      	movs	r2, #3
 80025c0:	fa02 f303 	lsl.w	r3, r2, r3
 80025c4:	43db      	mvns	r3, r3
 80025c6:	69ba      	ldr	r2, [r7, #24]
 80025c8:	4013      	ands	r3, r2
 80025ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	689a      	ldr	r2, [r3, #8]
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	4313      	orrs	r3, r2
 80025dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f003 0303 	and.w	r3, r3, #3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d123      	bne.n	8002638 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	08da      	lsrs	r2, r3, #3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	3208      	adds	r2, #8
 80025f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	f003 0307 	and.w	r3, r3, #7
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	220f      	movs	r2, #15
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	43db      	mvns	r3, r3
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	4013      	ands	r3, r2
 8002612:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	691a      	ldr	r2, [r3, #16]
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	f003 0307 	and.w	r3, r3, #7
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	fa02 f303 	lsl.w	r3, r2, r3
 8002624:	69ba      	ldr	r2, [r7, #24]
 8002626:	4313      	orrs	r3, r2
 8002628:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	08da      	lsrs	r2, r3, #3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3208      	adds	r2, #8
 8002632:	69b9      	ldr	r1, [r7, #24]
 8002634:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	2203      	movs	r2, #3
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	43db      	mvns	r3, r3
 800264a:	69ba      	ldr	r2, [r7, #24]
 800264c:	4013      	ands	r3, r2
 800264e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f003 0203 	and.w	r2, r3, #3
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	fa02 f303 	lsl.w	r3, r2, r3
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	4313      	orrs	r3, r2
 8002664:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	69ba      	ldr	r2, [r7, #24]
 800266a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002674:	2b00      	cmp	r3, #0
 8002676:	f000 80ae 	beq.w	80027d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	4b5d      	ldr	r3, [pc, #372]	@ (80027f4 <HAL_GPIO_Init+0x300>)
 8002680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002682:	4a5c      	ldr	r2, [pc, #368]	@ (80027f4 <HAL_GPIO_Init+0x300>)
 8002684:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002688:	6453      	str	r3, [r2, #68]	@ 0x44
 800268a:	4b5a      	ldr	r3, [pc, #360]	@ (80027f4 <HAL_GPIO_Init+0x300>)
 800268c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002692:	60fb      	str	r3, [r7, #12]
 8002694:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002696:	4a58      	ldr	r2, [pc, #352]	@ (80027f8 <HAL_GPIO_Init+0x304>)
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	089b      	lsrs	r3, r3, #2
 800269c:	3302      	adds	r3, #2
 800269e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	f003 0303 	and.w	r3, r3, #3
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	220f      	movs	r2, #15
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	43db      	mvns	r3, r3
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	4013      	ands	r3, r2
 80026b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a4f      	ldr	r2, [pc, #316]	@ (80027fc <HAL_GPIO_Init+0x308>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d025      	beq.n	800270e <HAL_GPIO_Init+0x21a>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a4e      	ldr	r2, [pc, #312]	@ (8002800 <HAL_GPIO_Init+0x30c>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d01f      	beq.n	800270a <HAL_GPIO_Init+0x216>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a4d      	ldr	r2, [pc, #308]	@ (8002804 <HAL_GPIO_Init+0x310>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d019      	beq.n	8002706 <HAL_GPIO_Init+0x212>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a4c      	ldr	r2, [pc, #304]	@ (8002808 <HAL_GPIO_Init+0x314>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d013      	beq.n	8002702 <HAL_GPIO_Init+0x20e>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a4b      	ldr	r2, [pc, #300]	@ (800280c <HAL_GPIO_Init+0x318>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d00d      	beq.n	80026fe <HAL_GPIO_Init+0x20a>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a4a      	ldr	r2, [pc, #296]	@ (8002810 <HAL_GPIO_Init+0x31c>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d007      	beq.n	80026fa <HAL_GPIO_Init+0x206>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a49      	ldr	r2, [pc, #292]	@ (8002814 <HAL_GPIO_Init+0x320>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d101      	bne.n	80026f6 <HAL_GPIO_Init+0x202>
 80026f2:	2306      	movs	r3, #6
 80026f4:	e00c      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 80026f6:	2307      	movs	r3, #7
 80026f8:	e00a      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 80026fa:	2305      	movs	r3, #5
 80026fc:	e008      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 80026fe:	2304      	movs	r3, #4
 8002700:	e006      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 8002702:	2303      	movs	r3, #3
 8002704:	e004      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 8002706:	2302      	movs	r3, #2
 8002708:	e002      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 800270a:	2301      	movs	r3, #1
 800270c:	e000      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 800270e:	2300      	movs	r3, #0
 8002710:	69fa      	ldr	r2, [r7, #28]
 8002712:	f002 0203 	and.w	r2, r2, #3
 8002716:	0092      	lsls	r2, r2, #2
 8002718:	4093      	lsls	r3, r2
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	4313      	orrs	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002720:	4935      	ldr	r1, [pc, #212]	@ (80027f8 <HAL_GPIO_Init+0x304>)
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	089b      	lsrs	r3, r3, #2
 8002726:	3302      	adds	r3, #2
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800272e:	4b3a      	ldr	r3, [pc, #232]	@ (8002818 <HAL_GPIO_Init+0x324>)
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	43db      	mvns	r3, r3
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	4013      	ands	r3, r2
 800273c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d003      	beq.n	8002752 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800274a:	69ba      	ldr	r2, [r7, #24]
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	4313      	orrs	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002752:	4a31      	ldr	r2, [pc, #196]	@ (8002818 <HAL_GPIO_Init+0x324>)
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002758:	4b2f      	ldr	r3, [pc, #188]	@ (8002818 <HAL_GPIO_Init+0x324>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	43db      	mvns	r3, r3
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4013      	ands	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	4313      	orrs	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800277c:	4a26      	ldr	r2, [pc, #152]	@ (8002818 <HAL_GPIO_Init+0x324>)
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002782:	4b25      	ldr	r3, [pc, #148]	@ (8002818 <HAL_GPIO_Init+0x324>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	43db      	mvns	r3, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4013      	ands	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d003      	beq.n	80027a6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027a6:	4a1c      	ldr	r2, [pc, #112]	@ (8002818 <HAL_GPIO_Init+0x324>)
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002818 <HAL_GPIO_Init+0x324>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	43db      	mvns	r3, r3
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	4013      	ands	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d003      	beq.n	80027d0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027d0:	4a11      	ldr	r2, [pc, #68]	@ (8002818 <HAL_GPIO_Init+0x324>)
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	3301      	adds	r3, #1
 80027da:	61fb      	str	r3, [r7, #28]
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	2b0f      	cmp	r3, #15
 80027e0:	f67f ae96 	bls.w	8002510 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027e4:	bf00      	nop
 80027e6:	bf00      	nop
 80027e8:	3724      	adds	r7, #36	@ 0x24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40013800 	.word	0x40013800
 80027fc:	40020000 	.word	0x40020000
 8002800:	40020400 	.word	0x40020400
 8002804:	40020800 	.word	0x40020800
 8002808:	40020c00 	.word	0x40020c00
 800280c:	40021000 	.word	0x40021000
 8002810:	40021400 	.word	0x40021400
 8002814:	40021800 	.word	0x40021800
 8002818:	40013c00 	.word	0x40013c00

0800281c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	460b      	mov	r3, r1
 8002826:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	691a      	ldr	r2, [r3, #16]
 800282c:	887b      	ldrh	r3, [r7, #2]
 800282e:	4013      	ands	r3, r2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d002      	beq.n	800283a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002834:	2301      	movs	r3, #1
 8002836:	73fb      	strb	r3, [r7, #15]
 8002838:	e001      	b.n	800283e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800283a:	2300      	movs	r3, #0
 800283c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800283e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3714      	adds	r7, #20
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	460b      	mov	r3, r1
 8002856:	807b      	strh	r3, [r7, #2]
 8002858:	4613      	mov	r3, r2
 800285a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800285c:	787b      	ldrb	r3, [r7, #1]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d003      	beq.n	800286a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002862:	887a      	ldrh	r2, [r7, #2]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002868:	e003      	b.n	8002872 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800286a:	887b      	ldrh	r3, [r7, #2]
 800286c:	041a      	lsls	r2, r3, #16
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	619a      	str	r2, [r3, #24]
}
 8002872:	bf00      	nop
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
	...

08002880 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	4603      	mov	r3, r0
 8002888:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800288a:	4b08      	ldr	r3, [pc, #32]	@ (80028ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800288c:	695a      	ldr	r2, [r3, #20]
 800288e:	88fb      	ldrh	r3, [r7, #6]
 8002890:	4013      	ands	r3, r2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d006      	beq.n	80028a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002896:	4a05      	ldr	r2, [pc, #20]	@ (80028ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002898:	88fb      	ldrh	r3, [r7, #6]
 800289a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800289c:	88fb      	ldrh	r3, [r7, #6]
 800289e:	4618      	mov	r0, r3
 80028a0:	f7fe fda6 	bl	80013f0 <HAL_GPIO_EXTI_Callback>
  }
}
 80028a4:	bf00      	nop
 80028a6:	3708      	adds	r7, #8
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	40013c00 	.word	0x40013c00

080028b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d101      	bne.n	80028c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e12b      	b.n	8002b1a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d106      	bne.n	80028dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7fe fbf8 	bl	80010cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2224      	movs	r2, #36	@ 0x24
 80028e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f022 0201 	bic.w	r2, r2, #1
 80028f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002902:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002912:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002914:	f000 feda 	bl	80036cc <HAL_RCC_GetPCLK1Freq>
 8002918:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	4a81      	ldr	r2, [pc, #516]	@ (8002b24 <HAL_I2C_Init+0x274>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d807      	bhi.n	8002934 <HAL_I2C_Init+0x84>
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	4a80      	ldr	r2, [pc, #512]	@ (8002b28 <HAL_I2C_Init+0x278>)
 8002928:	4293      	cmp	r3, r2
 800292a:	bf94      	ite	ls
 800292c:	2301      	movls	r3, #1
 800292e:	2300      	movhi	r3, #0
 8002930:	b2db      	uxtb	r3, r3
 8002932:	e006      	b.n	8002942 <HAL_I2C_Init+0x92>
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	4a7d      	ldr	r2, [pc, #500]	@ (8002b2c <HAL_I2C_Init+0x27c>)
 8002938:	4293      	cmp	r3, r2
 800293a:	bf94      	ite	ls
 800293c:	2301      	movls	r3, #1
 800293e:	2300      	movhi	r3, #0
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e0e7      	b.n	8002b1a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	4a78      	ldr	r2, [pc, #480]	@ (8002b30 <HAL_I2C_Init+0x280>)
 800294e:	fba2 2303 	umull	r2, r3, r2, r3
 8002952:	0c9b      	lsrs	r3, r3, #18
 8002954:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	68ba      	ldr	r2, [r7, #8]
 8002966:	430a      	orrs	r2, r1
 8002968:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6a1b      	ldr	r3, [r3, #32]
 8002970:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	4a6a      	ldr	r2, [pc, #424]	@ (8002b24 <HAL_I2C_Init+0x274>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d802      	bhi.n	8002984 <HAL_I2C_Init+0xd4>
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	3301      	adds	r3, #1
 8002982:	e009      	b.n	8002998 <HAL_I2C_Init+0xe8>
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800298a:	fb02 f303 	mul.w	r3, r2, r3
 800298e:	4a69      	ldr	r2, [pc, #420]	@ (8002b34 <HAL_I2C_Init+0x284>)
 8002990:	fba2 2303 	umull	r2, r3, r2, r3
 8002994:	099b      	lsrs	r3, r3, #6
 8002996:	3301      	adds	r3, #1
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	6812      	ldr	r2, [r2, #0]
 800299c:	430b      	orrs	r3, r1
 800299e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	69db      	ldr	r3, [r3, #28]
 80029a6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80029aa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	495c      	ldr	r1, [pc, #368]	@ (8002b24 <HAL_I2C_Init+0x274>)
 80029b4:	428b      	cmp	r3, r1
 80029b6:	d819      	bhi.n	80029ec <HAL_I2C_Init+0x13c>
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	1e59      	subs	r1, r3, #1
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80029c6:	1c59      	adds	r1, r3, #1
 80029c8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80029cc:	400b      	ands	r3, r1
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d00a      	beq.n	80029e8 <HAL_I2C_Init+0x138>
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	1e59      	subs	r1, r3, #1
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80029e0:	3301      	adds	r3, #1
 80029e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029e6:	e051      	b.n	8002a8c <HAL_I2C_Init+0x1dc>
 80029e8:	2304      	movs	r3, #4
 80029ea:	e04f      	b.n	8002a8c <HAL_I2C_Init+0x1dc>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d111      	bne.n	8002a18 <HAL_I2C_Init+0x168>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	1e58      	subs	r0, r3, #1
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6859      	ldr	r1, [r3, #4]
 80029fc:	460b      	mov	r3, r1
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	440b      	add	r3, r1
 8002a02:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a06:	3301      	adds	r3, #1
 8002a08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	bf0c      	ite	eq
 8002a10:	2301      	moveq	r3, #1
 8002a12:	2300      	movne	r3, #0
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	e012      	b.n	8002a3e <HAL_I2C_Init+0x18e>
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	1e58      	subs	r0, r3, #1
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6859      	ldr	r1, [r3, #4]
 8002a20:	460b      	mov	r3, r1
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	440b      	add	r3, r1
 8002a26:	0099      	lsls	r1, r3, #2
 8002a28:	440b      	add	r3, r1
 8002a2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a2e:	3301      	adds	r3, #1
 8002a30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	bf0c      	ite	eq
 8002a38:	2301      	moveq	r3, #1
 8002a3a:	2300      	movne	r3, #0
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <HAL_I2C_Init+0x196>
 8002a42:	2301      	movs	r3, #1
 8002a44:	e022      	b.n	8002a8c <HAL_I2C_Init+0x1dc>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d10e      	bne.n	8002a6c <HAL_I2C_Init+0x1bc>
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	1e58      	subs	r0, r3, #1
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6859      	ldr	r1, [r3, #4]
 8002a56:	460b      	mov	r3, r1
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	440b      	add	r3, r1
 8002a5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a60:	3301      	adds	r3, #1
 8002a62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a6a:	e00f      	b.n	8002a8c <HAL_I2C_Init+0x1dc>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	1e58      	subs	r0, r3, #1
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6859      	ldr	r1, [r3, #4]
 8002a74:	460b      	mov	r3, r1
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	440b      	add	r3, r1
 8002a7a:	0099      	lsls	r1, r3, #2
 8002a7c:	440b      	add	r3, r1
 8002a7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a82:	3301      	adds	r3, #1
 8002a84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a8c:	6879      	ldr	r1, [r7, #4]
 8002a8e:	6809      	ldr	r1, [r1, #0]
 8002a90:	4313      	orrs	r3, r2
 8002a92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	69da      	ldr	r2, [r3, #28]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a1b      	ldr	r3, [r3, #32]
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	430a      	orrs	r2, r1
 8002aae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002aba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	6911      	ldr	r1, [r2, #16]
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	68d2      	ldr	r2, [r2, #12]
 8002ac6:	4311      	orrs	r1, r2
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	6812      	ldr	r2, [r2, #0]
 8002acc:	430b      	orrs	r3, r1
 8002ace:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	695a      	ldr	r2, [r3, #20]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	431a      	orrs	r2, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f042 0201 	orr.w	r2, r2, #1
 8002afa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2220      	movs	r2, #32
 8002b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	000186a0 	.word	0x000186a0
 8002b28:	001e847f 	.word	0x001e847f
 8002b2c:	003d08ff 	.word	0x003d08ff
 8002b30:	431bde83 	.word	0x431bde83
 8002b34:	10624dd3 	.word	0x10624dd3

08002b38 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b088      	sub	sp, #32
 8002b3c:	af02      	add	r7, sp, #8
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	607a      	str	r2, [r7, #4]
 8002b42:	461a      	mov	r2, r3
 8002b44:	460b      	mov	r3, r1
 8002b46:	817b      	strh	r3, [r7, #10]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b4c:	f7ff fbb4 	bl	80022b8 <HAL_GetTick>
 8002b50:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b20      	cmp	r3, #32
 8002b5c:	f040 80e0 	bne.w	8002d20 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	9300      	str	r3, [sp, #0]
 8002b64:	2319      	movs	r3, #25
 8002b66:	2201      	movs	r2, #1
 8002b68:	4970      	ldr	r1, [pc, #448]	@ (8002d2c <HAL_I2C_Master_Transmit+0x1f4>)
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	f000 fa92 	bl	8003094 <I2C_WaitOnFlagUntilTimeout>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002b76:	2302      	movs	r3, #2
 8002b78:	e0d3      	b.n	8002d22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d101      	bne.n	8002b88 <HAL_I2C_Master_Transmit+0x50>
 8002b84:	2302      	movs	r3, #2
 8002b86:	e0cc      	b.n	8002d22 <HAL_I2C_Master_Transmit+0x1ea>
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d007      	beq.n	8002bae <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f042 0201 	orr.w	r2, r2, #1
 8002bac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002bbc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2221      	movs	r2, #33	@ 0x21
 8002bc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2210      	movs	r2, #16
 8002bca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	893a      	ldrh	r2, [r7, #8]
 8002bde:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	4a50      	ldr	r2, [pc, #320]	@ (8002d30 <HAL_I2C_Master_Transmit+0x1f8>)
 8002bee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002bf0:	8979      	ldrh	r1, [r7, #10]
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	6a3a      	ldr	r2, [r7, #32]
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 f9ca 	bl	8002f90 <I2C_MasterRequestWrite>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e08d      	b.n	8002d22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c06:	2300      	movs	r3, #0
 8002c08:	613b      	str	r3, [r7, #16]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	695b      	ldr	r3, [r3, #20]
 8002c10:	613b      	str	r3, [r7, #16]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	613b      	str	r3, [r7, #16]
 8002c1a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002c1c:	e066      	b.n	8002cec <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	6a39      	ldr	r1, [r7, #32]
 8002c22:	68f8      	ldr	r0, [r7, #12]
 8002c24:	f000 fb50 	bl	80032c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00d      	beq.n	8002c4a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c32:	2b04      	cmp	r3, #4
 8002c34:	d107      	bne.n	8002c46 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c44:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e06b      	b.n	8002d22 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c4e:	781a      	ldrb	r2, [r3, #0]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c5a:	1c5a      	adds	r2, r3, #1
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	3b01      	subs	r3, #1
 8002c68:	b29a      	uxth	r2, r3
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c72:	3b01      	subs	r3, #1
 8002c74:	b29a      	uxth	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	695b      	ldr	r3, [r3, #20]
 8002c80:	f003 0304 	and.w	r3, r3, #4
 8002c84:	2b04      	cmp	r3, #4
 8002c86:	d11b      	bne.n	8002cc0 <HAL_I2C_Master_Transmit+0x188>
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d017      	beq.n	8002cc0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c94:	781a      	ldrb	r2, [r3, #0]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca0:	1c5a      	adds	r2, r3, #1
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	3b01      	subs	r3, #1
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	b29a      	uxth	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cc0:	697a      	ldr	r2, [r7, #20]
 8002cc2:	6a39      	ldr	r1, [r7, #32]
 8002cc4:	68f8      	ldr	r0, [r7, #12]
 8002cc6:	f000 fb47 	bl	8003358 <I2C_WaitOnBTFFlagUntilTimeout>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d00d      	beq.n	8002cec <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd4:	2b04      	cmp	r3, #4
 8002cd6:	d107      	bne.n	8002ce8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ce6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e01a      	b.n	8002d22 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d194      	bne.n	8002c1e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2220      	movs	r2, #32
 8002d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	e000      	b.n	8002d22 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002d20:	2302      	movs	r3, #2
  }
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3718      	adds	r7, #24
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	00100002 	.word	0x00100002
 8002d30:	ffff0000 	.word	0xffff0000

08002d34 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b08a      	sub	sp, #40	@ 0x28
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	607a      	str	r2, [r7, #4]
 8002d3e:	603b      	str	r3, [r7, #0]
 8002d40:	460b      	mov	r3, r1
 8002d42:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002d44:	f7ff fab8 	bl	80022b8 <HAL_GetTick>
 8002d48:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b20      	cmp	r3, #32
 8002d58:	f040 8111 	bne.w	8002f7e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	9300      	str	r3, [sp, #0]
 8002d60:	2319      	movs	r3, #25
 8002d62:	2201      	movs	r2, #1
 8002d64:	4988      	ldr	r1, [pc, #544]	@ (8002f88 <HAL_I2C_IsDeviceReady+0x254>)
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f000 f994 	bl	8003094 <I2C_WaitOnFlagUntilTimeout>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002d72:	2302      	movs	r3, #2
 8002d74:	e104      	b.n	8002f80 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d101      	bne.n	8002d84 <HAL_I2C_IsDeviceReady+0x50>
 8002d80:	2302      	movs	r3, #2
 8002d82:	e0fd      	b.n	8002f80 <HAL_I2C_IsDeviceReady+0x24c>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0301 	and.w	r3, r3, #1
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d007      	beq.n	8002daa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f042 0201 	orr.w	r2, r2, #1
 8002da8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002db8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2224      	movs	r2, #36	@ 0x24
 8002dbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	4a70      	ldr	r2, [pc, #448]	@ (8002f8c <HAL_I2C_IsDeviceReady+0x258>)
 8002dcc:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ddc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	9300      	str	r3, [sp, #0]
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002dea:	68f8      	ldr	r0, [r7, #12]
 8002dec:	f000 f952 	bl	8003094 <I2C_WaitOnFlagUntilTimeout>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00d      	beq.n	8002e12 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e04:	d103      	bne.n	8002e0e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e0c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e0b6      	b.n	8002f80 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e12:	897b      	ldrh	r3, [r7, #10]
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	461a      	mov	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002e20:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002e22:	f7ff fa49 	bl	80022b8 <HAL_GetTick>
 8002e26:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	bf0c      	ite	eq
 8002e36:	2301      	moveq	r3, #1
 8002e38:	2300      	movne	r3, #0
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e4c:	bf0c      	ite	eq
 8002e4e:	2301      	moveq	r3, #1
 8002e50:	2300      	movne	r3, #0
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002e56:	e025      	b.n	8002ea4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e58:	f7ff fa2e 	bl	80022b8 <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	683a      	ldr	r2, [r7, #0]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d302      	bcc.n	8002e6e <HAL_I2C_IsDeviceReady+0x13a>
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d103      	bne.n	8002e76 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	22a0      	movs	r2, #160	@ 0xa0
 8002e72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	695b      	ldr	r3, [r3, #20]
 8002e7c:	f003 0302 	and.w	r3, r3, #2
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	bf0c      	ite	eq
 8002e84:	2301      	moveq	r3, #1
 8002e86:	2300      	movne	r3, #0
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e9a:	bf0c      	ite	eq
 8002e9c:	2301      	moveq	r3, #1
 8002e9e:	2300      	movne	r3, #0
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2ba0      	cmp	r3, #160	@ 0xa0
 8002eae:	d005      	beq.n	8002ebc <HAL_I2C_IsDeviceReady+0x188>
 8002eb0:	7dfb      	ldrb	r3, [r7, #23]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d102      	bne.n	8002ebc <HAL_I2C_IsDeviceReady+0x188>
 8002eb6:	7dbb      	ldrb	r3, [r7, #22]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d0cd      	beq.n	8002e58 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2220      	movs	r2, #32
 8002ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	695b      	ldr	r3, [r3, #20]
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d129      	bne.n	8002f26 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ee0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	613b      	str	r3, [r7, #16]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	695b      	ldr	r3, [r3, #20]
 8002eec:	613b      	str	r3, [r7, #16]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	699b      	ldr	r3, [r3, #24]
 8002ef4:	613b      	str	r3, [r7, #16]
 8002ef6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	9300      	str	r3, [sp, #0]
 8002efc:	2319      	movs	r3, #25
 8002efe:	2201      	movs	r2, #1
 8002f00:	4921      	ldr	r1, [pc, #132]	@ (8002f88 <HAL_I2C_IsDeviceReady+0x254>)
 8002f02:	68f8      	ldr	r0, [r7, #12]
 8002f04:	f000 f8c6 	bl	8003094 <I2C_WaitOnFlagUntilTimeout>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e036      	b.n	8002f80 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2220      	movs	r2, #32
 8002f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002f22:	2300      	movs	r3, #0
 8002f24:	e02c      	b.n	8002f80 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f34:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f3e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	9300      	str	r3, [sp, #0]
 8002f44:	2319      	movs	r3, #25
 8002f46:	2201      	movs	r2, #1
 8002f48:	490f      	ldr	r1, [pc, #60]	@ (8002f88 <HAL_I2C_IsDeviceReady+0x254>)
 8002f4a:	68f8      	ldr	r0, [r7, #12]
 8002f4c:	f000 f8a2 	bl	8003094 <I2C_WaitOnFlagUntilTimeout>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e012      	b.n	8002f80 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	f4ff af32 	bcc.w	8002dce <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2220      	movs	r2, #32
 8002f6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e000      	b.n	8002f80 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002f7e:	2302      	movs	r3, #2
  }
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3720      	adds	r7, #32
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	00100002 	.word	0x00100002
 8002f8c:	ffff0000 	.word	0xffff0000

08002f90 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b088      	sub	sp, #32
 8002f94:	af02      	add	r7, sp, #8
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	607a      	str	r2, [r7, #4]
 8002f9a:	603b      	str	r3, [r7, #0]
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	2b08      	cmp	r3, #8
 8002faa:	d006      	beq.n	8002fba <I2C_MasterRequestWrite+0x2a>
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d003      	beq.n	8002fba <I2C_MasterRequestWrite+0x2a>
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002fb8:	d108      	bne.n	8002fcc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fc8:	601a      	str	r2, [r3, #0]
 8002fca:	e00b      	b.n	8002fe4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd0:	2b12      	cmp	r3, #18
 8002fd2:	d107      	bne.n	8002fe4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fe2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	9300      	str	r3, [sp, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ff0:	68f8      	ldr	r0, [r7, #12]
 8002ff2:	f000 f84f 	bl	8003094 <I2C_WaitOnFlagUntilTimeout>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00d      	beq.n	8003018 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003006:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800300a:	d103      	bne.n	8003014 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003012:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e035      	b.n	8003084 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003020:	d108      	bne.n	8003034 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003022:	897b      	ldrh	r3, [r7, #10]
 8003024:	b2db      	uxtb	r3, r3
 8003026:	461a      	mov	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003030:	611a      	str	r2, [r3, #16]
 8003032:	e01b      	b.n	800306c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003034:	897b      	ldrh	r3, [r7, #10]
 8003036:	11db      	asrs	r3, r3, #7
 8003038:	b2db      	uxtb	r3, r3
 800303a:	f003 0306 	and.w	r3, r3, #6
 800303e:	b2db      	uxtb	r3, r3
 8003040:	f063 030f 	orn	r3, r3, #15
 8003044:	b2da      	uxtb	r2, r3
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	490e      	ldr	r1, [pc, #56]	@ (800308c <I2C_MasterRequestWrite+0xfc>)
 8003052:	68f8      	ldr	r0, [r7, #12]
 8003054:	f000 f898 	bl	8003188 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e010      	b.n	8003084 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003062:	897b      	ldrh	r3, [r7, #10]
 8003064:	b2da      	uxtb	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	4907      	ldr	r1, [pc, #28]	@ (8003090 <I2C_MasterRequestWrite+0x100>)
 8003072:	68f8      	ldr	r0, [r7, #12]
 8003074:	f000 f888 	bl	8003188 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d001      	beq.n	8003082 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e000      	b.n	8003084 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003082:	2300      	movs	r3, #0
}
 8003084:	4618      	mov	r0, r3
 8003086:	3718      	adds	r7, #24
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	00010008 	.word	0x00010008
 8003090:	00010002 	.word	0x00010002

08003094 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	60b9      	str	r1, [r7, #8]
 800309e:	603b      	str	r3, [r7, #0]
 80030a0:	4613      	mov	r3, r2
 80030a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030a4:	e048      	b.n	8003138 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ac:	d044      	beq.n	8003138 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030ae:	f7ff f903 	bl	80022b8 <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	683a      	ldr	r2, [r7, #0]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d302      	bcc.n	80030c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d139      	bne.n	8003138 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	0c1b      	lsrs	r3, r3, #16
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d10d      	bne.n	80030ea <I2C_WaitOnFlagUntilTimeout+0x56>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	695b      	ldr	r3, [r3, #20]
 80030d4:	43da      	mvns	r2, r3
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	4013      	ands	r3, r2
 80030da:	b29b      	uxth	r3, r3
 80030dc:	2b00      	cmp	r3, #0
 80030de:	bf0c      	ite	eq
 80030e0:	2301      	moveq	r3, #1
 80030e2:	2300      	movne	r3, #0
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	461a      	mov	r2, r3
 80030e8:	e00c      	b.n	8003104 <I2C_WaitOnFlagUntilTimeout+0x70>
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	699b      	ldr	r3, [r3, #24]
 80030f0:	43da      	mvns	r2, r3
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	4013      	ands	r3, r2
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	bf0c      	ite	eq
 80030fc:	2301      	moveq	r3, #1
 80030fe:	2300      	movne	r3, #0
 8003100:	b2db      	uxtb	r3, r3
 8003102:	461a      	mov	r2, r3
 8003104:	79fb      	ldrb	r3, [r7, #7]
 8003106:	429a      	cmp	r2, r3
 8003108:	d116      	bne.n	8003138 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2220      	movs	r2, #32
 8003114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003124:	f043 0220 	orr.w	r2, r3, #32
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e023      	b.n	8003180 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	0c1b      	lsrs	r3, r3, #16
 800313c:	b2db      	uxtb	r3, r3
 800313e:	2b01      	cmp	r3, #1
 8003140:	d10d      	bne.n	800315e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	43da      	mvns	r2, r3
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	4013      	ands	r3, r2
 800314e:	b29b      	uxth	r3, r3
 8003150:	2b00      	cmp	r3, #0
 8003152:	bf0c      	ite	eq
 8003154:	2301      	moveq	r3, #1
 8003156:	2300      	movne	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	461a      	mov	r2, r3
 800315c:	e00c      	b.n	8003178 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	43da      	mvns	r2, r3
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	4013      	ands	r3, r2
 800316a:	b29b      	uxth	r3, r3
 800316c:	2b00      	cmp	r3, #0
 800316e:	bf0c      	ite	eq
 8003170:	2301      	moveq	r3, #1
 8003172:	2300      	movne	r3, #0
 8003174:	b2db      	uxtb	r3, r3
 8003176:	461a      	mov	r2, r3
 8003178:	79fb      	ldrb	r3, [r7, #7]
 800317a:	429a      	cmp	r2, r3
 800317c:	d093      	beq.n	80030a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3710      	adds	r7, #16
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
 8003194:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003196:	e071      	b.n	800327c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031a6:	d123      	bne.n	80031f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031b6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80031c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2220      	movs	r2, #32
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031dc:	f043 0204 	orr.w	r2, r3, #4
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e067      	b.n	80032c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f6:	d041      	beq.n	800327c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031f8:	f7ff f85e 	bl	80022b8 <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	429a      	cmp	r2, r3
 8003206:	d302      	bcc.n	800320e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d136      	bne.n	800327c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	0c1b      	lsrs	r3, r3, #16
 8003212:	b2db      	uxtb	r3, r3
 8003214:	2b01      	cmp	r3, #1
 8003216:	d10c      	bne.n	8003232 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	43da      	mvns	r2, r3
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	4013      	ands	r3, r2
 8003224:	b29b      	uxth	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	bf14      	ite	ne
 800322a:	2301      	movne	r3, #1
 800322c:	2300      	moveq	r3, #0
 800322e:	b2db      	uxtb	r3, r3
 8003230:	e00b      	b.n	800324a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	699b      	ldr	r3, [r3, #24]
 8003238:	43da      	mvns	r2, r3
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	4013      	ands	r3, r2
 800323e:	b29b      	uxth	r3, r3
 8003240:	2b00      	cmp	r3, #0
 8003242:	bf14      	ite	ne
 8003244:	2301      	movne	r3, #1
 8003246:	2300      	moveq	r3, #0
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d016      	beq.n	800327c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2220      	movs	r2, #32
 8003258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2200      	movs	r2, #0
 8003260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003268:	f043 0220 	orr.w	r2, r3, #32
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e021      	b.n	80032c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	0c1b      	lsrs	r3, r3, #16
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b01      	cmp	r3, #1
 8003284:	d10c      	bne.n	80032a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	695b      	ldr	r3, [r3, #20]
 800328c:	43da      	mvns	r2, r3
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	4013      	ands	r3, r2
 8003292:	b29b      	uxth	r3, r3
 8003294:	2b00      	cmp	r3, #0
 8003296:	bf14      	ite	ne
 8003298:	2301      	movne	r3, #1
 800329a:	2300      	moveq	r3, #0
 800329c:	b2db      	uxtb	r3, r3
 800329e:	e00b      	b.n	80032b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	43da      	mvns	r2, r3
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	4013      	ands	r3, r2
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	bf14      	ite	ne
 80032b2:	2301      	movne	r3, #1
 80032b4:	2300      	moveq	r3, #0
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f47f af6d 	bne.w	8003198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032d4:	e034      	b.n	8003340 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f000 f886 	bl	80033e8 <I2C_IsAcknowledgeFailed>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e034      	b.n	8003350 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ec:	d028      	beq.n	8003340 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ee:	f7fe ffe3 	bl	80022b8 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	68ba      	ldr	r2, [r7, #8]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d302      	bcc.n	8003304 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d11d      	bne.n	8003340 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	695b      	ldr	r3, [r3, #20]
 800330a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800330e:	2b80      	cmp	r3, #128	@ 0x80
 8003310:	d016      	beq.n	8003340 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2200      	movs	r2, #0
 8003316:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2220      	movs	r2, #32
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332c:	f043 0220 	orr.w	r2, r3, #32
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e007      	b.n	8003350 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800334a:	2b80      	cmp	r3, #128	@ 0x80
 800334c:	d1c3      	bne.n	80032d6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800334e:	2300      	movs	r3, #0
}
 8003350:	4618      	mov	r0, r3
 8003352:	3710      	adds	r7, #16
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003364:	e034      	b.n	80033d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f000 f83e 	bl	80033e8 <I2C_IsAcknowledgeFailed>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e034      	b.n	80033e0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800337c:	d028      	beq.n	80033d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800337e:	f7fe ff9b 	bl	80022b8 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	429a      	cmp	r2, r3
 800338c:	d302      	bcc.n	8003394 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d11d      	bne.n	80033d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	f003 0304 	and.w	r3, r3, #4
 800339e:	2b04      	cmp	r3, #4
 80033a0:	d016      	beq.n	80033d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2200      	movs	r2, #0
 80033a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2220      	movs	r2, #32
 80033ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033bc:	f043 0220 	orr.w	r2, r3, #32
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e007      	b.n	80033e0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	f003 0304 	and.w	r3, r3, #4
 80033da:	2b04      	cmp	r3, #4
 80033dc:	d1c3      	bne.n	8003366 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3710      	adds	r7, #16
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033fe:	d11b      	bne.n	8003438 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003408:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2220      	movs	r2, #32
 8003414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003424:	f043 0204 	orr.w	r2, r3, #4
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e000      	b.n	800343a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
	...

08003448 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800344e:	2300      	movs	r3, #0
 8003450:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003452:	2300      	movs	r3, #0
 8003454:	603b      	str	r3, [r7, #0]
 8003456:	4b20      	ldr	r3, [pc, #128]	@ (80034d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8003458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345a:	4a1f      	ldr	r2, [pc, #124]	@ (80034d8 <HAL_PWREx_EnableOverDrive+0x90>)
 800345c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003460:	6413      	str	r3, [r2, #64]	@ 0x40
 8003462:	4b1d      	ldr	r3, [pc, #116]	@ (80034d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8003464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003466:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800346a:	603b      	str	r3, [r7, #0]
 800346c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800346e:	4b1b      	ldr	r3, [pc, #108]	@ (80034dc <HAL_PWREx_EnableOverDrive+0x94>)
 8003470:	2201      	movs	r2, #1
 8003472:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003474:	f7fe ff20 	bl	80022b8 <HAL_GetTick>
 8003478:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800347a:	e009      	b.n	8003490 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800347c:	f7fe ff1c 	bl	80022b8 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800348a:	d901      	bls.n	8003490 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e01f      	b.n	80034d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003490:	4b13      	ldr	r3, [pc, #76]	@ (80034e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003498:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800349c:	d1ee      	bne.n	800347c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800349e:	4b11      	ldr	r3, [pc, #68]	@ (80034e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80034a0:	2201      	movs	r2, #1
 80034a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80034a4:	f7fe ff08 	bl	80022b8 <HAL_GetTick>
 80034a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80034aa:	e009      	b.n	80034c0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80034ac:	f7fe ff04 	bl	80022b8 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80034ba:	d901      	bls.n	80034c0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e007      	b.n	80034d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80034c0:	4b07      	ldr	r3, [pc, #28]	@ (80034e0 <HAL_PWREx_EnableOverDrive+0x98>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034cc:	d1ee      	bne.n	80034ac <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	40023800 	.word	0x40023800
 80034dc:	420e0040 	.word	0x420e0040
 80034e0:	40007000 	.word	0x40007000
 80034e4:	420e0044 	.word	0x420e0044

080034e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d101      	bne.n	80034fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e0cc      	b.n	8003696 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034fc:	4b68      	ldr	r3, [pc, #416]	@ (80036a0 <HAL_RCC_ClockConfig+0x1b8>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 030f 	and.w	r3, r3, #15
 8003504:	683a      	ldr	r2, [r7, #0]
 8003506:	429a      	cmp	r2, r3
 8003508:	d90c      	bls.n	8003524 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800350a:	4b65      	ldr	r3, [pc, #404]	@ (80036a0 <HAL_RCC_ClockConfig+0x1b8>)
 800350c:	683a      	ldr	r2, [r7, #0]
 800350e:	b2d2      	uxtb	r2, r2
 8003510:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003512:	4b63      	ldr	r3, [pc, #396]	@ (80036a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 030f 	and.w	r3, r3, #15
 800351a:	683a      	ldr	r2, [r7, #0]
 800351c:	429a      	cmp	r2, r3
 800351e:	d001      	beq.n	8003524 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e0b8      	b.n	8003696 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d020      	beq.n	8003572 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0304 	and.w	r3, r3, #4
 8003538:	2b00      	cmp	r3, #0
 800353a:	d005      	beq.n	8003548 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800353c:	4b59      	ldr	r3, [pc, #356]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	4a58      	ldr	r2, [pc, #352]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003542:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003546:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0308 	and.w	r3, r3, #8
 8003550:	2b00      	cmp	r3, #0
 8003552:	d005      	beq.n	8003560 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003554:	4b53      	ldr	r3, [pc, #332]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	4a52      	ldr	r2, [pc, #328]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 800355a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800355e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003560:	4b50      	ldr	r3, [pc, #320]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	494d      	ldr	r1, [pc, #308]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 800356e:	4313      	orrs	r3, r2
 8003570:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	2b00      	cmp	r3, #0
 800357c:	d044      	beq.n	8003608 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d107      	bne.n	8003596 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003586:	4b47      	ldr	r3, [pc, #284]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d119      	bne.n	80035c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e07f      	b.n	8003696 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	2b02      	cmp	r3, #2
 800359c:	d003      	beq.n	80035a6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035a2:	2b03      	cmp	r3, #3
 80035a4:	d107      	bne.n	80035b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035a6:	4b3f      	ldr	r3, [pc, #252]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d109      	bne.n	80035c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e06f      	b.n	8003696 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035b6:	4b3b      	ldr	r3, [pc, #236]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e067      	b.n	8003696 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035c6:	4b37      	ldr	r3, [pc, #220]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f023 0203 	bic.w	r2, r3, #3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	4934      	ldr	r1, [pc, #208]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035d8:	f7fe fe6e 	bl	80022b8 <HAL_GetTick>
 80035dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035de:	e00a      	b.n	80035f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035e0:	f7fe fe6a 	bl	80022b8 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e04f      	b.n	8003696 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035f6:	4b2b      	ldr	r3, [pc, #172]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f003 020c 	and.w	r2, r3, #12
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	429a      	cmp	r2, r3
 8003606:	d1eb      	bne.n	80035e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003608:	4b25      	ldr	r3, [pc, #148]	@ (80036a0 <HAL_RCC_ClockConfig+0x1b8>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 030f 	and.w	r3, r3, #15
 8003610:	683a      	ldr	r2, [r7, #0]
 8003612:	429a      	cmp	r2, r3
 8003614:	d20c      	bcs.n	8003630 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003616:	4b22      	ldr	r3, [pc, #136]	@ (80036a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003618:	683a      	ldr	r2, [r7, #0]
 800361a:	b2d2      	uxtb	r2, r2
 800361c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800361e:	4b20      	ldr	r3, [pc, #128]	@ (80036a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 030f 	and.w	r3, r3, #15
 8003626:	683a      	ldr	r2, [r7, #0]
 8003628:	429a      	cmp	r2, r3
 800362a:	d001      	beq.n	8003630 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e032      	b.n	8003696 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0304 	and.w	r3, r3, #4
 8003638:	2b00      	cmp	r3, #0
 800363a:	d008      	beq.n	800364e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800363c:	4b19      	ldr	r3, [pc, #100]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	4916      	ldr	r1, [pc, #88]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 800364a:	4313      	orrs	r3, r2
 800364c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0308 	and.w	r3, r3, #8
 8003656:	2b00      	cmp	r3, #0
 8003658:	d009      	beq.n	800366e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800365a:	4b12      	ldr	r3, [pc, #72]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	691b      	ldr	r3, [r3, #16]
 8003666:	00db      	lsls	r3, r3, #3
 8003668:	490e      	ldr	r1, [pc, #56]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 800366a:	4313      	orrs	r3, r2
 800366c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800366e:	f000 f841 	bl	80036f4 <HAL_RCC_GetSysClockFreq>
 8003672:	4602      	mov	r2, r0
 8003674:	4b0b      	ldr	r3, [pc, #44]	@ (80036a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	091b      	lsrs	r3, r3, #4
 800367a:	f003 030f 	and.w	r3, r3, #15
 800367e:	490a      	ldr	r1, [pc, #40]	@ (80036a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003680:	5ccb      	ldrb	r3, [r1, r3]
 8003682:	fa22 f303 	lsr.w	r3, r2, r3
 8003686:	4a09      	ldr	r2, [pc, #36]	@ (80036ac <HAL_RCC_ClockConfig+0x1c4>)
 8003688:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800368a:	4b09      	ldr	r3, [pc, #36]	@ (80036b0 <HAL_RCC_ClockConfig+0x1c8>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f7fe fdce 	bl	8002230 <HAL_InitTick>

  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	40023c00 	.word	0x40023c00
 80036a4:	40023800 	.word	0x40023800
 80036a8:	08008d98 	.word	0x08008d98
 80036ac:	20000014 	.word	0x20000014
 80036b0:	20000018 	.word	0x20000018

080036b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036b8:	4b03      	ldr	r3, [pc, #12]	@ (80036c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80036ba:	681b      	ldr	r3, [r3, #0]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	20000014 	.word	0x20000014

080036cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036d0:	f7ff fff0 	bl	80036b4 <HAL_RCC_GetHCLKFreq>
 80036d4:	4602      	mov	r2, r0
 80036d6:	4b05      	ldr	r3, [pc, #20]	@ (80036ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	0a9b      	lsrs	r3, r3, #10
 80036dc:	f003 0307 	and.w	r3, r3, #7
 80036e0:	4903      	ldr	r1, [pc, #12]	@ (80036f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036e2:	5ccb      	ldrb	r3, [r1, r3]
 80036e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	40023800 	.word	0x40023800
 80036f0:	08008da8 	.word	0x08008da8

080036f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036f8:	b0ae      	sub	sp, #184	@ 0xb8
 80036fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80036fc:	2300      	movs	r3, #0
 80036fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003702:	2300      	movs	r3, #0
 8003704:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003708:	2300      	movs	r3, #0
 800370a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800370e:	2300      	movs	r3, #0
 8003710:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003714:	2300      	movs	r3, #0
 8003716:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800371a:	4bcb      	ldr	r3, [pc, #812]	@ (8003a48 <HAL_RCC_GetSysClockFreq+0x354>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	f003 030c 	and.w	r3, r3, #12
 8003722:	2b0c      	cmp	r3, #12
 8003724:	f200 8206 	bhi.w	8003b34 <HAL_RCC_GetSysClockFreq+0x440>
 8003728:	a201      	add	r2, pc, #4	@ (adr r2, 8003730 <HAL_RCC_GetSysClockFreq+0x3c>)
 800372a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800372e:	bf00      	nop
 8003730:	08003765 	.word	0x08003765
 8003734:	08003b35 	.word	0x08003b35
 8003738:	08003b35 	.word	0x08003b35
 800373c:	08003b35 	.word	0x08003b35
 8003740:	0800376d 	.word	0x0800376d
 8003744:	08003b35 	.word	0x08003b35
 8003748:	08003b35 	.word	0x08003b35
 800374c:	08003b35 	.word	0x08003b35
 8003750:	08003775 	.word	0x08003775
 8003754:	08003b35 	.word	0x08003b35
 8003758:	08003b35 	.word	0x08003b35
 800375c:	08003b35 	.word	0x08003b35
 8003760:	08003965 	.word	0x08003965
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003764:	4bb9      	ldr	r3, [pc, #740]	@ (8003a4c <HAL_RCC_GetSysClockFreq+0x358>)
 8003766:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800376a:	e1e7      	b.n	8003b3c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800376c:	4bb8      	ldr	r3, [pc, #736]	@ (8003a50 <HAL_RCC_GetSysClockFreq+0x35c>)
 800376e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003772:	e1e3      	b.n	8003b3c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003774:	4bb4      	ldr	r3, [pc, #720]	@ (8003a48 <HAL_RCC_GetSysClockFreq+0x354>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800377c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003780:	4bb1      	ldr	r3, [pc, #708]	@ (8003a48 <HAL_RCC_GetSysClockFreq+0x354>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d071      	beq.n	8003870 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800378c:	4bae      	ldr	r3, [pc, #696]	@ (8003a48 <HAL_RCC_GetSysClockFreq+0x354>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	099b      	lsrs	r3, r3, #6
 8003792:	2200      	movs	r2, #0
 8003794:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003798:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800379c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80037a8:	2300      	movs	r3, #0
 80037aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80037ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80037b2:	4622      	mov	r2, r4
 80037b4:	462b      	mov	r3, r5
 80037b6:	f04f 0000 	mov.w	r0, #0
 80037ba:	f04f 0100 	mov.w	r1, #0
 80037be:	0159      	lsls	r1, r3, #5
 80037c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037c4:	0150      	lsls	r0, r2, #5
 80037c6:	4602      	mov	r2, r0
 80037c8:	460b      	mov	r3, r1
 80037ca:	4621      	mov	r1, r4
 80037cc:	1a51      	subs	r1, r2, r1
 80037ce:	6439      	str	r1, [r7, #64]	@ 0x40
 80037d0:	4629      	mov	r1, r5
 80037d2:	eb63 0301 	sbc.w	r3, r3, r1
 80037d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80037d8:	f04f 0200 	mov.w	r2, #0
 80037dc:	f04f 0300 	mov.w	r3, #0
 80037e0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80037e4:	4649      	mov	r1, r9
 80037e6:	018b      	lsls	r3, r1, #6
 80037e8:	4641      	mov	r1, r8
 80037ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037ee:	4641      	mov	r1, r8
 80037f0:	018a      	lsls	r2, r1, #6
 80037f2:	4641      	mov	r1, r8
 80037f4:	1a51      	subs	r1, r2, r1
 80037f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80037f8:	4649      	mov	r1, r9
 80037fa:	eb63 0301 	sbc.w	r3, r3, r1
 80037fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003800:	f04f 0200 	mov.w	r2, #0
 8003804:	f04f 0300 	mov.w	r3, #0
 8003808:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800380c:	4649      	mov	r1, r9
 800380e:	00cb      	lsls	r3, r1, #3
 8003810:	4641      	mov	r1, r8
 8003812:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003816:	4641      	mov	r1, r8
 8003818:	00ca      	lsls	r2, r1, #3
 800381a:	4610      	mov	r0, r2
 800381c:	4619      	mov	r1, r3
 800381e:	4603      	mov	r3, r0
 8003820:	4622      	mov	r2, r4
 8003822:	189b      	adds	r3, r3, r2
 8003824:	633b      	str	r3, [r7, #48]	@ 0x30
 8003826:	462b      	mov	r3, r5
 8003828:	460a      	mov	r2, r1
 800382a:	eb42 0303 	adc.w	r3, r2, r3
 800382e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003830:	f04f 0200 	mov.w	r2, #0
 8003834:	f04f 0300 	mov.w	r3, #0
 8003838:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800383c:	4629      	mov	r1, r5
 800383e:	024b      	lsls	r3, r1, #9
 8003840:	4621      	mov	r1, r4
 8003842:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003846:	4621      	mov	r1, r4
 8003848:	024a      	lsls	r2, r1, #9
 800384a:	4610      	mov	r0, r2
 800384c:	4619      	mov	r1, r3
 800384e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003852:	2200      	movs	r2, #0
 8003854:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003858:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800385c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003860:	f7fd f9c2 	bl	8000be8 <__aeabi_uldivmod>
 8003864:	4602      	mov	r2, r0
 8003866:	460b      	mov	r3, r1
 8003868:	4613      	mov	r3, r2
 800386a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800386e:	e067      	b.n	8003940 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003870:	4b75      	ldr	r3, [pc, #468]	@ (8003a48 <HAL_RCC_GetSysClockFreq+0x354>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	099b      	lsrs	r3, r3, #6
 8003876:	2200      	movs	r2, #0
 8003878:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800387c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003880:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003888:	67bb      	str	r3, [r7, #120]	@ 0x78
 800388a:	2300      	movs	r3, #0
 800388c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800388e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003892:	4622      	mov	r2, r4
 8003894:	462b      	mov	r3, r5
 8003896:	f04f 0000 	mov.w	r0, #0
 800389a:	f04f 0100 	mov.w	r1, #0
 800389e:	0159      	lsls	r1, r3, #5
 80038a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038a4:	0150      	lsls	r0, r2, #5
 80038a6:	4602      	mov	r2, r0
 80038a8:	460b      	mov	r3, r1
 80038aa:	4621      	mov	r1, r4
 80038ac:	1a51      	subs	r1, r2, r1
 80038ae:	62b9      	str	r1, [r7, #40]	@ 0x28
 80038b0:	4629      	mov	r1, r5
 80038b2:	eb63 0301 	sbc.w	r3, r3, r1
 80038b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038b8:	f04f 0200 	mov.w	r2, #0
 80038bc:	f04f 0300 	mov.w	r3, #0
 80038c0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80038c4:	4649      	mov	r1, r9
 80038c6:	018b      	lsls	r3, r1, #6
 80038c8:	4641      	mov	r1, r8
 80038ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038ce:	4641      	mov	r1, r8
 80038d0:	018a      	lsls	r2, r1, #6
 80038d2:	4641      	mov	r1, r8
 80038d4:	ebb2 0a01 	subs.w	sl, r2, r1
 80038d8:	4649      	mov	r1, r9
 80038da:	eb63 0b01 	sbc.w	fp, r3, r1
 80038de:	f04f 0200 	mov.w	r2, #0
 80038e2:	f04f 0300 	mov.w	r3, #0
 80038e6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038ea:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038f2:	4692      	mov	sl, r2
 80038f4:	469b      	mov	fp, r3
 80038f6:	4623      	mov	r3, r4
 80038f8:	eb1a 0303 	adds.w	r3, sl, r3
 80038fc:	623b      	str	r3, [r7, #32]
 80038fe:	462b      	mov	r3, r5
 8003900:	eb4b 0303 	adc.w	r3, fp, r3
 8003904:	627b      	str	r3, [r7, #36]	@ 0x24
 8003906:	f04f 0200 	mov.w	r2, #0
 800390a:	f04f 0300 	mov.w	r3, #0
 800390e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003912:	4629      	mov	r1, r5
 8003914:	028b      	lsls	r3, r1, #10
 8003916:	4621      	mov	r1, r4
 8003918:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800391c:	4621      	mov	r1, r4
 800391e:	028a      	lsls	r2, r1, #10
 8003920:	4610      	mov	r0, r2
 8003922:	4619      	mov	r1, r3
 8003924:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003928:	2200      	movs	r2, #0
 800392a:	673b      	str	r3, [r7, #112]	@ 0x70
 800392c:	677a      	str	r2, [r7, #116]	@ 0x74
 800392e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003932:	f7fd f959 	bl	8000be8 <__aeabi_uldivmod>
 8003936:	4602      	mov	r2, r0
 8003938:	460b      	mov	r3, r1
 800393a:	4613      	mov	r3, r2
 800393c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003940:	4b41      	ldr	r3, [pc, #260]	@ (8003a48 <HAL_RCC_GetSysClockFreq+0x354>)
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	0c1b      	lsrs	r3, r3, #16
 8003946:	f003 0303 	and.w	r3, r3, #3
 800394a:	3301      	adds	r3, #1
 800394c:	005b      	lsls	r3, r3, #1
 800394e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003952:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003956:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800395a:	fbb2 f3f3 	udiv	r3, r2, r3
 800395e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003962:	e0eb      	b.n	8003b3c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003964:	4b38      	ldr	r3, [pc, #224]	@ (8003a48 <HAL_RCC_GetSysClockFreq+0x354>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800396c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003970:	4b35      	ldr	r3, [pc, #212]	@ (8003a48 <HAL_RCC_GetSysClockFreq+0x354>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d06b      	beq.n	8003a54 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800397c:	4b32      	ldr	r3, [pc, #200]	@ (8003a48 <HAL_RCC_GetSysClockFreq+0x354>)
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	099b      	lsrs	r3, r3, #6
 8003982:	2200      	movs	r2, #0
 8003984:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003986:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003988:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800398a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800398e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003990:	2300      	movs	r3, #0
 8003992:	667b      	str	r3, [r7, #100]	@ 0x64
 8003994:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003998:	4622      	mov	r2, r4
 800399a:	462b      	mov	r3, r5
 800399c:	f04f 0000 	mov.w	r0, #0
 80039a0:	f04f 0100 	mov.w	r1, #0
 80039a4:	0159      	lsls	r1, r3, #5
 80039a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039aa:	0150      	lsls	r0, r2, #5
 80039ac:	4602      	mov	r2, r0
 80039ae:	460b      	mov	r3, r1
 80039b0:	4621      	mov	r1, r4
 80039b2:	1a51      	subs	r1, r2, r1
 80039b4:	61b9      	str	r1, [r7, #24]
 80039b6:	4629      	mov	r1, r5
 80039b8:	eb63 0301 	sbc.w	r3, r3, r1
 80039bc:	61fb      	str	r3, [r7, #28]
 80039be:	f04f 0200 	mov.w	r2, #0
 80039c2:	f04f 0300 	mov.w	r3, #0
 80039c6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80039ca:	4659      	mov	r1, fp
 80039cc:	018b      	lsls	r3, r1, #6
 80039ce:	4651      	mov	r1, sl
 80039d0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80039d4:	4651      	mov	r1, sl
 80039d6:	018a      	lsls	r2, r1, #6
 80039d8:	4651      	mov	r1, sl
 80039da:	ebb2 0801 	subs.w	r8, r2, r1
 80039de:	4659      	mov	r1, fp
 80039e0:	eb63 0901 	sbc.w	r9, r3, r1
 80039e4:	f04f 0200 	mov.w	r2, #0
 80039e8:	f04f 0300 	mov.w	r3, #0
 80039ec:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80039f0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80039f4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80039f8:	4690      	mov	r8, r2
 80039fa:	4699      	mov	r9, r3
 80039fc:	4623      	mov	r3, r4
 80039fe:	eb18 0303 	adds.w	r3, r8, r3
 8003a02:	613b      	str	r3, [r7, #16]
 8003a04:	462b      	mov	r3, r5
 8003a06:	eb49 0303 	adc.w	r3, r9, r3
 8003a0a:	617b      	str	r3, [r7, #20]
 8003a0c:	f04f 0200 	mov.w	r2, #0
 8003a10:	f04f 0300 	mov.w	r3, #0
 8003a14:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003a18:	4629      	mov	r1, r5
 8003a1a:	024b      	lsls	r3, r1, #9
 8003a1c:	4621      	mov	r1, r4
 8003a1e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003a22:	4621      	mov	r1, r4
 8003a24:	024a      	lsls	r2, r1, #9
 8003a26:	4610      	mov	r0, r2
 8003a28:	4619      	mov	r1, r3
 8003a2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a2e:	2200      	movs	r2, #0
 8003a30:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003a32:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003a34:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a38:	f7fd f8d6 	bl	8000be8 <__aeabi_uldivmod>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	460b      	mov	r3, r1
 8003a40:	4613      	mov	r3, r2
 8003a42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a46:	e065      	b.n	8003b14 <HAL_RCC_GetSysClockFreq+0x420>
 8003a48:	40023800 	.word	0x40023800
 8003a4c:	00f42400 	.word	0x00f42400
 8003a50:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a54:	4b3d      	ldr	r3, [pc, #244]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x458>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	099b      	lsrs	r3, r3, #6
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	4611      	mov	r1, r2
 8003a60:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003a64:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a66:	2300      	movs	r3, #0
 8003a68:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a6a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003a6e:	4642      	mov	r2, r8
 8003a70:	464b      	mov	r3, r9
 8003a72:	f04f 0000 	mov.w	r0, #0
 8003a76:	f04f 0100 	mov.w	r1, #0
 8003a7a:	0159      	lsls	r1, r3, #5
 8003a7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a80:	0150      	lsls	r0, r2, #5
 8003a82:	4602      	mov	r2, r0
 8003a84:	460b      	mov	r3, r1
 8003a86:	4641      	mov	r1, r8
 8003a88:	1a51      	subs	r1, r2, r1
 8003a8a:	60b9      	str	r1, [r7, #8]
 8003a8c:	4649      	mov	r1, r9
 8003a8e:	eb63 0301 	sbc.w	r3, r3, r1
 8003a92:	60fb      	str	r3, [r7, #12]
 8003a94:	f04f 0200 	mov.w	r2, #0
 8003a98:	f04f 0300 	mov.w	r3, #0
 8003a9c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003aa0:	4659      	mov	r1, fp
 8003aa2:	018b      	lsls	r3, r1, #6
 8003aa4:	4651      	mov	r1, sl
 8003aa6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003aaa:	4651      	mov	r1, sl
 8003aac:	018a      	lsls	r2, r1, #6
 8003aae:	4651      	mov	r1, sl
 8003ab0:	1a54      	subs	r4, r2, r1
 8003ab2:	4659      	mov	r1, fp
 8003ab4:	eb63 0501 	sbc.w	r5, r3, r1
 8003ab8:	f04f 0200 	mov.w	r2, #0
 8003abc:	f04f 0300 	mov.w	r3, #0
 8003ac0:	00eb      	lsls	r3, r5, #3
 8003ac2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ac6:	00e2      	lsls	r2, r4, #3
 8003ac8:	4614      	mov	r4, r2
 8003aca:	461d      	mov	r5, r3
 8003acc:	4643      	mov	r3, r8
 8003ace:	18e3      	adds	r3, r4, r3
 8003ad0:	603b      	str	r3, [r7, #0]
 8003ad2:	464b      	mov	r3, r9
 8003ad4:	eb45 0303 	adc.w	r3, r5, r3
 8003ad8:	607b      	str	r3, [r7, #4]
 8003ada:	f04f 0200 	mov.w	r2, #0
 8003ade:	f04f 0300 	mov.w	r3, #0
 8003ae2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ae6:	4629      	mov	r1, r5
 8003ae8:	028b      	lsls	r3, r1, #10
 8003aea:	4621      	mov	r1, r4
 8003aec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003af0:	4621      	mov	r1, r4
 8003af2:	028a      	lsls	r2, r1, #10
 8003af4:	4610      	mov	r0, r2
 8003af6:	4619      	mov	r1, r3
 8003af8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003afc:	2200      	movs	r2, #0
 8003afe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b00:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003b02:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003b06:	f7fd f86f 	bl	8000be8 <__aeabi_uldivmod>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	4613      	mov	r3, r2
 8003b10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003b14:	4b0d      	ldr	r3, [pc, #52]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x458>)
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	0f1b      	lsrs	r3, r3, #28
 8003b1a:	f003 0307 	and.w	r3, r3, #7
 8003b1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003b22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003b26:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003b32:	e003      	b.n	8003b3c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b34:	4b06      	ldr	r3, [pc, #24]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003b36:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003b3a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b3c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	37b8      	adds	r7, #184	@ 0xb8
 8003b44:	46bd      	mov	sp, r7
 8003b46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b4a:	bf00      	nop
 8003b4c:	40023800 	.word	0x40023800
 8003b50:	00f42400 	.word	0x00f42400

08003b54 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d101      	bne.n	8003b66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e28d      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f000 8083 	beq.w	8003c7a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003b74:	4b94      	ldr	r3, [pc, #592]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f003 030c 	and.w	r3, r3, #12
 8003b7c:	2b04      	cmp	r3, #4
 8003b7e:	d019      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003b80:	4b91      	ldr	r3, [pc, #580]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f003 030c 	and.w	r3, r3, #12
        || \
 8003b88:	2b08      	cmp	r3, #8
 8003b8a:	d106      	bne.n	8003b9a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003b8c:	4b8e      	ldr	r3, [pc, #568]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b94:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b98:	d00c      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b9a:	4b8b      	ldr	r3, [pc, #556]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003ba2:	2b0c      	cmp	r3, #12
 8003ba4:	d112      	bne.n	8003bcc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ba6:	4b88      	ldr	r3, [pc, #544]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003bb2:	d10b      	bne.n	8003bcc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bb4:	4b84      	ldr	r3, [pc, #528]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d05b      	beq.n	8003c78 <HAL_RCC_OscConfig+0x124>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d157      	bne.n	8003c78 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e25a      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bd4:	d106      	bne.n	8003be4 <HAL_RCC_OscConfig+0x90>
 8003bd6:	4b7c      	ldr	r3, [pc, #496]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a7b      	ldr	r2, [pc, #492]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003bdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003be0:	6013      	str	r3, [r2, #0]
 8003be2:	e01d      	b.n	8003c20 <HAL_RCC_OscConfig+0xcc>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bec:	d10c      	bne.n	8003c08 <HAL_RCC_OscConfig+0xb4>
 8003bee:	4b76      	ldr	r3, [pc, #472]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a75      	ldr	r2, [pc, #468]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003bf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bf8:	6013      	str	r3, [r2, #0]
 8003bfa:	4b73      	ldr	r3, [pc, #460]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a72      	ldr	r2, [pc, #456]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003c00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c04:	6013      	str	r3, [r2, #0]
 8003c06:	e00b      	b.n	8003c20 <HAL_RCC_OscConfig+0xcc>
 8003c08:	4b6f      	ldr	r3, [pc, #444]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a6e      	ldr	r2, [pc, #440]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003c0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c12:	6013      	str	r3, [r2, #0]
 8003c14:	4b6c      	ldr	r3, [pc, #432]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a6b      	ldr	r2, [pc, #428]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003c1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d013      	beq.n	8003c50 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c28:	f7fe fb46 	bl	80022b8 <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c2e:	e008      	b.n	8003c42 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c30:	f7fe fb42 	bl	80022b8 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b64      	cmp	r3, #100	@ 0x64
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e21f      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c42:	4b61      	ldr	r3, [pc, #388]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d0f0      	beq.n	8003c30 <HAL_RCC_OscConfig+0xdc>
 8003c4e:	e014      	b.n	8003c7a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c50:	f7fe fb32 	bl	80022b8 <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c56:	e008      	b.n	8003c6a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c58:	f7fe fb2e 	bl	80022b8 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b64      	cmp	r3, #100	@ 0x64
 8003c64:	d901      	bls.n	8003c6a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e20b      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c6a:	4b57      	ldr	r3, [pc, #348]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1f0      	bne.n	8003c58 <HAL_RCC_OscConfig+0x104>
 8003c76:	e000      	b.n	8003c7a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0302 	and.w	r3, r3, #2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d06f      	beq.n	8003d66 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003c86:	4b50      	ldr	r3, [pc, #320]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f003 030c 	and.w	r3, r3, #12
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d017      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003c92:	4b4d      	ldr	r3, [pc, #308]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f003 030c 	and.w	r3, r3, #12
        || \
 8003c9a:	2b08      	cmp	r3, #8
 8003c9c:	d105      	bne.n	8003caa <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003c9e:	4b4a      	ldr	r3, [pc, #296]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00b      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003caa:	4b47      	ldr	r3, [pc, #284]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003cb2:	2b0c      	cmp	r3, #12
 8003cb4:	d11c      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cb6:	4b44      	ldr	r3, [pc, #272]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d116      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cc2:	4b41      	ldr	r3, [pc, #260]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0302 	and.w	r3, r3, #2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d005      	beq.n	8003cda <HAL_RCC_OscConfig+0x186>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d001      	beq.n	8003cda <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e1d3      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cda:	4b3b      	ldr	r3, [pc, #236]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	00db      	lsls	r3, r3, #3
 8003ce8:	4937      	ldr	r1, [pc, #220]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cee:	e03a      	b.n	8003d66 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d020      	beq.n	8003d3a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cf8:	4b34      	ldr	r3, [pc, #208]	@ (8003dcc <HAL_RCC_OscConfig+0x278>)
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cfe:	f7fe fadb 	bl	80022b8 <HAL_GetTick>
 8003d02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d04:	e008      	b.n	8003d18 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d06:	f7fe fad7 	bl	80022b8 <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d901      	bls.n	8003d18 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e1b4      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d18:	4b2b      	ldr	r3, [pc, #172]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d0f0      	beq.n	8003d06 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d24:	4b28      	ldr	r3, [pc, #160]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	00db      	lsls	r3, r3, #3
 8003d32:	4925      	ldr	r1, [pc, #148]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	600b      	str	r3, [r1, #0]
 8003d38:	e015      	b.n	8003d66 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d3a:	4b24      	ldr	r3, [pc, #144]	@ (8003dcc <HAL_RCC_OscConfig+0x278>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d40:	f7fe faba 	bl	80022b8 <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d46:	e008      	b.n	8003d5a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d48:	f7fe fab6 	bl	80022b8 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e193      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d5a:	4b1b      	ldr	r3, [pc, #108]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d1f0      	bne.n	8003d48 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0308 	and.w	r3, r3, #8
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d036      	beq.n	8003de0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d016      	beq.n	8003da8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d7a:	4b15      	ldr	r3, [pc, #84]	@ (8003dd0 <HAL_RCC_OscConfig+0x27c>)
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d80:	f7fe fa9a 	bl	80022b8 <HAL_GetTick>
 8003d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d86:	e008      	b.n	8003d9a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d88:	f7fe fa96 	bl	80022b8 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	2b02      	cmp	r3, #2
 8003d94:	d901      	bls.n	8003d9a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e173      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003d9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d0f0      	beq.n	8003d88 <HAL_RCC_OscConfig+0x234>
 8003da6:	e01b      	b.n	8003de0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003da8:	4b09      	ldr	r3, [pc, #36]	@ (8003dd0 <HAL_RCC_OscConfig+0x27c>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dae:	f7fe fa83 	bl	80022b8 <HAL_GetTick>
 8003db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003db4:	e00e      	b.n	8003dd4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003db6:	f7fe fa7f 	bl	80022b8 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d907      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e15c      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
 8003dc8:	40023800 	.word	0x40023800
 8003dcc:	42470000 	.word	0x42470000
 8003dd0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dd4:	4b8a      	ldr	r3, [pc, #552]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003dd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d1ea      	bne.n	8003db6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0304 	and.w	r3, r3, #4
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f000 8097 	beq.w	8003f1c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dee:	2300      	movs	r3, #0
 8003df0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003df2:	4b83      	ldr	r3, [pc, #524]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10f      	bne.n	8003e1e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dfe:	2300      	movs	r3, #0
 8003e00:	60bb      	str	r3, [r7, #8]
 8003e02:	4b7f      	ldr	r3, [pc, #508]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e06:	4a7e      	ldr	r2, [pc, #504]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003e08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e0e:	4b7c      	ldr	r3, [pc, #496]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e16:	60bb      	str	r3, [r7, #8]
 8003e18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e1e:	4b79      	ldr	r3, [pc, #484]	@ (8004004 <HAL_RCC_OscConfig+0x4b0>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d118      	bne.n	8003e5c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e2a:	4b76      	ldr	r3, [pc, #472]	@ (8004004 <HAL_RCC_OscConfig+0x4b0>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a75      	ldr	r2, [pc, #468]	@ (8004004 <HAL_RCC_OscConfig+0x4b0>)
 8003e30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e36:	f7fe fa3f 	bl	80022b8 <HAL_GetTick>
 8003e3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e3c:	e008      	b.n	8003e50 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e3e:	f7fe fa3b 	bl	80022b8 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d901      	bls.n	8003e50 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e118      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e50:	4b6c      	ldr	r3, [pc, #432]	@ (8004004 <HAL_RCC_OscConfig+0x4b0>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d0f0      	beq.n	8003e3e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d106      	bne.n	8003e72 <HAL_RCC_OscConfig+0x31e>
 8003e64:	4b66      	ldr	r3, [pc, #408]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003e66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e68:	4a65      	ldr	r2, [pc, #404]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003e6a:	f043 0301 	orr.w	r3, r3, #1
 8003e6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e70:	e01c      	b.n	8003eac <HAL_RCC_OscConfig+0x358>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	2b05      	cmp	r3, #5
 8003e78:	d10c      	bne.n	8003e94 <HAL_RCC_OscConfig+0x340>
 8003e7a:	4b61      	ldr	r3, [pc, #388]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e7e:	4a60      	ldr	r2, [pc, #384]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003e80:	f043 0304 	orr.w	r3, r3, #4
 8003e84:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e86:	4b5e      	ldr	r3, [pc, #376]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e8a:	4a5d      	ldr	r2, [pc, #372]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003e8c:	f043 0301 	orr.w	r3, r3, #1
 8003e90:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e92:	e00b      	b.n	8003eac <HAL_RCC_OscConfig+0x358>
 8003e94:	4b5a      	ldr	r3, [pc, #360]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003e96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e98:	4a59      	ldr	r2, [pc, #356]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003e9a:	f023 0301 	bic.w	r3, r3, #1
 8003e9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ea0:	4b57      	ldr	r3, [pc, #348]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003ea2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ea4:	4a56      	ldr	r2, [pc, #344]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003ea6:	f023 0304 	bic.w	r3, r3, #4
 8003eaa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d015      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eb4:	f7fe fa00 	bl	80022b8 <HAL_GetTick>
 8003eb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eba:	e00a      	b.n	8003ed2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ebc:	f7fe f9fc 	bl	80022b8 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e0d7      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed2:	4b4b      	ldr	r3, [pc, #300]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d0ee      	beq.n	8003ebc <HAL_RCC_OscConfig+0x368>
 8003ede:	e014      	b.n	8003f0a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee0:	f7fe f9ea 	bl	80022b8 <HAL_GetTick>
 8003ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ee6:	e00a      	b.n	8003efe <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ee8:	f7fe f9e6 	bl	80022b8 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e0c1      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003efe:	4b40      	ldr	r3, [pc, #256]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1ee      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f0a:	7dfb      	ldrb	r3, [r7, #23]
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d105      	bne.n	8003f1c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f10:	4b3b      	ldr	r3, [pc, #236]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f14:	4a3a      	ldr	r2, [pc, #232]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003f16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f1a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	699b      	ldr	r3, [r3, #24]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	f000 80ad 	beq.w	8004080 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f26:	4b36      	ldr	r3, [pc, #216]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f003 030c 	and.w	r3, r3, #12
 8003f2e:	2b08      	cmp	r3, #8
 8003f30:	d060      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d145      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f3a:	4b33      	ldr	r3, [pc, #204]	@ (8004008 <HAL_RCC_OscConfig+0x4b4>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f40:	f7fe f9ba 	bl	80022b8 <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f48:	f7fe f9b6 	bl	80022b8 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e093      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f5a:	4b29      	ldr	r3, [pc, #164]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d1f0      	bne.n	8003f48 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	69da      	ldr	r2, [r3, #28]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a1b      	ldr	r3, [r3, #32]
 8003f6e:	431a      	orrs	r2, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f74:	019b      	lsls	r3, r3, #6
 8003f76:	431a      	orrs	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f7c:	085b      	lsrs	r3, r3, #1
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	041b      	lsls	r3, r3, #16
 8003f82:	431a      	orrs	r2, r3
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f88:	061b      	lsls	r3, r3, #24
 8003f8a:	431a      	orrs	r2, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f90:	071b      	lsls	r3, r3, #28
 8003f92:	491b      	ldr	r1, [pc, #108]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f98:	4b1b      	ldr	r3, [pc, #108]	@ (8004008 <HAL_RCC_OscConfig+0x4b4>)
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f9e:	f7fe f98b 	bl	80022b8 <HAL_GetTick>
 8003fa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fa4:	e008      	b.n	8003fb8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa6:	f7fe f987 	bl	80022b8 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d901      	bls.n	8003fb8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e064      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fb8:	4b11      	ldr	r3, [pc, #68]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d0f0      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x452>
 8003fc4:	e05c      	b.n	8004080 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fc6:	4b10      	ldr	r3, [pc, #64]	@ (8004008 <HAL_RCC_OscConfig+0x4b4>)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fcc:	f7fe f974 	bl	80022b8 <HAL_GetTick>
 8003fd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd4:	f7fe f970 	bl	80022b8 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e04d      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fe6:	4b06      	ldr	r3, [pc, #24]	@ (8004000 <HAL_RCC_OscConfig+0x4ac>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1f0      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x480>
 8003ff2:	e045      	b.n	8004080 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d107      	bne.n	800400c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e040      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
 8004000:	40023800 	.word	0x40023800
 8004004:	40007000 	.word	0x40007000
 8004008:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800400c:	4b1f      	ldr	r3, [pc, #124]	@ (800408c <HAL_RCC_OscConfig+0x538>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	2b01      	cmp	r3, #1
 8004018:	d030      	beq.n	800407c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004024:	429a      	cmp	r2, r3
 8004026:	d129      	bne.n	800407c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004032:	429a      	cmp	r2, r3
 8004034:	d122      	bne.n	800407c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004036:	68fa      	ldr	r2, [r7, #12]
 8004038:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800403c:	4013      	ands	r3, r2
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004042:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004044:	4293      	cmp	r3, r2
 8004046:	d119      	bne.n	800407c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004052:	085b      	lsrs	r3, r3, #1
 8004054:	3b01      	subs	r3, #1
 8004056:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004058:	429a      	cmp	r2, r3
 800405a:	d10f      	bne.n	800407c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004066:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004068:	429a      	cmp	r2, r3
 800406a:	d107      	bne.n	800407c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004076:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004078:	429a      	cmp	r2, r3
 800407a:	d001      	beq.n	8004080 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e000      	b.n	8004082 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	3718      	adds	r7, #24
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	40023800 	.word	0x40023800

08004090 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d101      	bne.n	80040a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e041      	b.n	8004126 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d106      	bne.n	80040bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f7fd ffb0 	bl	800201c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2202      	movs	r2, #2
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	3304      	adds	r3, #4
 80040cc:	4619      	mov	r1, r3
 80040ce:	4610      	mov	r0, r2
 80040d0:	f000 fd96 	bl	8004c00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3708      	adds	r7, #8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
	...

08004130 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b01      	cmp	r3, #1
 8004142:	d001      	beq.n	8004148 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e04e      	b.n	80041e6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2202      	movs	r2, #2
 800414c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68da      	ldr	r2, [r3, #12]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f042 0201 	orr.w	r2, r2, #1
 800415e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a23      	ldr	r2, [pc, #140]	@ (80041f4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d022      	beq.n	80041b0 <HAL_TIM_Base_Start_IT+0x80>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004172:	d01d      	beq.n	80041b0 <HAL_TIM_Base_Start_IT+0x80>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a1f      	ldr	r2, [pc, #124]	@ (80041f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d018      	beq.n	80041b0 <HAL_TIM_Base_Start_IT+0x80>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a1e      	ldr	r2, [pc, #120]	@ (80041fc <HAL_TIM_Base_Start_IT+0xcc>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d013      	beq.n	80041b0 <HAL_TIM_Base_Start_IT+0x80>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a1c      	ldr	r2, [pc, #112]	@ (8004200 <HAL_TIM_Base_Start_IT+0xd0>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d00e      	beq.n	80041b0 <HAL_TIM_Base_Start_IT+0x80>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a1b      	ldr	r2, [pc, #108]	@ (8004204 <HAL_TIM_Base_Start_IT+0xd4>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d009      	beq.n	80041b0 <HAL_TIM_Base_Start_IT+0x80>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a19      	ldr	r2, [pc, #100]	@ (8004208 <HAL_TIM_Base_Start_IT+0xd8>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d004      	beq.n	80041b0 <HAL_TIM_Base_Start_IT+0x80>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a18      	ldr	r2, [pc, #96]	@ (800420c <HAL_TIM_Base_Start_IT+0xdc>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d111      	bne.n	80041d4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f003 0307 	and.w	r3, r3, #7
 80041ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2b06      	cmp	r3, #6
 80041c0:	d010      	beq.n	80041e4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f042 0201 	orr.w	r2, r2, #1
 80041d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041d2:	e007      	b.n	80041e4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f042 0201 	orr.w	r2, r2, #1
 80041e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3714      	adds	r7, #20
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	40010000 	.word	0x40010000
 80041f8:	40000400 	.word	0x40000400
 80041fc:	40000800 	.word	0x40000800
 8004200:	40000c00 	.word	0x40000c00
 8004204:	40010400 	.word	0x40010400
 8004208:	40014000 	.word	0x40014000
 800420c:	40001800 	.word	0x40001800

08004210 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b082      	sub	sp, #8
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e041      	b.n	80042a6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d106      	bne.n	800423c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 f839 	bl	80042ae <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2202      	movs	r2, #2
 8004240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	3304      	adds	r3, #4
 800424c:	4619      	mov	r1, r3
 800424e:	4610      	mov	r0, r2
 8004250:	f000 fcd6 	bl	8004c00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3708      	adds	r7, #8
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80042ae:	b480      	push	{r7}
 80042b0:	b083      	sub	sp, #12
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80042b6:	bf00      	nop
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
	...

080042c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d109      	bne.n	80042e8 <HAL_TIM_PWM_Start+0x24>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b01      	cmp	r3, #1
 80042de:	bf14      	ite	ne
 80042e0:	2301      	movne	r3, #1
 80042e2:	2300      	moveq	r3, #0
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	e022      	b.n	800432e <HAL_TIM_PWM_Start+0x6a>
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	d109      	bne.n	8004302 <HAL_TIM_PWM_Start+0x3e>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	bf14      	ite	ne
 80042fa:	2301      	movne	r3, #1
 80042fc:	2300      	moveq	r3, #0
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	e015      	b.n	800432e <HAL_TIM_PWM_Start+0x6a>
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	2b08      	cmp	r3, #8
 8004306:	d109      	bne.n	800431c <HAL_TIM_PWM_Start+0x58>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b01      	cmp	r3, #1
 8004312:	bf14      	ite	ne
 8004314:	2301      	movne	r3, #1
 8004316:	2300      	moveq	r3, #0
 8004318:	b2db      	uxtb	r3, r3
 800431a:	e008      	b.n	800432e <HAL_TIM_PWM_Start+0x6a>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b01      	cmp	r3, #1
 8004326:	bf14      	ite	ne
 8004328:	2301      	movne	r3, #1
 800432a:	2300      	moveq	r3, #0
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e07c      	b.n	8004430 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d104      	bne.n	8004346 <HAL_TIM_PWM_Start+0x82>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2202      	movs	r2, #2
 8004340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004344:	e013      	b.n	800436e <HAL_TIM_PWM_Start+0xaa>
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	2b04      	cmp	r3, #4
 800434a:	d104      	bne.n	8004356 <HAL_TIM_PWM_Start+0x92>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2202      	movs	r2, #2
 8004350:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004354:	e00b      	b.n	800436e <HAL_TIM_PWM_Start+0xaa>
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	2b08      	cmp	r3, #8
 800435a:	d104      	bne.n	8004366 <HAL_TIM_PWM_Start+0xa2>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004364:	e003      	b.n	800436e <HAL_TIM_PWM_Start+0xaa>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2202      	movs	r2, #2
 800436a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2201      	movs	r2, #1
 8004374:	6839      	ldr	r1, [r7, #0]
 8004376:	4618      	mov	r0, r3
 8004378:	f000 ff32 	bl	80051e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a2d      	ldr	r2, [pc, #180]	@ (8004438 <HAL_TIM_PWM_Start+0x174>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d004      	beq.n	8004390 <HAL_TIM_PWM_Start+0xcc>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a2c      	ldr	r2, [pc, #176]	@ (800443c <HAL_TIM_PWM_Start+0x178>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d101      	bne.n	8004394 <HAL_TIM_PWM_Start+0xd0>
 8004390:	2301      	movs	r3, #1
 8004392:	e000      	b.n	8004396 <HAL_TIM_PWM_Start+0xd2>
 8004394:	2300      	movs	r3, #0
 8004396:	2b00      	cmp	r3, #0
 8004398:	d007      	beq.n	80043aa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a22      	ldr	r2, [pc, #136]	@ (8004438 <HAL_TIM_PWM_Start+0x174>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d022      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043bc:	d01d      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a1f      	ldr	r2, [pc, #124]	@ (8004440 <HAL_TIM_PWM_Start+0x17c>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d018      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a1d      	ldr	r2, [pc, #116]	@ (8004444 <HAL_TIM_PWM_Start+0x180>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d013      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a1c      	ldr	r2, [pc, #112]	@ (8004448 <HAL_TIM_PWM_Start+0x184>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d00e      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a16      	ldr	r2, [pc, #88]	@ (800443c <HAL_TIM_PWM_Start+0x178>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d009      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a18      	ldr	r2, [pc, #96]	@ (800444c <HAL_TIM_PWM_Start+0x188>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d004      	beq.n	80043fa <HAL_TIM_PWM_Start+0x136>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a16      	ldr	r2, [pc, #88]	@ (8004450 <HAL_TIM_PWM_Start+0x18c>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d111      	bne.n	800441e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f003 0307 	and.w	r3, r3, #7
 8004404:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2b06      	cmp	r3, #6
 800440a:	d010      	beq.n	800442e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f042 0201 	orr.w	r2, r2, #1
 800441a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800441c:	e007      	b.n	800442e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f042 0201 	orr.w	r2, r2, #1
 800442c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800442e:	2300      	movs	r3, #0
}
 8004430:	4618      	mov	r0, r3
 8004432:	3710      	adds	r7, #16
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}
 8004438:	40010000 	.word	0x40010000
 800443c:	40010400 	.word	0x40010400
 8004440:	40000400 	.word	0x40000400
 8004444:	40000800 	.word	0x40000800
 8004448:	40000c00 	.word	0x40000c00
 800444c:	40014000 	.word	0x40014000
 8004450:	40001800 	.word	0x40001800

08004454 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b086      	sub	sp, #24
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d101      	bne.n	8004468 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e097      	b.n	8004598 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b00      	cmp	r3, #0
 8004472:	d106      	bne.n	8004482 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f7fd fe09 	bl	8002094 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2202      	movs	r2, #2
 8004486:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	6812      	ldr	r2, [r2, #0]
 8004494:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004498:	f023 0307 	bic.w	r3, r3, #7
 800449c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	3304      	adds	r3, #4
 80044a6:	4619      	mov	r1, r3
 80044a8:	4610      	mov	r0, r2
 80044aa:	f000 fba9 	bl	8004c00 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	6a1b      	ldr	r3, [r3, #32]
 80044c4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	697a      	ldr	r2, [r7, #20]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044d6:	f023 0303 	bic.w	r3, r3, #3
 80044da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	689a      	ldr	r2, [r3, #8]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	021b      	lsls	r3, r3, #8
 80044e6:	4313      	orrs	r3, r2
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80044f4:	f023 030c 	bic.w	r3, r3, #12
 80044f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004500:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004504:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	68da      	ldr	r2, [r3, #12]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	69db      	ldr	r3, [r3, #28]
 800450e:	021b      	lsls	r3, r3, #8
 8004510:	4313      	orrs	r3, r2
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	4313      	orrs	r3, r2
 8004516:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	011a      	lsls	r2, r3, #4
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	031b      	lsls	r3, r3, #12
 8004524:	4313      	orrs	r3, r2
 8004526:	693a      	ldr	r2, [r7, #16]
 8004528:	4313      	orrs	r3, r2
 800452a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004532:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800453a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	685a      	ldr	r2, [r3, #4]
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	011b      	lsls	r3, r3, #4
 8004546:	4313      	orrs	r3, r2
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	4313      	orrs	r3, r2
 800454c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2201      	movs	r2, #1
 8004572:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2201      	movs	r2, #1
 800457a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2201      	movs	r2, #1
 8004582:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004596:	2300      	movs	r3, #0
}
 8004598:	4618      	mov	r0, r3
 800459a:	3718      	adds	r7, #24
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045b0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80045b8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80045c0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80045c8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d110      	bne.n	80045f2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80045d0:	7bfb      	ldrb	r3, [r7, #15]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d102      	bne.n	80045dc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80045d6:	7b7b      	ldrb	r3, [r7, #13]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d001      	beq.n	80045e0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e069      	b.n	80046b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2202      	movs	r2, #2
 80045e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2202      	movs	r2, #2
 80045ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045f0:	e031      	b.n	8004656 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	2b04      	cmp	r3, #4
 80045f6:	d110      	bne.n	800461a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80045f8:	7bbb      	ldrb	r3, [r7, #14]
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d102      	bne.n	8004604 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80045fe:	7b3b      	ldrb	r3, [r7, #12]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d001      	beq.n	8004608 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e055      	b.n	80046b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2202      	movs	r2, #2
 800460c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004618:	e01d      	b.n	8004656 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800461a:	7bfb      	ldrb	r3, [r7, #15]
 800461c:	2b01      	cmp	r3, #1
 800461e:	d108      	bne.n	8004632 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004620:	7bbb      	ldrb	r3, [r7, #14]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d105      	bne.n	8004632 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004626:	7b7b      	ldrb	r3, [r7, #13]
 8004628:	2b01      	cmp	r3, #1
 800462a:	d102      	bne.n	8004632 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800462c:	7b3b      	ldrb	r3, [r7, #12]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d001      	beq.n	8004636 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e03e      	b.n	80046b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2202      	movs	r2, #2
 800463a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2202      	movs	r2, #2
 8004642:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2202      	movs	r2, #2
 800464a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2202      	movs	r2, #2
 8004652:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d003      	beq.n	8004664 <HAL_TIM_Encoder_Start+0xc4>
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	2b04      	cmp	r3, #4
 8004660:	d008      	beq.n	8004674 <HAL_TIM_Encoder_Start+0xd4>
 8004662:	e00f      	b.n	8004684 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2201      	movs	r2, #1
 800466a:	2100      	movs	r1, #0
 800466c:	4618      	mov	r0, r3
 800466e:	f000 fdb7 	bl	80051e0 <TIM_CCxChannelCmd>
      break;
 8004672:	e016      	b.n	80046a2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2201      	movs	r2, #1
 800467a:	2104      	movs	r1, #4
 800467c:	4618      	mov	r0, r3
 800467e:	f000 fdaf 	bl	80051e0 <TIM_CCxChannelCmd>
      break;
 8004682:	e00e      	b.n	80046a2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2201      	movs	r2, #1
 800468a:	2100      	movs	r1, #0
 800468c:	4618      	mov	r0, r3
 800468e:	f000 fda7 	bl	80051e0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2201      	movs	r2, #1
 8004698:	2104      	movs	r1, #4
 800469a:	4618      	mov	r0, r3
 800469c:	f000 fda0 	bl	80051e0 <TIM_CCxChannelCmd>
      break;
 80046a0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f042 0201 	orr.w	r2, r2, #1
 80046b0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d020      	beq.n	8004720 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d01b      	beq.n	8004720 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f06f 0202 	mvn.w	r2, #2
 80046f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2201      	movs	r2, #1
 80046f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	f003 0303 	and.w	r3, r3, #3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 fa5b 	bl	8004bc2 <HAL_TIM_IC_CaptureCallback>
 800470c:	e005      	b.n	800471a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 fa4d 	bl	8004bae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 fa5e 	bl	8004bd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	f003 0304 	and.w	r3, r3, #4
 8004726:	2b00      	cmp	r3, #0
 8004728:	d020      	beq.n	800476c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f003 0304 	and.w	r3, r3, #4
 8004730:	2b00      	cmp	r3, #0
 8004732:	d01b      	beq.n	800476c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f06f 0204 	mvn.w	r2, #4
 800473c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2202      	movs	r2, #2
 8004742:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 fa35 	bl	8004bc2 <HAL_TIM_IC_CaptureCallback>
 8004758:	e005      	b.n	8004766 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 fa27 	bl	8004bae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 fa38 	bl	8004bd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	f003 0308 	and.w	r3, r3, #8
 8004772:	2b00      	cmp	r3, #0
 8004774:	d020      	beq.n	80047b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f003 0308 	and.w	r3, r3, #8
 800477c:	2b00      	cmp	r3, #0
 800477e:	d01b      	beq.n	80047b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f06f 0208 	mvn.w	r2, #8
 8004788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2204      	movs	r2, #4
 800478e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	69db      	ldr	r3, [r3, #28]
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d003      	beq.n	80047a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 fa0f 	bl	8004bc2 <HAL_TIM_IC_CaptureCallback>
 80047a4:	e005      	b.n	80047b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 fa01 	bl	8004bae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 fa12 	bl	8004bd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	f003 0310 	and.w	r3, r3, #16
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d020      	beq.n	8004804 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f003 0310 	and.w	r3, r3, #16
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d01b      	beq.n	8004804 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f06f 0210 	mvn.w	r2, #16
 80047d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2208      	movs	r2, #8
 80047da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	69db      	ldr	r3, [r3, #28]
 80047e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d003      	beq.n	80047f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 f9e9 	bl	8004bc2 <HAL_TIM_IC_CaptureCallback>
 80047f0:	e005      	b.n	80047fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 f9db 	bl	8004bae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 f9ec 	bl	8004bd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00c      	beq.n	8004828 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	2b00      	cmp	r3, #0
 8004816:	d007      	beq.n	8004828 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f06f 0201 	mvn.w	r2, #1
 8004820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7fc fe34 	bl	8001490 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00c      	beq.n	800484c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004838:	2b00      	cmp	r3, #0
 800483a:	d007      	beq.n	800484c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 fd76 	bl	8005338 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00c      	beq.n	8004870 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800485c:	2b00      	cmp	r3, #0
 800485e:	d007      	beq.n	8004870 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f9bd 	bl	8004bea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	f003 0320 	and.w	r3, r3, #32
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00c      	beq.n	8004894 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f003 0320 	and.w	r3, r3, #32
 8004880:	2b00      	cmp	r3, #0
 8004882:	d007      	beq.n	8004894 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f06f 0220 	mvn.w	r2, #32
 800488c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 fd48 	bl	8005324 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004894:	bf00      	nop
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048a8:	2300      	movs	r3, #0
 80048aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d101      	bne.n	80048ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80048b6:	2302      	movs	r3, #2
 80048b8:	e0ae      	b.n	8004a18 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b0c      	cmp	r3, #12
 80048c6:	f200 809f 	bhi.w	8004a08 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80048ca:	a201      	add	r2, pc, #4	@ (adr r2, 80048d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80048cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d0:	08004905 	.word	0x08004905
 80048d4:	08004a09 	.word	0x08004a09
 80048d8:	08004a09 	.word	0x08004a09
 80048dc:	08004a09 	.word	0x08004a09
 80048e0:	08004945 	.word	0x08004945
 80048e4:	08004a09 	.word	0x08004a09
 80048e8:	08004a09 	.word	0x08004a09
 80048ec:	08004a09 	.word	0x08004a09
 80048f0:	08004987 	.word	0x08004987
 80048f4:	08004a09 	.word	0x08004a09
 80048f8:	08004a09 	.word	0x08004a09
 80048fc:	08004a09 	.word	0x08004a09
 8004900:	080049c7 	.word	0x080049c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68b9      	ldr	r1, [r7, #8]
 800490a:	4618      	mov	r0, r3
 800490c:	f000 fa1e 	bl	8004d4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	699a      	ldr	r2, [r3, #24]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0208 	orr.w	r2, r2, #8
 800491e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	699a      	ldr	r2, [r3, #24]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f022 0204 	bic.w	r2, r2, #4
 800492e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	6999      	ldr	r1, [r3, #24]
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	691a      	ldr	r2, [r3, #16]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	430a      	orrs	r2, r1
 8004940:	619a      	str	r2, [r3, #24]
      break;
 8004942:	e064      	b.n	8004a0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68b9      	ldr	r1, [r7, #8]
 800494a:	4618      	mov	r0, r3
 800494c:	f000 fa6e 	bl	8004e2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	699a      	ldr	r2, [r3, #24]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800495e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	699a      	ldr	r2, [r3, #24]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800496e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6999      	ldr	r1, [r3, #24]
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	021a      	lsls	r2, r3, #8
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	619a      	str	r2, [r3, #24]
      break;
 8004984:	e043      	b.n	8004a0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68b9      	ldr	r1, [r7, #8]
 800498c:	4618      	mov	r0, r3
 800498e:	f000 fac3 	bl	8004f18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	69da      	ldr	r2, [r3, #28]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f042 0208 	orr.w	r2, r2, #8
 80049a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	69da      	ldr	r2, [r3, #28]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 0204 	bic.w	r2, r2, #4
 80049b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	69d9      	ldr	r1, [r3, #28]
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	691a      	ldr	r2, [r3, #16]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	430a      	orrs	r2, r1
 80049c2:	61da      	str	r2, [r3, #28]
      break;
 80049c4:	e023      	b.n	8004a0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68b9      	ldr	r1, [r7, #8]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f000 fb17 	bl	8005000 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	69da      	ldr	r2, [r3, #28]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	69da      	ldr	r2, [r3, #28]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	69d9      	ldr	r1, [r3, #28]
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	691b      	ldr	r3, [r3, #16]
 80049fc:	021a      	lsls	r2, r3, #8
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	430a      	orrs	r2, r1
 8004a04:	61da      	str	r2, [r3, #28]
      break;
 8004a06:	e002      	b.n	8004a0e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	75fb      	strb	r3, [r7, #23]
      break;
 8004a0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a16:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3718      	adds	r7, #24
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d101      	bne.n	8004a3c <HAL_TIM_ConfigClockSource+0x1c>
 8004a38:	2302      	movs	r3, #2
 8004a3a:	e0b4      	b.n	8004ba6 <HAL_TIM_ConfigClockSource+0x186>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2202      	movs	r2, #2
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68ba      	ldr	r2, [r7, #8]
 8004a6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a74:	d03e      	beq.n	8004af4 <HAL_TIM_ConfigClockSource+0xd4>
 8004a76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a7a:	f200 8087 	bhi.w	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004a7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a82:	f000 8086 	beq.w	8004b92 <HAL_TIM_ConfigClockSource+0x172>
 8004a86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a8a:	d87f      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004a8c:	2b70      	cmp	r3, #112	@ 0x70
 8004a8e:	d01a      	beq.n	8004ac6 <HAL_TIM_ConfigClockSource+0xa6>
 8004a90:	2b70      	cmp	r3, #112	@ 0x70
 8004a92:	d87b      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004a94:	2b60      	cmp	r3, #96	@ 0x60
 8004a96:	d050      	beq.n	8004b3a <HAL_TIM_ConfigClockSource+0x11a>
 8004a98:	2b60      	cmp	r3, #96	@ 0x60
 8004a9a:	d877      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004a9c:	2b50      	cmp	r3, #80	@ 0x50
 8004a9e:	d03c      	beq.n	8004b1a <HAL_TIM_ConfigClockSource+0xfa>
 8004aa0:	2b50      	cmp	r3, #80	@ 0x50
 8004aa2:	d873      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004aa4:	2b40      	cmp	r3, #64	@ 0x40
 8004aa6:	d058      	beq.n	8004b5a <HAL_TIM_ConfigClockSource+0x13a>
 8004aa8:	2b40      	cmp	r3, #64	@ 0x40
 8004aaa:	d86f      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004aac:	2b30      	cmp	r3, #48	@ 0x30
 8004aae:	d064      	beq.n	8004b7a <HAL_TIM_ConfigClockSource+0x15a>
 8004ab0:	2b30      	cmp	r3, #48	@ 0x30
 8004ab2:	d86b      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004ab4:	2b20      	cmp	r3, #32
 8004ab6:	d060      	beq.n	8004b7a <HAL_TIM_ConfigClockSource+0x15a>
 8004ab8:	2b20      	cmp	r3, #32
 8004aba:	d867      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d05c      	beq.n	8004b7a <HAL_TIM_ConfigClockSource+0x15a>
 8004ac0:	2b10      	cmp	r3, #16
 8004ac2:	d05a      	beq.n	8004b7a <HAL_TIM_ConfigClockSource+0x15a>
 8004ac4:	e062      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ad6:	f000 fb63 	bl	80051a0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ae8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	609a      	str	r2, [r3, #8]
      break;
 8004af2:	e04f      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b04:	f000 fb4c 	bl	80051a0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689a      	ldr	r2, [r3, #8]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b16:	609a      	str	r2, [r3, #8]
      break;
 8004b18:	e03c      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b26:	461a      	mov	r2, r3
 8004b28:	f000 fac0 	bl	80050ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2150      	movs	r1, #80	@ 0x50
 8004b32:	4618      	mov	r0, r3
 8004b34:	f000 fb19 	bl	800516a <TIM_ITRx_SetConfig>
      break;
 8004b38:	e02c      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b46:	461a      	mov	r2, r3
 8004b48:	f000 fadf 	bl	800510a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2160      	movs	r1, #96	@ 0x60
 8004b52:	4618      	mov	r0, r3
 8004b54:	f000 fb09 	bl	800516a <TIM_ITRx_SetConfig>
      break;
 8004b58:	e01c      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b66:	461a      	mov	r2, r3
 8004b68:	f000 faa0 	bl	80050ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2140      	movs	r1, #64	@ 0x40
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 faf9 	bl	800516a <TIM_ITRx_SetConfig>
      break;
 8004b78:	e00c      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4619      	mov	r1, r3
 8004b84:	4610      	mov	r0, r2
 8004b86:	f000 faf0 	bl	800516a <TIM_ITRx_SetConfig>
      break;
 8004b8a:	e003      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b90:	e000      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3710      	adds	r7, #16
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004bb6:	bf00      	nop
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr

08004bc2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bc2:	b480      	push	{r7}
 8004bc4:	b083      	sub	sp, #12
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bca:	bf00      	nop
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr

08004bd6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bd6:	b480      	push	{r7}
 8004bd8:	b083      	sub	sp, #12
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bde:	bf00      	nop
 8004be0:	370c      	adds	r7, #12
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr

08004bea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bea:	b480      	push	{r7}
 8004bec:	b083      	sub	sp, #12
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bf2:	bf00      	nop
 8004bf4:	370c      	adds	r7, #12
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
	...

08004c00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a43      	ldr	r2, [pc, #268]	@ (8004d20 <TIM_Base_SetConfig+0x120>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d013      	beq.n	8004c40 <TIM_Base_SetConfig+0x40>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c1e:	d00f      	beq.n	8004c40 <TIM_Base_SetConfig+0x40>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a40      	ldr	r2, [pc, #256]	@ (8004d24 <TIM_Base_SetConfig+0x124>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d00b      	beq.n	8004c40 <TIM_Base_SetConfig+0x40>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a3f      	ldr	r2, [pc, #252]	@ (8004d28 <TIM_Base_SetConfig+0x128>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d007      	beq.n	8004c40 <TIM_Base_SetConfig+0x40>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a3e      	ldr	r2, [pc, #248]	@ (8004d2c <TIM_Base_SetConfig+0x12c>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d003      	beq.n	8004c40 <TIM_Base_SetConfig+0x40>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a3d      	ldr	r2, [pc, #244]	@ (8004d30 <TIM_Base_SetConfig+0x130>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d108      	bne.n	8004c52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a32      	ldr	r2, [pc, #200]	@ (8004d20 <TIM_Base_SetConfig+0x120>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d02b      	beq.n	8004cb2 <TIM_Base_SetConfig+0xb2>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c60:	d027      	beq.n	8004cb2 <TIM_Base_SetConfig+0xb2>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a2f      	ldr	r2, [pc, #188]	@ (8004d24 <TIM_Base_SetConfig+0x124>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d023      	beq.n	8004cb2 <TIM_Base_SetConfig+0xb2>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4a2e      	ldr	r2, [pc, #184]	@ (8004d28 <TIM_Base_SetConfig+0x128>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d01f      	beq.n	8004cb2 <TIM_Base_SetConfig+0xb2>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a2d      	ldr	r2, [pc, #180]	@ (8004d2c <TIM_Base_SetConfig+0x12c>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d01b      	beq.n	8004cb2 <TIM_Base_SetConfig+0xb2>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a2c      	ldr	r2, [pc, #176]	@ (8004d30 <TIM_Base_SetConfig+0x130>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d017      	beq.n	8004cb2 <TIM_Base_SetConfig+0xb2>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a2b      	ldr	r2, [pc, #172]	@ (8004d34 <TIM_Base_SetConfig+0x134>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d013      	beq.n	8004cb2 <TIM_Base_SetConfig+0xb2>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a2a      	ldr	r2, [pc, #168]	@ (8004d38 <TIM_Base_SetConfig+0x138>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d00f      	beq.n	8004cb2 <TIM_Base_SetConfig+0xb2>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a29      	ldr	r2, [pc, #164]	@ (8004d3c <TIM_Base_SetConfig+0x13c>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d00b      	beq.n	8004cb2 <TIM_Base_SetConfig+0xb2>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a28      	ldr	r2, [pc, #160]	@ (8004d40 <TIM_Base_SetConfig+0x140>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d007      	beq.n	8004cb2 <TIM_Base_SetConfig+0xb2>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4a27      	ldr	r2, [pc, #156]	@ (8004d44 <TIM_Base_SetConfig+0x144>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d003      	beq.n	8004cb2 <TIM_Base_SetConfig+0xb2>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	4a26      	ldr	r2, [pc, #152]	@ (8004d48 <TIM_Base_SetConfig+0x148>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d108      	bne.n	8004cc4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	689a      	ldr	r2, [r3, #8]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a0e      	ldr	r2, [pc, #56]	@ (8004d20 <TIM_Base_SetConfig+0x120>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d003      	beq.n	8004cf2 <TIM_Base_SetConfig+0xf2>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a10      	ldr	r2, [pc, #64]	@ (8004d30 <TIM_Base_SetConfig+0x130>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d103      	bne.n	8004cfa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	691a      	ldr	r2, [r3, #16]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f043 0204 	orr.w	r2, r3, #4
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2201      	movs	r2, #1
 8004d0a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	601a      	str	r2, [r3, #0]
}
 8004d12:	bf00      	nop
 8004d14:	3714      	adds	r7, #20
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
 8004d1e:	bf00      	nop
 8004d20:	40010000 	.word	0x40010000
 8004d24:	40000400 	.word	0x40000400
 8004d28:	40000800 	.word	0x40000800
 8004d2c:	40000c00 	.word	0x40000c00
 8004d30:	40010400 	.word	0x40010400
 8004d34:	40014000 	.word	0x40014000
 8004d38:	40014400 	.word	0x40014400
 8004d3c:	40014800 	.word	0x40014800
 8004d40:	40001800 	.word	0x40001800
 8004d44:	40001c00 	.word	0x40001c00
 8004d48:	40002000 	.word	0x40002000

08004d4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b087      	sub	sp, #28
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a1b      	ldr	r3, [r3, #32]
 8004d5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a1b      	ldr	r3, [r3, #32]
 8004d60:	f023 0201 	bic.w	r2, r3, #1
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f023 0303 	bic.w	r3, r3, #3
 8004d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68fa      	ldr	r2, [r7, #12]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	f023 0302 	bic.w	r3, r3, #2
 8004d94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	697a      	ldr	r2, [r7, #20]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a20      	ldr	r2, [pc, #128]	@ (8004e24 <TIM_OC1_SetConfig+0xd8>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d003      	beq.n	8004db0 <TIM_OC1_SetConfig+0x64>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a1f      	ldr	r2, [pc, #124]	@ (8004e28 <TIM_OC1_SetConfig+0xdc>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d10c      	bne.n	8004dca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	f023 0308 	bic.w	r3, r3, #8
 8004db6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	f023 0304 	bic.w	r3, r3, #4
 8004dc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a15      	ldr	r2, [pc, #84]	@ (8004e24 <TIM_OC1_SetConfig+0xd8>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d003      	beq.n	8004dda <TIM_OC1_SetConfig+0x8e>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a14      	ldr	r2, [pc, #80]	@ (8004e28 <TIM_OC1_SetConfig+0xdc>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d111      	bne.n	8004dfe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004de0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004de8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	693a      	ldr	r2, [r7, #16]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	693a      	ldr	r2, [r7, #16]
 8004e02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	685a      	ldr	r2, [r3, #4]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	621a      	str	r2, [r3, #32]
}
 8004e18:	bf00      	nop
 8004e1a:	371c      	adds	r7, #28
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr
 8004e24:	40010000 	.word	0x40010000
 8004e28:	40010400 	.word	0x40010400

08004e2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b087      	sub	sp, #28
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6a1b      	ldr	r3, [r3, #32]
 8004e3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6a1b      	ldr	r3, [r3, #32]
 8004e40:	f023 0210 	bic.w	r2, r3, #16
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	699b      	ldr	r3, [r3, #24]
 8004e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	021b      	lsls	r3, r3, #8
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	f023 0320 	bic.w	r3, r3, #32
 8004e76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	697a      	ldr	r2, [r7, #20]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	4a22      	ldr	r2, [pc, #136]	@ (8004f10 <TIM_OC2_SetConfig+0xe4>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d003      	beq.n	8004e94 <TIM_OC2_SetConfig+0x68>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4a21      	ldr	r2, [pc, #132]	@ (8004f14 <TIM_OC2_SetConfig+0xe8>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d10d      	bne.n	8004eb0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	011b      	lsls	r3, r3, #4
 8004ea2:	697a      	ldr	r2, [r7, #20]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004eae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a17      	ldr	r2, [pc, #92]	@ (8004f10 <TIM_OC2_SetConfig+0xe4>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d003      	beq.n	8004ec0 <TIM_OC2_SetConfig+0x94>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	4a16      	ldr	r2, [pc, #88]	@ (8004f14 <TIM_OC2_SetConfig+0xe8>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d113      	bne.n	8004ee8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ec6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ece:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	695b      	ldr	r3, [r3, #20]
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	699b      	ldr	r3, [r3, #24]
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	693a      	ldr	r2, [r7, #16]
 8004eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	685a      	ldr	r2, [r3, #4]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	697a      	ldr	r2, [r7, #20]
 8004f00:	621a      	str	r2, [r3, #32]
}
 8004f02:	bf00      	nop
 8004f04:	371c      	adds	r7, #28
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	40010000 	.word	0x40010000
 8004f14:	40010400 	.word	0x40010400

08004f18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a1b      	ldr	r3, [r3, #32]
 8004f2c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	69db      	ldr	r3, [r3, #28]
 8004f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f023 0303 	bic.w	r3, r3, #3
 8004f4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	021b      	lsls	r3, r3, #8
 8004f68:	697a      	ldr	r2, [r7, #20]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a21      	ldr	r2, [pc, #132]	@ (8004ff8 <TIM_OC3_SetConfig+0xe0>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d003      	beq.n	8004f7e <TIM_OC3_SetConfig+0x66>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a20      	ldr	r2, [pc, #128]	@ (8004ffc <TIM_OC3_SetConfig+0xe4>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d10d      	bne.n	8004f9a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	021b      	lsls	r3, r3, #8
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a16      	ldr	r2, [pc, #88]	@ (8004ff8 <TIM_OC3_SetConfig+0xe0>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d003      	beq.n	8004faa <TIM_OC3_SetConfig+0x92>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a15      	ldr	r2, [pc, #84]	@ (8004ffc <TIM_OC3_SetConfig+0xe4>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d113      	bne.n	8004fd2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004fb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	695b      	ldr	r3, [r3, #20]
 8004fbe:	011b      	lsls	r3, r3, #4
 8004fc0:	693a      	ldr	r2, [r7, #16]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	011b      	lsls	r3, r3, #4
 8004fcc:	693a      	ldr	r2, [r7, #16]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	693a      	ldr	r2, [r7, #16]
 8004fd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68fa      	ldr	r2, [r7, #12]
 8004fdc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	621a      	str	r2, [r3, #32]
}
 8004fec:	bf00      	nop
 8004fee:	371c      	adds	r7, #28
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr
 8004ff8:	40010000 	.word	0x40010000
 8004ffc:	40010400 	.word	0x40010400

08005000 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005000:	b480      	push	{r7}
 8005002:	b087      	sub	sp, #28
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a1b      	ldr	r3, [r3, #32]
 800500e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	69db      	ldr	r3, [r3, #28]
 8005026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800502e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005036:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	021b      	lsls	r3, r3, #8
 800503e:	68fa      	ldr	r2, [r7, #12]
 8005040:	4313      	orrs	r3, r2
 8005042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800504a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	031b      	lsls	r3, r3, #12
 8005052:	693a      	ldr	r2, [r7, #16]
 8005054:	4313      	orrs	r3, r2
 8005056:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a12      	ldr	r2, [pc, #72]	@ (80050a4 <TIM_OC4_SetConfig+0xa4>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d003      	beq.n	8005068 <TIM_OC4_SetConfig+0x68>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a11      	ldr	r2, [pc, #68]	@ (80050a8 <TIM_OC4_SetConfig+0xa8>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d109      	bne.n	800507c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800506e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	695b      	ldr	r3, [r3, #20]
 8005074:	019b      	lsls	r3, r3, #6
 8005076:	697a      	ldr	r2, [r7, #20]
 8005078:	4313      	orrs	r3, r2
 800507a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	697a      	ldr	r2, [r7, #20]
 8005080:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	68fa      	ldr	r2, [r7, #12]
 8005086:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	685a      	ldr	r2, [r3, #4]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	621a      	str	r2, [r3, #32]
}
 8005096:	bf00      	nop
 8005098:	371c      	adds	r7, #28
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	40010000 	.word	0x40010000
 80050a8:	40010400 	.word	0x40010400

080050ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b087      	sub	sp, #28
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6a1b      	ldr	r3, [r3, #32]
 80050bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6a1b      	ldr	r3, [r3, #32]
 80050c2:	f023 0201 	bic.w	r2, r3, #1
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	011b      	lsls	r3, r3, #4
 80050dc:	693a      	ldr	r2, [r7, #16]
 80050de:	4313      	orrs	r3, r2
 80050e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	f023 030a 	bic.w	r3, r3, #10
 80050e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	697a      	ldr	r2, [r7, #20]
 80050fc:	621a      	str	r2, [r3, #32]
}
 80050fe:	bf00      	nop
 8005100:	371c      	adds	r7, #28
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr

0800510a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800510a:	b480      	push	{r7}
 800510c:	b087      	sub	sp, #28
 800510e:	af00      	add	r7, sp, #0
 8005110:	60f8      	str	r0, [r7, #12]
 8005112:	60b9      	str	r1, [r7, #8]
 8005114:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	6a1b      	ldr	r3, [r3, #32]
 800511a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6a1b      	ldr	r3, [r3, #32]
 8005120:	f023 0210 	bic.w	r2, r3, #16
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	699b      	ldr	r3, [r3, #24]
 800512c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005134:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	031b      	lsls	r3, r3, #12
 800513a:	693a      	ldr	r2, [r7, #16]
 800513c:	4313      	orrs	r3, r2
 800513e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005146:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	011b      	lsls	r3, r3, #4
 800514c:	697a      	ldr	r2, [r7, #20]
 800514e:	4313      	orrs	r3, r2
 8005150:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	697a      	ldr	r2, [r7, #20]
 800515c:	621a      	str	r2, [r3, #32]
}
 800515e:	bf00      	nop
 8005160:	371c      	adds	r7, #28
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr

0800516a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800516a:	b480      	push	{r7}
 800516c:	b085      	sub	sp, #20
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
 8005172:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005180:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005182:	683a      	ldr	r2, [r7, #0]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	4313      	orrs	r3, r2
 8005188:	f043 0307 	orr.w	r3, r3, #7
 800518c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	68fa      	ldr	r2, [r7, #12]
 8005192:	609a      	str	r2, [r3, #8]
}
 8005194:	bf00      	nop
 8005196:	3714      	adds	r7, #20
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b087      	sub	sp, #28
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
 80051ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	021a      	lsls	r2, r3, #8
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	431a      	orrs	r2, r3
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	609a      	str	r2, [r3, #8]
}
 80051d4:	bf00      	nop
 80051d6:	371c      	adds	r7, #28
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr

080051e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b087      	sub	sp, #28
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	60b9      	str	r1, [r7, #8]
 80051ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	f003 031f 	and.w	r3, r3, #31
 80051f2:	2201      	movs	r2, #1
 80051f4:	fa02 f303 	lsl.w	r3, r2, r3
 80051f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6a1a      	ldr	r2, [r3, #32]
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	43db      	mvns	r3, r3
 8005202:	401a      	ands	r2, r3
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6a1a      	ldr	r2, [r3, #32]
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	f003 031f 	and.w	r3, r3, #31
 8005212:	6879      	ldr	r1, [r7, #4]
 8005214:	fa01 f303 	lsl.w	r3, r1, r3
 8005218:	431a      	orrs	r2, r3
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	621a      	str	r2, [r3, #32]
}
 800521e:	bf00      	nop
 8005220:	371c      	adds	r7, #28
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
	...

0800522c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800522c:	b480      	push	{r7}
 800522e:	b085      	sub	sp, #20
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800523c:	2b01      	cmp	r3, #1
 800523e:	d101      	bne.n	8005244 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005240:	2302      	movs	r3, #2
 8005242:	e05a      	b.n	80052fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2202      	movs	r2, #2
 8005250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800526a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68fa      	ldr	r2, [r7, #12]
 8005272:	4313      	orrs	r3, r2
 8005274:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68fa      	ldr	r2, [r7, #12]
 800527c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a21      	ldr	r2, [pc, #132]	@ (8005308 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d022      	beq.n	80052ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005290:	d01d      	beq.n	80052ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a1d      	ldr	r2, [pc, #116]	@ (800530c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d018      	beq.n	80052ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a1b      	ldr	r2, [pc, #108]	@ (8005310 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d013      	beq.n	80052ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a1a      	ldr	r2, [pc, #104]	@ (8005314 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d00e      	beq.n	80052ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a18      	ldr	r2, [pc, #96]	@ (8005318 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d009      	beq.n	80052ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a17      	ldr	r2, [pc, #92]	@ (800531c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d004      	beq.n	80052ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a15      	ldr	r2, [pc, #84]	@ (8005320 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d10c      	bne.n	80052e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	4313      	orrs	r3, r2
 80052de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	68ba      	ldr	r2, [r7, #8]
 80052e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3714      	adds	r7, #20
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	40010000 	.word	0x40010000
 800530c:	40000400 	.word	0x40000400
 8005310:	40000800 	.word	0x40000800
 8005314:	40000c00 	.word	0x40000c00
 8005318:	40010400 	.word	0x40010400
 800531c:	40014000 	.word	0x40014000
 8005320:	40001800 	.word	0x40001800

08005324 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800532c:	bf00      	nop
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <__cvt>:
 800534c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005350:	ec57 6b10 	vmov	r6, r7, d0
 8005354:	2f00      	cmp	r7, #0
 8005356:	460c      	mov	r4, r1
 8005358:	4619      	mov	r1, r3
 800535a:	463b      	mov	r3, r7
 800535c:	bfbb      	ittet	lt
 800535e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005362:	461f      	movlt	r7, r3
 8005364:	2300      	movge	r3, #0
 8005366:	232d      	movlt	r3, #45	@ 0x2d
 8005368:	700b      	strb	r3, [r1, #0]
 800536a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800536c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005370:	4691      	mov	r9, r2
 8005372:	f023 0820 	bic.w	r8, r3, #32
 8005376:	bfbc      	itt	lt
 8005378:	4632      	movlt	r2, r6
 800537a:	4616      	movlt	r6, r2
 800537c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005380:	d005      	beq.n	800538e <__cvt+0x42>
 8005382:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005386:	d100      	bne.n	800538a <__cvt+0x3e>
 8005388:	3401      	adds	r4, #1
 800538a:	2102      	movs	r1, #2
 800538c:	e000      	b.n	8005390 <__cvt+0x44>
 800538e:	2103      	movs	r1, #3
 8005390:	ab03      	add	r3, sp, #12
 8005392:	9301      	str	r3, [sp, #4]
 8005394:	ab02      	add	r3, sp, #8
 8005396:	9300      	str	r3, [sp, #0]
 8005398:	ec47 6b10 	vmov	d0, r6, r7
 800539c:	4653      	mov	r3, sl
 800539e:	4622      	mov	r2, r4
 80053a0:	f000 fe6e 	bl	8006080 <_dtoa_r>
 80053a4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80053a8:	4605      	mov	r5, r0
 80053aa:	d119      	bne.n	80053e0 <__cvt+0x94>
 80053ac:	f019 0f01 	tst.w	r9, #1
 80053b0:	d00e      	beq.n	80053d0 <__cvt+0x84>
 80053b2:	eb00 0904 	add.w	r9, r0, r4
 80053b6:	2200      	movs	r2, #0
 80053b8:	2300      	movs	r3, #0
 80053ba:	4630      	mov	r0, r6
 80053bc:	4639      	mov	r1, r7
 80053be:	f7fb fba3 	bl	8000b08 <__aeabi_dcmpeq>
 80053c2:	b108      	cbz	r0, 80053c8 <__cvt+0x7c>
 80053c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80053c8:	2230      	movs	r2, #48	@ 0x30
 80053ca:	9b03      	ldr	r3, [sp, #12]
 80053cc:	454b      	cmp	r3, r9
 80053ce:	d31e      	bcc.n	800540e <__cvt+0xc2>
 80053d0:	9b03      	ldr	r3, [sp, #12]
 80053d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80053d4:	1b5b      	subs	r3, r3, r5
 80053d6:	4628      	mov	r0, r5
 80053d8:	6013      	str	r3, [r2, #0]
 80053da:	b004      	add	sp, #16
 80053dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80053e4:	eb00 0904 	add.w	r9, r0, r4
 80053e8:	d1e5      	bne.n	80053b6 <__cvt+0x6a>
 80053ea:	7803      	ldrb	r3, [r0, #0]
 80053ec:	2b30      	cmp	r3, #48	@ 0x30
 80053ee:	d10a      	bne.n	8005406 <__cvt+0xba>
 80053f0:	2200      	movs	r2, #0
 80053f2:	2300      	movs	r3, #0
 80053f4:	4630      	mov	r0, r6
 80053f6:	4639      	mov	r1, r7
 80053f8:	f7fb fb86 	bl	8000b08 <__aeabi_dcmpeq>
 80053fc:	b918      	cbnz	r0, 8005406 <__cvt+0xba>
 80053fe:	f1c4 0401 	rsb	r4, r4, #1
 8005402:	f8ca 4000 	str.w	r4, [sl]
 8005406:	f8da 3000 	ldr.w	r3, [sl]
 800540a:	4499      	add	r9, r3
 800540c:	e7d3      	b.n	80053b6 <__cvt+0x6a>
 800540e:	1c59      	adds	r1, r3, #1
 8005410:	9103      	str	r1, [sp, #12]
 8005412:	701a      	strb	r2, [r3, #0]
 8005414:	e7d9      	b.n	80053ca <__cvt+0x7e>

08005416 <__exponent>:
 8005416:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005418:	2900      	cmp	r1, #0
 800541a:	bfba      	itte	lt
 800541c:	4249      	neglt	r1, r1
 800541e:	232d      	movlt	r3, #45	@ 0x2d
 8005420:	232b      	movge	r3, #43	@ 0x2b
 8005422:	2909      	cmp	r1, #9
 8005424:	7002      	strb	r2, [r0, #0]
 8005426:	7043      	strb	r3, [r0, #1]
 8005428:	dd29      	ble.n	800547e <__exponent+0x68>
 800542a:	f10d 0307 	add.w	r3, sp, #7
 800542e:	461d      	mov	r5, r3
 8005430:	270a      	movs	r7, #10
 8005432:	461a      	mov	r2, r3
 8005434:	fbb1 f6f7 	udiv	r6, r1, r7
 8005438:	fb07 1416 	mls	r4, r7, r6, r1
 800543c:	3430      	adds	r4, #48	@ 0x30
 800543e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005442:	460c      	mov	r4, r1
 8005444:	2c63      	cmp	r4, #99	@ 0x63
 8005446:	f103 33ff 	add.w	r3, r3, #4294967295
 800544a:	4631      	mov	r1, r6
 800544c:	dcf1      	bgt.n	8005432 <__exponent+0x1c>
 800544e:	3130      	adds	r1, #48	@ 0x30
 8005450:	1e94      	subs	r4, r2, #2
 8005452:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005456:	1c41      	adds	r1, r0, #1
 8005458:	4623      	mov	r3, r4
 800545a:	42ab      	cmp	r3, r5
 800545c:	d30a      	bcc.n	8005474 <__exponent+0x5e>
 800545e:	f10d 0309 	add.w	r3, sp, #9
 8005462:	1a9b      	subs	r3, r3, r2
 8005464:	42ac      	cmp	r4, r5
 8005466:	bf88      	it	hi
 8005468:	2300      	movhi	r3, #0
 800546a:	3302      	adds	r3, #2
 800546c:	4403      	add	r3, r0
 800546e:	1a18      	subs	r0, r3, r0
 8005470:	b003      	add	sp, #12
 8005472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005474:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005478:	f801 6f01 	strb.w	r6, [r1, #1]!
 800547c:	e7ed      	b.n	800545a <__exponent+0x44>
 800547e:	2330      	movs	r3, #48	@ 0x30
 8005480:	3130      	adds	r1, #48	@ 0x30
 8005482:	7083      	strb	r3, [r0, #2]
 8005484:	70c1      	strb	r1, [r0, #3]
 8005486:	1d03      	adds	r3, r0, #4
 8005488:	e7f1      	b.n	800546e <__exponent+0x58>
	...

0800548c <_printf_float>:
 800548c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005490:	b08d      	sub	sp, #52	@ 0x34
 8005492:	460c      	mov	r4, r1
 8005494:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005498:	4616      	mov	r6, r2
 800549a:	461f      	mov	r7, r3
 800549c:	4605      	mov	r5, r0
 800549e:	f000 fcef 	bl	8005e80 <_localeconv_r>
 80054a2:	6803      	ldr	r3, [r0, #0]
 80054a4:	9304      	str	r3, [sp, #16]
 80054a6:	4618      	mov	r0, r3
 80054a8:	f7fa ff02 	bl	80002b0 <strlen>
 80054ac:	2300      	movs	r3, #0
 80054ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80054b0:	f8d8 3000 	ldr.w	r3, [r8]
 80054b4:	9005      	str	r0, [sp, #20]
 80054b6:	3307      	adds	r3, #7
 80054b8:	f023 0307 	bic.w	r3, r3, #7
 80054bc:	f103 0208 	add.w	r2, r3, #8
 80054c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80054c4:	f8d4 b000 	ldr.w	fp, [r4]
 80054c8:	f8c8 2000 	str.w	r2, [r8]
 80054cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80054d0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80054d4:	9307      	str	r3, [sp, #28]
 80054d6:	f8cd 8018 	str.w	r8, [sp, #24]
 80054da:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80054de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054e2:	4b9c      	ldr	r3, [pc, #624]	@ (8005754 <_printf_float+0x2c8>)
 80054e4:	f04f 32ff 	mov.w	r2, #4294967295
 80054e8:	f7fb fb40 	bl	8000b6c <__aeabi_dcmpun>
 80054ec:	bb70      	cbnz	r0, 800554c <_printf_float+0xc0>
 80054ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054f2:	4b98      	ldr	r3, [pc, #608]	@ (8005754 <_printf_float+0x2c8>)
 80054f4:	f04f 32ff 	mov.w	r2, #4294967295
 80054f8:	f7fb fb1a 	bl	8000b30 <__aeabi_dcmple>
 80054fc:	bb30      	cbnz	r0, 800554c <_printf_float+0xc0>
 80054fe:	2200      	movs	r2, #0
 8005500:	2300      	movs	r3, #0
 8005502:	4640      	mov	r0, r8
 8005504:	4649      	mov	r1, r9
 8005506:	f7fb fb09 	bl	8000b1c <__aeabi_dcmplt>
 800550a:	b110      	cbz	r0, 8005512 <_printf_float+0x86>
 800550c:	232d      	movs	r3, #45	@ 0x2d
 800550e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005512:	4a91      	ldr	r2, [pc, #580]	@ (8005758 <_printf_float+0x2cc>)
 8005514:	4b91      	ldr	r3, [pc, #580]	@ (800575c <_printf_float+0x2d0>)
 8005516:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800551a:	bf8c      	ite	hi
 800551c:	4690      	movhi	r8, r2
 800551e:	4698      	movls	r8, r3
 8005520:	2303      	movs	r3, #3
 8005522:	6123      	str	r3, [r4, #16]
 8005524:	f02b 0304 	bic.w	r3, fp, #4
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	f04f 0900 	mov.w	r9, #0
 800552e:	9700      	str	r7, [sp, #0]
 8005530:	4633      	mov	r3, r6
 8005532:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005534:	4621      	mov	r1, r4
 8005536:	4628      	mov	r0, r5
 8005538:	f000 f9d2 	bl	80058e0 <_printf_common>
 800553c:	3001      	adds	r0, #1
 800553e:	f040 808d 	bne.w	800565c <_printf_float+0x1d0>
 8005542:	f04f 30ff 	mov.w	r0, #4294967295
 8005546:	b00d      	add	sp, #52	@ 0x34
 8005548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800554c:	4642      	mov	r2, r8
 800554e:	464b      	mov	r3, r9
 8005550:	4640      	mov	r0, r8
 8005552:	4649      	mov	r1, r9
 8005554:	f7fb fb0a 	bl	8000b6c <__aeabi_dcmpun>
 8005558:	b140      	cbz	r0, 800556c <_printf_float+0xe0>
 800555a:	464b      	mov	r3, r9
 800555c:	2b00      	cmp	r3, #0
 800555e:	bfbc      	itt	lt
 8005560:	232d      	movlt	r3, #45	@ 0x2d
 8005562:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005566:	4a7e      	ldr	r2, [pc, #504]	@ (8005760 <_printf_float+0x2d4>)
 8005568:	4b7e      	ldr	r3, [pc, #504]	@ (8005764 <_printf_float+0x2d8>)
 800556a:	e7d4      	b.n	8005516 <_printf_float+0x8a>
 800556c:	6863      	ldr	r3, [r4, #4]
 800556e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005572:	9206      	str	r2, [sp, #24]
 8005574:	1c5a      	adds	r2, r3, #1
 8005576:	d13b      	bne.n	80055f0 <_printf_float+0x164>
 8005578:	2306      	movs	r3, #6
 800557a:	6063      	str	r3, [r4, #4]
 800557c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005580:	2300      	movs	r3, #0
 8005582:	6022      	str	r2, [r4, #0]
 8005584:	9303      	str	r3, [sp, #12]
 8005586:	ab0a      	add	r3, sp, #40	@ 0x28
 8005588:	e9cd a301 	strd	sl, r3, [sp, #4]
 800558c:	ab09      	add	r3, sp, #36	@ 0x24
 800558e:	9300      	str	r3, [sp, #0]
 8005590:	6861      	ldr	r1, [r4, #4]
 8005592:	ec49 8b10 	vmov	d0, r8, r9
 8005596:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800559a:	4628      	mov	r0, r5
 800559c:	f7ff fed6 	bl	800534c <__cvt>
 80055a0:	9b06      	ldr	r3, [sp, #24]
 80055a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80055a4:	2b47      	cmp	r3, #71	@ 0x47
 80055a6:	4680      	mov	r8, r0
 80055a8:	d129      	bne.n	80055fe <_printf_float+0x172>
 80055aa:	1cc8      	adds	r0, r1, #3
 80055ac:	db02      	blt.n	80055b4 <_printf_float+0x128>
 80055ae:	6863      	ldr	r3, [r4, #4]
 80055b0:	4299      	cmp	r1, r3
 80055b2:	dd41      	ble.n	8005638 <_printf_float+0x1ac>
 80055b4:	f1aa 0a02 	sub.w	sl, sl, #2
 80055b8:	fa5f fa8a 	uxtb.w	sl, sl
 80055bc:	3901      	subs	r1, #1
 80055be:	4652      	mov	r2, sl
 80055c0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80055c4:	9109      	str	r1, [sp, #36]	@ 0x24
 80055c6:	f7ff ff26 	bl	8005416 <__exponent>
 80055ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80055cc:	1813      	adds	r3, r2, r0
 80055ce:	2a01      	cmp	r2, #1
 80055d0:	4681      	mov	r9, r0
 80055d2:	6123      	str	r3, [r4, #16]
 80055d4:	dc02      	bgt.n	80055dc <_printf_float+0x150>
 80055d6:	6822      	ldr	r2, [r4, #0]
 80055d8:	07d2      	lsls	r2, r2, #31
 80055da:	d501      	bpl.n	80055e0 <_printf_float+0x154>
 80055dc:	3301      	adds	r3, #1
 80055de:	6123      	str	r3, [r4, #16]
 80055e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d0a2      	beq.n	800552e <_printf_float+0xa2>
 80055e8:	232d      	movs	r3, #45	@ 0x2d
 80055ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055ee:	e79e      	b.n	800552e <_printf_float+0xa2>
 80055f0:	9a06      	ldr	r2, [sp, #24]
 80055f2:	2a47      	cmp	r2, #71	@ 0x47
 80055f4:	d1c2      	bne.n	800557c <_printf_float+0xf0>
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d1c0      	bne.n	800557c <_printf_float+0xf0>
 80055fa:	2301      	movs	r3, #1
 80055fc:	e7bd      	b.n	800557a <_printf_float+0xee>
 80055fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005602:	d9db      	bls.n	80055bc <_printf_float+0x130>
 8005604:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005608:	d118      	bne.n	800563c <_printf_float+0x1b0>
 800560a:	2900      	cmp	r1, #0
 800560c:	6863      	ldr	r3, [r4, #4]
 800560e:	dd0b      	ble.n	8005628 <_printf_float+0x19c>
 8005610:	6121      	str	r1, [r4, #16]
 8005612:	b913      	cbnz	r3, 800561a <_printf_float+0x18e>
 8005614:	6822      	ldr	r2, [r4, #0]
 8005616:	07d0      	lsls	r0, r2, #31
 8005618:	d502      	bpl.n	8005620 <_printf_float+0x194>
 800561a:	3301      	adds	r3, #1
 800561c:	440b      	add	r3, r1
 800561e:	6123      	str	r3, [r4, #16]
 8005620:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005622:	f04f 0900 	mov.w	r9, #0
 8005626:	e7db      	b.n	80055e0 <_printf_float+0x154>
 8005628:	b913      	cbnz	r3, 8005630 <_printf_float+0x1a4>
 800562a:	6822      	ldr	r2, [r4, #0]
 800562c:	07d2      	lsls	r2, r2, #31
 800562e:	d501      	bpl.n	8005634 <_printf_float+0x1a8>
 8005630:	3302      	adds	r3, #2
 8005632:	e7f4      	b.n	800561e <_printf_float+0x192>
 8005634:	2301      	movs	r3, #1
 8005636:	e7f2      	b.n	800561e <_printf_float+0x192>
 8005638:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800563c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800563e:	4299      	cmp	r1, r3
 8005640:	db05      	blt.n	800564e <_printf_float+0x1c2>
 8005642:	6823      	ldr	r3, [r4, #0]
 8005644:	6121      	str	r1, [r4, #16]
 8005646:	07d8      	lsls	r0, r3, #31
 8005648:	d5ea      	bpl.n	8005620 <_printf_float+0x194>
 800564a:	1c4b      	adds	r3, r1, #1
 800564c:	e7e7      	b.n	800561e <_printf_float+0x192>
 800564e:	2900      	cmp	r1, #0
 8005650:	bfd4      	ite	le
 8005652:	f1c1 0202 	rsble	r2, r1, #2
 8005656:	2201      	movgt	r2, #1
 8005658:	4413      	add	r3, r2
 800565a:	e7e0      	b.n	800561e <_printf_float+0x192>
 800565c:	6823      	ldr	r3, [r4, #0]
 800565e:	055a      	lsls	r2, r3, #21
 8005660:	d407      	bmi.n	8005672 <_printf_float+0x1e6>
 8005662:	6923      	ldr	r3, [r4, #16]
 8005664:	4642      	mov	r2, r8
 8005666:	4631      	mov	r1, r6
 8005668:	4628      	mov	r0, r5
 800566a:	47b8      	blx	r7
 800566c:	3001      	adds	r0, #1
 800566e:	d12b      	bne.n	80056c8 <_printf_float+0x23c>
 8005670:	e767      	b.n	8005542 <_printf_float+0xb6>
 8005672:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005676:	f240 80dd 	bls.w	8005834 <_printf_float+0x3a8>
 800567a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800567e:	2200      	movs	r2, #0
 8005680:	2300      	movs	r3, #0
 8005682:	f7fb fa41 	bl	8000b08 <__aeabi_dcmpeq>
 8005686:	2800      	cmp	r0, #0
 8005688:	d033      	beq.n	80056f2 <_printf_float+0x266>
 800568a:	4a37      	ldr	r2, [pc, #220]	@ (8005768 <_printf_float+0x2dc>)
 800568c:	2301      	movs	r3, #1
 800568e:	4631      	mov	r1, r6
 8005690:	4628      	mov	r0, r5
 8005692:	47b8      	blx	r7
 8005694:	3001      	adds	r0, #1
 8005696:	f43f af54 	beq.w	8005542 <_printf_float+0xb6>
 800569a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800569e:	4543      	cmp	r3, r8
 80056a0:	db02      	blt.n	80056a8 <_printf_float+0x21c>
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	07d8      	lsls	r0, r3, #31
 80056a6:	d50f      	bpl.n	80056c8 <_printf_float+0x23c>
 80056a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056ac:	4631      	mov	r1, r6
 80056ae:	4628      	mov	r0, r5
 80056b0:	47b8      	blx	r7
 80056b2:	3001      	adds	r0, #1
 80056b4:	f43f af45 	beq.w	8005542 <_printf_float+0xb6>
 80056b8:	f04f 0900 	mov.w	r9, #0
 80056bc:	f108 38ff 	add.w	r8, r8, #4294967295
 80056c0:	f104 0a1a 	add.w	sl, r4, #26
 80056c4:	45c8      	cmp	r8, r9
 80056c6:	dc09      	bgt.n	80056dc <_printf_float+0x250>
 80056c8:	6823      	ldr	r3, [r4, #0]
 80056ca:	079b      	lsls	r3, r3, #30
 80056cc:	f100 8103 	bmi.w	80058d6 <_printf_float+0x44a>
 80056d0:	68e0      	ldr	r0, [r4, #12]
 80056d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80056d4:	4298      	cmp	r0, r3
 80056d6:	bfb8      	it	lt
 80056d8:	4618      	movlt	r0, r3
 80056da:	e734      	b.n	8005546 <_printf_float+0xba>
 80056dc:	2301      	movs	r3, #1
 80056de:	4652      	mov	r2, sl
 80056e0:	4631      	mov	r1, r6
 80056e2:	4628      	mov	r0, r5
 80056e4:	47b8      	blx	r7
 80056e6:	3001      	adds	r0, #1
 80056e8:	f43f af2b 	beq.w	8005542 <_printf_float+0xb6>
 80056ec:	f109 0901 	add.w	r9, r9, #1
 80056f0:	e7e8      	b.n	80056c4 <_printf_float+0x238>
 80056f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	dc39      	bgt.n	800576c <_printf_float+0x2e0>
 80056f8:	4a1b      	ldr	r2, [pc, #108]	@ (8005768 <_printf_float+0x2dc>)
 80056fa:	2301      	movs	r3, #1
 80056fc:	4631      	mov	r1, r6
 80056fe:	4628      	mov	r0, r5
 8005700:	47b8      	blx	r7
 8005702:	3001      	adds	r0, #1
 8005704:	f43f af1d 	beq.w	8005542 <_printf_float+0xb6>
 8005708:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800570c:	ea59 0303 	orrs.w	r3, r9, r3
 8005710:	d102      	bne.n	8005718 <_printf_float+0x28c>
 8005712:	6823      	ldr	r3, [r4, #0]
 8005714:	07d9      	lsls	r1, r3, #31
 8005716:	d5d7      	bpl.n	80056c8 <_printf_float+0x23c>
 8005718:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800571c:	4631      	mov	r1, r6
 800571e:	4628      	mov	r0, r5
 8005720:	47b8      	blx	r7
 8005722:	3001      	adds	r0, #1
 8005724:	f43f af0d 	beq.w	8005542 <_printf_float+0xb6>
 8005728:	f04f 0a00 	mov.w	sl, #0
 800572c:	f104 0b1a 	add.w	fp, r4, #26
 8005730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005732:	425b      	negs	r3, r3
 8005734:	4553      	cmp	r3, sl
 8005736:	dc01      	bgt.n	800573c <_printf_float+0x2b0>
 8005738:	464b      	mov	r3, r9
 800573a:	e793      	b.n	8005664 <_printf_float+0x1d8>
 800573c:	2301      	movs	r3, #1
 800573e:	465a      	mov	r2, fp
 8005740:	4631      	mov	r1, r6
 8005742:	4628      	mov	r0, r5
 8005744:	47b8      	blx	r7
 8005746:	3001      	adds	r0, #1
 8005748:	f43f aefb 	beq.w	8005542 <_printf_float+0xb6>
 800574c:	f10a 0a01 	add.w	sl, sl, #1
 8005750:	e7ee      	b.n	8005730 <_printf_float+0x2a4>
 8005752:	bf00      	nop
 8005754:	7fefffff 	.word	0x7fefffff
 8005758:	08008db4 	.word	0x08008db4
 800575c:	08008db0 	.word	0x08008db0
 8005760:	08008dbc 	.word	0x08008dbc
 8005764:	08008db8 	.word	0x08008db8
 8005768:	08008dc0 	.word	0x08008dc0
 800576c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800576e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005772:	4553      	cmp	r3, sl
 8005774:	bfa8      	it	ge
 8005776:	4653      	movge	r3, sl
 8005778:	2b00      	cmp	r3, #0
 800577a:	4699      	mov	r9, r3
 800577c:	dc36      	bgt.n	80057ec <_printf_float+0x360>
 800577e:	f04f 0b00 	mov.w	fp, #0
 8005782:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005786:	f104 021a 	add.w	r2, r4, #26
 800578a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800578c:	9306      	str	r3, [sp, #24]
 800578e:	eba3 0309 	sub.w	r3, r3, r9
 8005792:	455b      	cmp	r3, fp
 8005794:	dc31      	bgt.n	80057fa <_printf_float+0x36e>
 8005796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005798:	459a      	cmp	sl, r3
 800579a:	dc3a      	bgt.n	8005812 <_printf_float+0x386>
 800579c:	6823      	ldr	r3, [r4, #0]
 800579e:	07da      	lsls	r2, r3, #31
 80057a0:	d437      	bmi.n	8005812 <_printf_float+0x386>
 80057a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057a4:	ebaa 0903 	sub.w	r9, sl, r3
 80057a8:	9b06      	ldr	r3, [sp, #24]
 80057aa:	ebaa 0303 	sub.w	r3, sl, r3
 80057ae:	4599      	cmp	r9, r3
 80057b0:	bfa8      	it	ge
 80057b2:	4699      	movge	r9, r3
 80057b4:	f1b9 0f00 	cmp.w	r9, #0
 80057b8:	dc33      	bgt.n	8005822 <_printf_float+0x396>
 80057ba:	f04f 0800 	mov.w	r8, #0
 80057be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057c2:	f104 0b1a 	add.w	fp, r4, #26
 80057c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057c8:	ebaa 0303 	sub.w	r3, sl, r3
 80057cc:	eba3 0309 	sub.w	r3, r3, r9
 80057d0:	4543      	cmp	r3, r8
 80057d2:	f77f af79 	ble.w	80056c8 <_printf_float+0x23c>
 80057d6:	2301      	movs	r3, #1
 80057d8:	465a      	mov	r2, fp
 80057da:	4631      	mov	r1, r6
 80057dc:	4628      	mov	r0, r5
 80057de:	47b8      	blx	r7
 80057e0:	3001      	adds	r0, #1
 80057e2:	f43f aeae 	beq.w	8005542 <_printf_float+0xb6>
 80057e6:	f108 0801 	add.w	r8, r8, #1
 80057ea:	e7ec      	b.n	80057c6 <_printf_float+0x33a>
 80057ec:	4642      	mov	r2, r8
 80057ee:	4631      	mov	r1, r6
 80057f0:	4628      	mov	r0, r5
 80057f2:	47b8      	blx	r7
 80057f4:	3001      	adds	r0, #1
 80057f6:	d1c2      	bne.n	800577e <_printf_float+0x2f2>
 80057f8:	e6a3      	b.n	8005542 <_printf_float+0xb6>
 80057fa:	2301      	movs	r3, #1
 80057fc:	4631      	mov	r1, r6
 80057fe:	4628      	mov	r0, r5
 8005800:	9206      	str	r2, [sp, #24]
 8005802:	47b8      	blx	r7
 8005804:	3001      	adds	r0, #1
 8005806:	f43f ae9c 	beq.w	8005542 <_printf_float+0xb6>
 800580a:	9a06      	ldr	r2, [sp, #24]
 800580c:	f10b 0b01 	add.w	fp, fp, #1
 8005810:	e7bb      	b.n	800578a <_printf_float+0x2fe>
 8005812:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005816:	4631      	mov	r1, r6
 8005818:	4628      	mov	r0, r5
 800581a:	47b8      	blx	r7
 800581c:	3001      	adds	r0, #1
 800581e:	d1c0      	bne.n	80057a2 <_printf_float+0x316>
 8005820:	e68f      	b.n	8005542 <_printf_float+0xb6>
 8005822:	9a06      	ldr	r2, [sp, #24]
 8005824:	464b      	mov	r3, r9
 8005826:	4442      	add	r2, r8
 8005828:	4631      	mov	r1, r6
 800582a:	4628      	mov	r0, r5
 800582c:	47b8      	blx	r7
 800582e:	3001      	adds	r0, #1
 8005830:	d1c3      	bne.n	80057ba <_printf_float+0x32e>
 8005832:	e686      	b.n	8005542 <_printf_float+0xb6>
 8005834:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005838:	f1ba 0f01 	cmp.w	sl, #1
 800583c:	dc01      	bgt.n	8005842 <_printf_float+0x3b6>
 800583e:	07db      	lsls	r3, r3, #31
 8005840:	d536      	bpl.n	80058b0 <_printf_float+0x424>
 8005842:	2301      	movs	r3, #1
 8005844:	4642      	mov	r2, r8
 8005846:	4631      	mov	r1, r6
 8005848:	4628      	mov	r0, r5
 800584a:	47b8      	blx	r7
 800584c:	3001      	adds	r0, #1
 800584e:	f43f ae78 	beq.w	8005542 <_printf_float+0xb6>
 8005852:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005856:	4631      	mov	r1, r6
 8005858:	4628      	mov	r0, r5
 800585a:	47b8      	blx	r7
 800585c:	3001      	adds	r0, #1
 800585e:	f43f ae70 	beq.w	8005542 <_printf_float+0xb6>
 8005862:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005866:	2200      	movs	r2, #0
 8005868:	2300      	movs	r3, #0
 800586a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800586e:	f7fb f94b 	bl	8000b08 <__aeabi_dcmpeq>
 8005872:	b9c0      	cbnz	r0, 80058a6 <_printf_float+0x41a>
 8005874:	4653      	mov	r3, sl
 8005876:	f108 0201 	add.w	r2, r8, #1
 800587a:	4631      	mov	r1, r6
 800587c:	4628      	mov	r0, r5
 800587e:	47b8      	blx	r7
 8005880:	3001      	adds	r0, #1
 8005882:	d10c      	bne.n	800589e <_printf_float+0x412>
 8005884:	e65d      	b.n	8005542 <_printf_float+0xb6>
 8005886:	2301      	movs	r3, #1
 8005888:	465a      	mov	r2, fp
 800588a:	4631      	mov	r1, r6
 800588c:	4628      	mov	r0, r5
 800588e:	47b8      	blx	r7
 8005890:	3001      	adds	r0, #1
 8005892:	f43f ae56 	beq.w	8005542 <_printf_float+0xb6>
 8005896:	f108 0801 	add.w	r8, r8, #1
 800589a:	45d0      	cmp	r8, sl
 800589c:	dbf3      	blt.n	8005886 <_printf_float+0x3fa>
 800589e:	464b      	mov	r3, r9
 80058a0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80058a4:	e6df      	b.n	8005666 <_printf_float+0x1da>
 80058a6:	f04f 0800 	mov.w	r8, #0
 80058aa:	f104 0b1a 	add.w	fp, r4, #26
 80058ae:	e7f4      	b.n	800589a <_printf_float+0x40e>
 80058b0:	2301      	movs	r3, #1
 80058b2:	4642      	mov	r2, r8
 80058b4:	e7e1      	b.n	800587a <_printf_float+0x3ee>
 80058b6:	2301      	movs	r3, #1
 80058b8:	464a      	mov	r2, r9
 80058ba:	4631      	mov	r1, r6
 80058bc:	4628      	mov	r0, r5
 80058be:	47b8      	blx	r7
 80058c0:	3001      	adds	r0, #1
 80058c2:	f43f ae3e 	beq.w	8005542 <_printf_float+0xb6>
 80058c6:	f108 0801 	add.w	r8, r8, #1
 80058ca:	68e3      	ldr	r3, [r4, #12]
 80058cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80058ce:	1a5b      	subs	r3, r3, r1
 80058d0:	4543      	cmp	r3, r8
 80058d2:	dcf0      	bgt.n	80058b6 <_printf_float+0x42a>
 80058d4:	e6fc      	b.n	80056d0 <_printf_float+0x244>
 80058d6:	f04f 0800 	mov.w	r8, #0
 80058da:	f104 0919 	add.w	r9, r4, #25
 80058de:	e7f4      	b.n	80058ca <_printf_float+0x43e>

080058e0 <_printf_common>:
 80058e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058e4:	4616      	mov	r6, r2
 80058e6:	4698      	mov	r8, r3
 80058e8:	688a      	ldr	r2, [r1, #8]
 80058ea:	690b      	ldr	r3, [r1, #16]
 80058ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80058f0:	4293      	cmp	r3, r2
 80058f2:	bfb8      	it	lt
 80058f4:	4613      	movlt	r3, r2
 80058f6:	6033      	str	r3, [r6, #0]
 80058f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80058fc:	4607      	mov	r7, r0
 80058fe:	460c      	mov	r4, r1
 8005900:	b10a      	cbz	r2, 8005906 <_printf_common+0x26>
 8005902:	3301      	adds	r3, #1
 8005904:	6033      	str	r3, [r6, #0]
 8005906:	6823      	ldr	r3, [r4, #0]
 8005908:	0699      	lsls	r1, r3, #26
 800590a:	bf42      	ittt	mi
 800590c:	6833      	ldrmi	r3, [r6, #0]
 800590e:	3302      	addmi	r3, #2
 8005910:	6033      	strmi	r3, [r6, #0]
 8005912:	6825      	ldr	r5, [r4, #0]
 8005914:	f015 0506 	ands.w	r5, r5, #6
 8005918:	d106      	bne.n	8005928 <_printf_common+0x48>
 800591a:	f104 0a19 	add.w	sl, r4, #25
 800591e:	68e3      	ldr	r3, [r4, #12]
 8005920:	6832      	ldr	r2, [r6, #0]
 8005922:	1a9b      	subs	r3, r3, r2
 8005924:	42ab      	cmp	r3, r5
 8005926:	dc26      	bgt.n	8005976 <_printf_common+0x96>
 8005928:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800592c:	6822      	ldr	r2, [r4, #0]
 800592e:	3b00      	subs	r3, #0
 8005930:	bf18      	it	ne
 8005932:	2301      	movne	r3, #1
 8005934:	0692      	lsls	r2, r2, #26
 8005936:	d42b      	bmi.n	8005990 <_printf_common+0xb0>
 8005938:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800593c:	4641      	mov	r1, r8
 800593e:	4638      	mov	r0, r7
 8005940:	47c8      	blx	r9
 8005942:	3001      	adds	r0, #1
 8005944:	d01e      	beq.n	8005984 <_printf_common+0xa4>
 8005946:	6823      	ldr	r3, [r4, #0]
 8005948:	6922      	ldr	r2, [r4, #16]
 800594a:	f003 0306 	and.w	r3, r3, #6
 800594e:	2b04      	cmp	r3, #4
 8005950:	bf02      	ittt	eq
 8005952:	68e5      	ldreq	r5, [r4, #12]
 8005954:	6833      	ldreq	r3, [r6, #0]
 8005956:	1aed      	subeq	r5, r5, r3
 8005958:	68a3      	ldr	r3, [r4, #8]
 800595a:	bf0c      	ite	eq
 800595c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005960:	2500      	movne	r5, #0
 8005962:	4293      	cmp	r3, r2
 8005964:	bfc4      	itt	gt
 8005966:	1a9b      	subgt	r3, r3, r2
 8005968:	18ed      	addgt	r5, r5, r3
 800596a:	2600      	movs	r6, #0
 800596c:	341a      	adds	r4, #26
 800596e:	42b5      	cmp	r5, r6
 8005970:	d11a      	bne.n	80059a8 <_printf_common+0xc8>
 8005972:	2000      	movs	r0, #0
 8005974:	e008      	b.n	8005988 <_printf_common+0xa8>
 8005976:	2301      	movs	r3, #1
 8005978:	4652      	mov	r2, sl
 800597a:	4641      	mov	r1, r8
 800597c:	4638      	mov	r0, r7
 800597e:	47c8      	blx	r9
 8005980:	3001      	adds	r0, #1
 8005982:	d103      	bne.n	800598c <_printf_common+0xac>
 8005984:	f04f 30ff 	mov.w	r0, #4294967295
 8005988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800598c:	3501      	adds	r5, #1
 800598e:	e7c6      	b.n	800591e <_printf_common+0x3e>
 8005990:	18e1      	adds	r1, r4, r3
 8005992:	1c5a      	adds	r2, r3, #1
 8005994:	2030      	movs	r0, #48	@ 0x30
 8005996:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800599a:	4422      	add	r2, r4
 800599c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80059a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80059a4:	3302      	adds	r3, #2
 80059a6:	e7c7      	b.n	8005938 <_printf_common+0x58>
 80059a8:	2301      	movs	r3, #1
 80059aa:	4622      	mov	r2, r4
 80059ac:	4641      	mov	r1, r8
 80059ae:	4638      	mov	r0, r7
 80059b0:	47c8      	blx	r9
 80059b2:	3001      	adds	r0, #1
 80059b4:	d0e6      	beq.n	8005984 <_printf_common+0xa4>
 80059b6:	3601      	adds	r6, #1
 80059b8:	e7d9      	b.n	800596e <_printf_common+0x8e>
	...

080059bc <_printf_i>:
 80059bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059c0:	7e0f      	ldrb	r7, [r1, #24]
 80059c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80059c4:	2f78      	cmp	r7, #120	@ 0x78
 80059c6:	4691      	mov	r9, r2
 80059c8:	4680      	mov	r8, r0
 80059ca:	460c      	mov	r4, r1
 80059cc:	469a      	mov	sl, r3
 80059ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80059d2:	d807      	bhi.n	80059e4 <_printf_i+0x28>
 80059d4:	2f62      	cmp	r7, #98	@ 0x62
 80059d6:	d80a      	bhi.n	80059ee <_printf_i+0x32>
 80059d8:	2f00      	cmp	r7, #0
 80059da:	f000 80d1 	beq.w	8005b80 <_printf_i+0x1c4>
 80059de:	2f58      	cmp	r7, #88	@ 0x58
 80059e0:	f000 80b8 	beq.w	8005b54 <_printf_i+0x198>
 80059e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80059ec:	e03a      	b.n	8005a64 <_printf_i+0xa8>
 80059ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80059f2:	2b15      	cmp	r3, #21
 80059f4:	d8f6      	bhi.n	80059e4 <_printf_i+0x28>
 80059f6:	a101      	add	r1, pc, #4	@ (adr r1, 80059fc <_printf_i+0x40>)
 80059f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059fc:	08005a55 	.word	0x08005a55
 8005a00:	08005a69 	.word	0x08005a69
 8005a04:	080059e5 	.word	0x080059e5
 8005a08:	080059e5 	.word	0x080059e5
 8005a0c:	080059e5 	.word	0x080059e5
 8005a10:	080059e5 	.word	0x080059e5
 8005a14:	08005a69 	.word	0x08005a69
 8005a18:	080059e5 	.word	0x080059e5
 8005a1c:	080059e5 	.word	0x080059e5
 8005a20:	080059e5 	.word	0x080059e5
 8005a24:	080059e5 	.word	0x080059e5
 8005a28:	08005b67 	.word	0x08005b67
 8005a2c:	08005a93 	.word	0x08005a93
 8005a30:	08005b21 	.word	0x08005b21
 8005a34:	080059e5 	.word	0x080059e5
 8005a38:	080059e5 	.word	0x080059e5
 8005a3c:	08005b89 	.word	0x08005b89
 8005a40:	080059e5 	.word	0x080059e5
 8005a44:	08005a93 	.word	0x08005a93
 8005a48:	080059e5 	.word	0x080059e5
 8005a4c:	080059e5 	.word	0x080059e5
 8005a50:	08005b29 	.word	0x08005b29
 8005a54:	6833      	ldr	r3, [r6, #0]
 8005a56:	1d1a      	adds	r2, r3, #4
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	6032      	str	r2, [r6, #0]
 8005a5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a60:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a64:	2301      	movs	r3, #1
 8005a66:	e09c      	b.n	8005ba2 <_printf_i+0x1e6>
 8005a68:	6833      	ldr	r3, [r6, #0]
 8005a6a:	6820      	ldr	r0, [r4, #0]
 8005a6c:	1d19      	adds	r1, r3, #4
 8005a6e:	6031      	str	r1, [r6, #0]
 8005a70:	0606      	lsls	r6, r0, #24
 8005a72:	d501      	bpl.n	8005a78 <_printf_i+0xbc>
 8005a74:	681d      	ldr	r5, [r3, #0]
 8005a76:	e003      	b.n	8005a80 <_printf_i+0xc4>
 8005a78:	0645      	lsls	r5, r0, #25
 8005a7a:	d5fb      	bpl.n	8005a74 <_printf_i+0xb8>
 8005a7c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a80:	2d00      	cmp	r5, #0
 8005a82:	da03      	bge.n	8005a8c <_printf_i+0xd0>
 8005a84:	232d      	movs	r3, #45	@ 0x2d
 8005a86:	426d      	negs	r5, r5
 8005a88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a8c:	4858      	ldr	r0, [pc, #352]	@ (8005bf0 <_printf_i+0x234>)
 8005a8e:	230a      	movs	r3, #10
 8005a90:	e011      	b.n	8005ab6 <_printf_i+0xfa>
 8005a92:	6821      	ldr	r1, [r4, #0]
 8005a94:	6833      	ldr	r3, [r6, #0]
 8005a96:	0608      	lsls	r0, r1, #24
 8005a98:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a9c:	d402      	bmi.n	8005aa4 <_printf_i+0xe8>
 8005a9e:	0649      	lsls	r1, r1, #25
 8005aa0:	bf48      	it	mi
 8005aa2:	b2ad      	uxthmi	r5, r5
 8005aa4:	2f6f      	cmp	r7, #111	@ 0x6f
 8005aa6:	4852      	ldr	r0, [pc, #328]	@ (8005bf0 <_printf_i+0x234>)
 8005aa8:	6033      	str	r3, [r6, #0]
 8005aaa:	bf14      	ite	ne
 8005aac:	230a      	movne	r3, #10
 8005aae:	2308      	moveq	r3, #8
 8005ab0:	2100      	movs	r1, #0
 8005ab2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005ab6:	6866      	ldr	r6, [r4, #4]
 8005ab8:	60a6      	str	r6, [r4, #8]
 8005aba:	2e00      	cmp	r6, #0
 8005abc:	db05      	blt.n	8005aca <_printf_i+0x10e>
 8005abe:	6821      	ldr	r1, [r4, #0]
 8005ac0:	432e      	orrs	r6, r5
 8005ac2:	f021 0104 	bic.w	r1, r1, #4
 8005ac6:	6021      	str	r1, [r4, #0]
 8005ac8:	d04b      	beq.n	8005b62 <_printf_i+0x1a6>
 8005aca:	4616      	mov	r6, r2
 8005acc:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ad0:	fb03 5711 	mls	r7, r3, r1, r5
 8005ad4:	5dc7      	ldrb	r7, [r0, r7]
 8005ad6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ada:	462f      	mov	r7, r5
 8005adc:	42bb      	cmp	r3, r7
 8005ade:	460d      	mov	r5, r1
 8005ae0:	d9f4      	bls.n	8005acc <_printf_i+0x110>
 8005ae2:	2b08      	cmp	r3, #8
 8005ae4:	d10b      	bne.n	8005afe <_printf_i+0x142>
 8005ae6:	6823      	ldr	r3, [r4, #0]
 8005ae8:	07df      	lsls	r7, r3, #31
 8005aea:	d508      	bpl.n	8005afe <_printf_i+0x142>
 8005aec:	6923      	ldr	r3, [r4, #16]
 8005aee:	6861      	ldr	r1, [r4, #4]
 8005af0:	4299      	cmp	r1, r3
 8005af2:	bfde      	ittt	le
 8005af4:	2330      	movle	r3, #48	@ 0x30
 8005af6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005afa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005afe:	1b92      	subs	r2, r2, r6
 8005b00:	6122      	str	r2, [r4, #16]
 8005b02:	f8cd a000 	str.w	sl, [sp]
 8005b06:	464b      	mov	r3, r9
 8005b08:	aa03      	add	r2, sp, #12
 8005b0a:	4621      	mov	r1, r4
 8005b0c:	4640      	mov	r0, r8
 8005b0e:	f7ff fee7 	bl	80058e0 <_printf_common>
 8005b12:	3001      	adds	r0, #1
 8005b14:	d14a      	bne.n	8005bac <_printf_i+0x1f0>
 8005b16:	f04f 30ff 	mov.w	r0, #4294967295
 8005b1a:	b004      	add	sp, #16
 8005b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b20:	6823      	ldr	r3, [r4, #0]
 8005b22:	f043 0320 	orr.w	r3, r3, #32
 8005b26:	6023      	str	r3, [r4, #0]
 8005b28:	4832      	ldr	r0, [pc, #200]	@ (8005bf4 <_printf_i+0x238>)
 8005b2a:	2778      	movs	r7, #120	@ 0x78
 8005b2c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b30:	6823      	ldr	r3, [r4, #0]
 8005b32:	6831      	ldr	r1, [r6, #0]
 8005b34:	061f      	lsls	r7, r3, #24
 8005b36:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b3a:	d402      	bmi.n	8005b42 <_printf_i+0x186>
 8005b3c:	065f      	lsls	r7, r3, #25
 8005b3e:	bf48      	it	mi
 8005b40:	b2ad      	uxthmi	r5, r5
 8005b42:	6031      	str	r1, [r6, #0]
 8005b44:	07d9      	lsls	r1, r3, #31
 8005b46:	bf44      	itt	mi
 8005b48:	f043 0320 	orrmi.w	r3, r3, #32
 8005b4c:	6023      	strmi	r3, [r4, #0]
 8005b4e:	b11d      	cbz	r5, 8005b58 <_printf_i+0x19c>
 8005b50:	2310      	movs	r3, #16
 8005b52:	e7ad      	b.n	8005ab0 <_printf_i+0xf4>
 8005b54:	4826      	ldr	r0, [pc, #152]	@ (8005bf0 <_printf_i+0x234>)
 8005b56:	e7e9      	b.n	8005b2c <_printf_i+0x170>
 8005b58:	6823      	ldr	r3, [r4, #0]
 8005b5a:	f023 0320 	bic.w	r3, r3, #32
 8005b5e:	6023      	str	r3, [r4, #0]
 8005b60:	e7f6      	b.n	8005b50 <_printf_i+0x194>
 8005b62:	4616      	mov	r6, r2
 8005b64:	e7bd      	b.n	8005ae2 <_printf_i+0x126>
 8005b66:	6833      	ldr	r3, [r6, #0]
 8005b68:	6825      	ldr	r5, [r4, #0]
 8005b6a:	6961      	ldr	r1, [r4, #20]
 8005b6c:	1d18      	adds	r0, r3, #4
 8005b6e:	6030      	str	r0, [r6, #0]
 8005b70:	062e      	lsls	r6, r5, #24
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	d501      	bpl.n	8005b7a <_printf_i+0x1be>
 8005b76:	6019      	str	r1, [r3, #0]
 8005b78:	e002      	b.n	8005b80 <_printf_i+0x1c4>
 8005b7a:	0668      	lsls	r0, r5, #25
 8005b7c:	d5fb      	bpl.n	8005b76 <_printf_i+0x1ba>
 8005b7e:	8019      	strh	r1, [r3, #0]
 8005b80:	2300      	movs	r3, #0
 8005b82:	6123      	str	r3, [r4, #16]
 8005b84:	4616      	mov	r6, r2
 8005b86:	e7bc      	b.n	8005b02 <_printf_i+0x146>
 8005b88:	6833      	ldr	r3, [r6, #0]
 8005b8a:	1d1a      	adds	r2, r3, #4
 8005b8c:	6032      	str	r2, [r6, #0]
 8005b8e:	681e      	ldr	r6, [r3, #0]
 8005b90:	6862      	ldr	r2, [r4, #4]
 8005b92:	2100      	movs	r1, #0
 8005b94:	4630      	mov	r0, r6
 8005b96:	f7fa fb3b 	bl	8000210 <memchr>
 8005b9a:	b108      	cbz	r0, 8005ba0 <_printf_i+0x1e4>
 8005b9c:	1b80      	subs	r0, r0, r6
 8005b9e:	6060      	str	r0, [r4, #4]
 8005ba0:	6863      	ldr	r3, [r4, #4]
 8005ba2:	6123      	str	r3, [r4, #16]
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005baa:	e7aa      	b.n	8005b02 <_printf_i+0x146>
 8005bac:	6923      	ldr	r3, [r4, #16]
 8005bae:	4632      	mov	r2, r6
 8005bb0:	4649      	mov	r1, r9
 8005bb2:	4640      	mov	r0, r8
 8005bb4:	47d0      	blx	sl
 8005bb6:	3001      	adds	r0, #1
 8005bb8:	d0ad      	beq.n	8005b16 <_printf_i+0x15a>
 8005bba:	6823      	ldr	r3, [r4, #0]
 8005bbc:	079b      	lsls	r3, r3, #30
 8005bbe:	d413      	bmi.n	8005be8 <_printf_i+0x22c>
 8005bc0:	68e0      	ldr	r0, [r4, #12]
 8005bc2:	9b03      	ldr	r3, [sp, #12]
 8005bc4:	4298      	cmp	r0, r3
 8005bc6:	bfb8      	it	lt
 8005bc8:	4618      	movlt	r0, r3
 8005bca:	e7a6      	b.n	8005b1a <_printf_i+0x15e>
 8005bcc:	2301      	movs	r3, #1
 8005bce:	4632      	mov	r2, r6
 8005bd0:	4649      	mov	r1, r9
 8005bd2:	4640      	mov	r0, r8
 8005bd4:	47d0      	blx	sl
 8005bd6:	3001      	adds	r0, #1
 8005bd8:	d09d      	beq.n	8005b16 <_printf_i+0x15a>
 8005bda:	3501      	adds	r5, #1
 8005bdc:	68e3      	ldr	r3, [r4, #12]
 8005bde:	9903      	ldr	r1, [sp, #12]
 8005be0:	1a5b      	subs	r3, r3, r1
 8005be2:	42ab      	cmp	r3, r5
 8005be4:	dcf2      	bgt.n	8005bcc <_printf_i+0x210>
 8005be6:	e7eb      	b.n	8005bc0 <_printf_i+0x204>
 8005be8:	2500      	movs	r5, #0
 8005bea:	f104 0619 	add.w	r6, r4, #25
 8005bee:	e7f5      	b.n	8005bdc <_printf_i+0x220>
 8005bf0:	08008dc2 	.word	0x08008dc2
 8005bf4:	08008dd3 	.word	0x08008dd3

08005bf8 <std>:
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	b510      	push	{r4, lr}
 8005bfc:	4604      	mov	r4, r0
 8005bfe:	e9c0 3300 	strd	r3, r3, [r0]
 8005c02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c06:	6083      	str	r3, [r0, #8]
 8005c08:	8181      	strh	r1, [r0, #12]
 8005c0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005c0c:	81c2      	strh	r2, [r0, #14]
 8005c0e:	6183      	str	r3, [r0, #24]
 8005c10:	4619      	mov	r1, r3
 8005c12:	2208      	movs	r2, #8
 8005c14:	305c      	adds	r0, #92	@ 0x5c
 8005c16:	f000 f92a 	bl	8005e6e <memset>
 8005c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c50 <std+0x58>)
 8005c1c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005c54 <std+0x5c>)
 8005c20:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005c22:	4b0d      	ldr	r3, [pc, #52]	@ (8005c58 <std+0x60>)
 8005c24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005c26:	4b0d      	ldr	r3, [pc, #52]	@ (8005c5c <std+0x64>)
 8005c28:	6323      	str	r3, [r4, #48]	@ 0x30
 8005c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c60 <std+0x68>)
 8005c2c:	6224      	str	r4, [r4, #32]
 8005c2e:	429c      	cmp	r4, r3
 8005c30:	d006      	beq.n	8005c40 <std+0x48>
 8005c32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005c36:	4294      	cmp	r4, r2
 8005c38:	d002      	beq.n	8005c40 <std+0x48>
 8005c3a:	33d0      	adds	r3, #208	@ 0xd0
 8005c3c:	429c      	cmp	r4, r3
 8005c3e:	d105      	bne.n	8005c4c <std+0x54>
 8005c40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005c44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c48:	f000 b98e 	b.w	8005f68 <__retarget_lock_init_recursive>
 8005c4c:	bd10      	pop	{r4, pc}
 8005c4e:	bf00      	nop
 8005c50:	08005de9 	.word	0x08005de9
 8005c54:	08005e0b 	.word	0x08005e0b
 8005c58:	08005e43 	.word	0x08005e43
 8005c5c:	08005e67 	.word	0x08005e67
 8005c60:	20000768 	.word	0x20000768

08005c64 <stdio_exit_handler>:
 8005c64:	4a02      	ldr	r2, [pc, #8]	@ (8005c70 <stdio_exit_handler+0xc>)
 8005c66:	4903      	ldr	r1, [pc, #12]	@ (8005c74 <stdio_exit_handler+0x10>)
 8005c68:	4803      	ldr	r0, [pc, #12]	@ (8005c78 <stdio_exit_handler+0x14>)
 8005c6a:	f000 b869 	b.w	8005d40 <_fwalk_sglue>
 8005c6e:	bf00      	nop
 8005c70:	20000020 	.word	0x20000020
 8005c74:	080078cd 	.word	0x080078cd
 8005c78:	20000030 	.word	0x20000030

08005c7c <cleanup_stdio>:
 8005c7c:	6841      	ldr	r1, [r0, #4]
 8005c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8005cb0 <cleanup_stdio+0x34>)
 8005c80:	4299      	cmp	r1, r3
 8005c82:	b510      	push	{r4, lr}
 8005c84:	4604      	mov	r4, r0
 8005c86:	d001      	beq.n	8005c8c <cleanup_stdio+0x10>
 8005c88:	f001 fe20 	bl	80078cc <_fflush_r>
 8005c8c:	68a1      	ldr	r1, [r4, #8]
 8005c8e:	4b09      	ldr	r3, [pc, #36]	@ (8005cb4 <cleanup_stdio+0x38>)
 8005c90:	4299      	cmp	r1, r3
 8005c92:	d002      	beq.n	8005c9a <cleanup_stdio+0x1e>
 8005c94:	4620      	mov	r0, r4
 8005c96:	f001 fe19 	bl	80078cc <_fflush_r>
 8005c9a:	68e1      	ldr	r1, [r4, #12]
 8005c9c:	4b06      	ldr	r3, [pc, #24]	@ (8005cb8 <cleanup_stdio+0x3c>)
 8005c9e:	4299      	cmp	r1, r3
 8005ca0:	d004      	beq.n	8005cac <cleanup_stdio+0x30>
 8005ca2:	4620      	mov	r0, r4
 8005ca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ca8:	f001 be10 	b.w	80078cc <_fflush_r>
 8005cac:	bd10      	pop	{r4, pc}
 8005cae:	bf00      	nop
 8005cb0:	20000768 	.word	0x20000768
 8005cb4:	200007d0 	.word	0x200007d0
 8005cb8:	20000838 	.word	0x20000838

08005cbc <global_stdio_init.part.0>:
 8005cbc:	b510      	push	{r4, lr}
 8005cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8005cec <global_stdio_init.part.0+0x30>)
 8005cc0:	4c0b      	ldr	r4, [pc, #44]	@ (8005cf0 <global_stdio_init.part.0+0x34>)
 8005cc2:	4a0c      	ldr	r2, [pc, #48]	@ (8005cf4 <global_stdio_init.part.0+0x38>)
 8005cc4:	601a      	str	r2, [r3, #0]
 8005cc6:	4620      	mov	r0, r4
 8005cc8:	2200      	movs	r2, #0
 8005cca:	2104      	movs	r1, #4
 8005ccc:	f7ff ff94 	bl	8005bf8 <std>
 8005cd0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	2109      	movs	r1, #9
 8005cd8:	f7ff ff8e 	bl	8005bf8 <std>
 8005cdc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005ce0:	2202      	movs	r2, #2
 8005ce2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ce6:	2112      	movs	r1, #18
 8005ce8:	f7ff bf86 	b.w	8005bf8 <std>
 8005cec:	200008a0 	.word	0x200008a0
 8005cf0:	20000768 	.word	0x20000768
 8005cf4:	08005c65 	.word	0x08005c65

08005cf8 <__sfp_lock_acquire>:
 8005cf8:	4801      	ldr	r0, [pc, #4]	@ (8005d00 <__sfp_lock_acquire+0x8>)
 8005cfa:	f000 b936 	b.w	8005f6a <__retarget_lock_acquire_recursive>
 8005cfe:	bf00      	nop
 8005d00:	200008a9 	.word	0x200008a9

08005d04 <__sfp_lock_release>:
 8005d04:	4801      	ldr	r0, [pc, #4]	@ (8005d0c <__sfp_lock_release+0x8>)
 8005d06:	f000 b931 	b.w	8005f6c <__retarget_lock_release_recursive>
 8005d0a:	bf00      	nop
 8005d0c:	200008a9 	.word	0x200008a9

08005d10 <__sinit>:
 8005d10:	b510      	push	{r4, lr}
 8005d12:	4604      	mov	r4, r0
 8005d14:	f7ff fff0 	bl	8005cf8 <__sfp_lock_acquire>
 8005d18:	6a23      	ldr	r3, [r4, #32]
 8005d1a:	b11b      	cbz	r3, 8005d24 <__sinit+0x14>
 8005d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d20:	f7ff bff0 	b.w	8005d04 <__sfp_lock_release>
 8005d24:	4b04      	ldr	r3, [pc, #16]	@ (8005d38 <__sinit+0x28>)
 8005d26:	6223      	str	r3, [r4, #32]
 8005d28:	4b04      	ldr	r3, [pc, #16]	@ (8005d3c <__sinit+0x2c>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d1f5      	bne.n	8005d1c <__sinit+0xc>
 8005d30:	f7ff ffc4 	bl	8005cbc <global_stdio_init.part.0>
 8005d34:	e7f2      	b.n	8005d1c <__sinit+0xc>
 8005d36:	bf00      	nop
 8005d38:	08005c7d 	.word	0x08005c7d
 8005d3c:	200008a0 	.word	0x200008a0

08005d40 <_fwalk_sglue>:
 8005d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d44:	4607      	mov	r7, r0
 8005d46:	4688      	mov	r8, r1
 8005d48:	4614      	mov	r4, r2
 8005d4a:	2600      	movs	r6, #0
 8005d4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d50:	f1b9 0901 	subs.w	r9, r9, #1
 8005d54:	d505      	bpl.n	8005d62 <_fwalk_sglue+0x22>
 8005d56:	6824      	ldr	r4, [r4, #0]
 8005d58:	2c00      	cmp	r4, #0
 8005d5a:	d1f7      	bne.n	8005d4c <_fwalk_sglue+0xc>
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d62:	89ab      	ldrh	r3, [r5, #12]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d907      	bls.n	8005d78 <_fwalk_sglue+0x38>
 8005d68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	d003      	beq.n	8005d78 <_fwalk_sglue+0x38>
 8005d70:	4629      	mov	r1, r5
 8005d72:	4638      	mov	r0, r7
 8005d74:	47c0      	blx	r8
 8005d76:	4306      	orrs	r6, r0
 8005d78:	3568      	adds	r5, #104	@ 0x68
 8005d7a:	e7e9      	b.n	8005d50 <_fwalk_sglue+0x10>

08005d7c <sniprintf>:
 8005d7c:	b40c      	push	{r2, r3}
 8005d7e:	b530      	push	{r4, r5, lr}
 8005d80:	4b18      	ldr	r3, [pc, #96]	@ (8005de4 <sniprintf+0x68>)
 8005d82:	1e0c      	subs	r4, r1, #0
 8005d84:	681d      	ldr	r5, [r3, #0]
 8005d86:	b09d      	sub	sp, #116	@ 0x74
 8005d88:	da08      	bge.n	8005d9c <sniprintf+0x20>
 8005d8a:	238b      	movs	r3, #139	@ 0x8b
 8005d8c:	602b      	str	r3, [r5, #0]
 8005d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8005d92:	b01d      	add	sp, #116	@ 0x74
 8005d94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d98:	b002      	add	sp, #8
 8005d9a:	4770      	bx	lr
 8005d9c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005da0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005da4:	f04f 0300 	mov.w	r3, #0
 8005da8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005daa:	bf14      	ite	ne
 8005dac:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005db0:	4623      	moveq	r3, r4
 8005db2:	9304      	str	r3, [sp, #16]
 8005db4:	9307      	str	r3, [sp, #28]
 8005db6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005dba:	9002      	str	r0, [sp, #8]
 8005dbc:	9006      	str	r0, [sp, #24]
 8005dbe:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005dc2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005dc4:	ab21      	add	r3, sp, #132	@ 0x84
 8005dc6:	a902      	add	r1, sp, #8
 8005dc8:	4628      	mov	r0, r5
 8005dca:	9301      	str	r3, [sp, #4]
 8005dcc:	f001 fbfe 	bl	80075cc <_svfiprintf_r>
 8005dd0:	1c43      	adds	r3, r0, #1
 8005dd2:	bfbc      	itt	lt
 8005dd4:	238b      	movlt	r3, #139	@ 0x8b
 8005dd6:	602b      	strlt	r3, [r5, #0]
 8005dd8:	2c00      	cmp	r4, #0
 8005dda:	d0da      	beq.n	8005d92 <sniprintf+0x16>
 8005ddc:	9b02      	ldr	r3, [sp, #8]
 8005dde:	2200      	movs	r2, #0
 8005de0:	701a      	strb	r2, [r3, #0]
 8005de2:	e7d6      	b.n	8005d92 <sniprintf+0x16>
 8005de4:	2000002c 	.word	0x2000002c

08005de8 <__sread>:
 8005de8:	b510      	push	{r4, lr}
 8005dea:	460c      	mov	r4, r1
 8005dec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005df0:	f000 f86c 	bl	8005ecc <_read_r>
 8005df4:	2800      	cmp	r0, #0
 8005df6:	bfab      	itete	ge
 8005df8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005dfa:	89a3      	ldrhlt	r3, [r4, #12]
 8005dfc:	181b      	addge	r3, r3, r0
 8005dfe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005e02:	bfac      	ite	ge
 8005e04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005e06:	81a3      	strhlt	r3, [r4, #12]
 8005e08:	bd10      	pop	{r4, pc}

08005e0a <__swrite>:
 8005e0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e0e:	461f      	mov	r7, r3
 8005e10:	898b      	ldrh	r3, [r1, #12]
 8005e12:	05db      	lsls	r3, r3, #23
 8005e14:	4605      	mov	r5, r0
 8005e16:	460c      	mov	r4, r1
 8005e18:	4616      	mov	r6, r2
 8005e1a:	d505      	bpl.n	8005e28 <__swrite+0x1e>
 8005e1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e20:	2302      	movs	r3, #2
 8005e22:	2200      	movs	r2, #0
 8005e24:	f000 f840 	bl	8005ea8 <_lseek_r>
 8005e28:	89a3      	ldrh	r3, [r4, #12]
 8005e2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e32:	81a3      	strh	r3, [r4, #12]
 8005e34:	4632      	mov	r2, r6
 8005e36:	463b      	mov	r3, r7
 8005e38:	4628      	mov	r0, r5
 8005e3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e3e:	f000 b857 	b.w	8005ef0 <_write_r>

08005e42 <__sseek>:
 8005e42:	b510      	push	{r4, lr}
 8005e44:	460c      	mov	r4, r1
 8005e46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e4a:	f000 f82d 	bl	8005ea8 <_lseek_r>
 8005e4e:	1c43      	adds	r3, r0, #1
 8005e50:	89a3      	ldrh	r3, [r4, #12]
 8005e52:	bf15      	itete	ne
 8005e54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005e56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005e5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005e5e:	81a3      	strheq	r3, [r4, #12]
 8005e60:	bf18      	it	ne
 8005e62:	81a3      	strhne	r3, [r4, #12]
 8005e64:	bd10      	pop	{r4, pc}

08005e66 <__sclose>:
 8005e66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e6a:	f000 b80d 	b.w	8005e88 <_close_r>

08005e6e <memset>:
 8005e6e:	4402      	add	r2, r0
 8005e70:	4603      	mov	r3, r0
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d100      	bne.n	8005e78 <memset+0xa>
 8005e76:	4770      	bx	lr
 8005e78:	f803 1b01 	strb.w	r1, [r3], #1
 8005e7c:	e7f9      	b.n	8005e72 <memset+0x4>
	...

08005e80 <_localeconv_r>:
 8005e80:	4800      	ldr	r0, [pc, #0]	@ (8005e84 <_localeconv_r+0x4>)
 8005e82:	4770      	bx	lr
 8005e84:	2000016c 	.word	0x2000016c

08005e88 <_close_r>:
 8005e88:	b538      	push	{r3, r4, r5, lr}
 8005e8a:	4d06      	ldr	r5, [pc, #24]	@ (8005ea4 <_close_r+0x1c>)
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	4604      	mov	r4, r0
 8005e90:	4608      	mov	r0, r1
 8005e92:	602b      	str	r3, [r5, #0]
 8005e94:	f7fb ff30 	bl	8001cf8 <_close>
 8005e98:	1c43      	adds	r3, r0, #1
 8005e9a:	d102      	bne.n	8005ea2 <_close_r+0x1a>
 8005e9c:	682b      	ldr	r3, [r5, #0]
 8005e9e:	b103      	cbz	r3, 8005ea2 <_close_r+0x1a>
 8005ea0:	6023      	str	r3, [r4, #0]
 8005ea2:	bd38      	pop	{r3, r4, r5, pc}
 8005ea4:	200008a4 	.word	0x200008a4

08005ea8 <_lseek_r>:
 8005ea8:	b538      	push	{r3, r4, r5, lr}
 8005eaa:	4d07      	ldr	r5, [pc, #28]	@ (8005ec8 <_lseek_r+0x20>)
 8005eac:	4604      	mov	r4, r0
 8005eae:	4608      	mov	r0, r1
 8005eb0:	4611      	mov	r1, r2
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	602a      	str	r2, [r5, #0]
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	f7fb ff45 	bl	8001d46 <_lseek>
 8005ebc:	1c43      	adds	r3, r0, #1
 8005ebe:	d102      	bne.n	8005ec6 <_lseek_r+0x1e>
 8005ec0:	682b      	ldr	r3, [r5, #0]
 8005ec2:	b103      	cbz	r3, 8005ec6 <_lseek_r+0x1e>
 8005ec4:	6023      	str	r3, [r4, #0]
 8005ec6:	bd38      	pop	{r3, r4, r5, pc}
 8005ec8:	200008a4 	.word	0x200008a4

08005ecc <_read_r>:
 8005ecc:	b538      	push	{r3, r4, r5, lr}
 8005ece:	4d07      	ldr	r5, [pc, #28]	@ (8005eec <_read_r+0x20>)
 8005ed0:	4604      	mov	r4, r0
 8005ed2:	4608      	mov	r0, r1
 8005ed4:	4611      	mov	r1, r2
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	602a      	str	r2, [r5, #0]
 8005eda:	461a      	mov	r2, r3
 8005edc:	f7fb fed3 	bl	8001c86 <_read>
 8005ee0:	1c43      	adds	r3, r0, #1
 8005ee2:	d102      	bne.n	8005eea <_read_r+0x1e>
 8005ee4:	682b      	ldr	r3, [r5, #0]
 8005ee6:	b103      	cbz	r3, 8005eea <_read_r+0x1e>
 8005ee8:	6023      	str	r3, [r4, #0]
 8005eea:	bd38      	pop	{r3, r4, r5, pc}
 8005eec:	200008a4 	.word	0x200008a4

08005ef0 <_write_r>:
 8005ef0:	b538      	push	{r3, r4, r5, lr}
 8005ef2:	4d07      	ldr	r5, [pc, #28]	@ (8005f10 <_write_r+0x20>)
 8005ef4:	4604      	mov	r4, r0
 8005ef6:	4608      	mov	r0, r1
 8005ef8:	4611      	mov	r1, r2
 8005efa:	2200      	movs	r2, #0
 8005efc:	602a      	str	r2, [r5, #0]
 8005efe:	461a      	mov	r2, r3
 8005f00:	f7fb fede 	bl	8001cc0 <_write>
 8005f04:	1c43      	adds	r3, r0, #1
 8005f06:	d102      	bne.n	8005f0e <_write_r+0x1e>
 8005f08:	682b      	ldr	r3, [r5, #0]
 8005f0a:	b103      	cbz	r3, 8005f0e <_write_r+0x1e>
 8005f0c:	6023      	str	r3, [r4, #0]
 8005f0e:	bd38      	pop	{r3, r4, r5, pc}
 8005f10:	200008a4 	.word	0x200008a4

08005f14 <__errno>:
 8005f14:	4b01      	ldr	r3, [pc, #4]	@ (8005f1c <__errno+0x8>)
 8005f16:	6818      	ldr	r0, [r3, #0]
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	2000002c 	.word	0x2000002c

08005f20 <__libc_init_array>:
 8005f20:	b570      	push	{r4, r5, r6, lr}
 8005f22:	4d0d      	ldr	r5, [pc, #52]	@ (8005f58 <__libc_init_array+0x38>)
 8005f24:	4c0d      	ldr	r4, [pc, #52]	@ (8005f5c <__libc_init_array+0x3c>)
 8005f26:	1b64      	subs	r4, r4, r5
 8005f28:	10a4      	asrs	r4, r4, #2
 8005f2a:	2600      	movs	r6, #0
 8005f2c:	42a6      	cmp	r6, r4
 8005f2e:	d109      	bne.n	8005f44 <__libc_init_array+0x24>
 8005f30:	4d0b      	ldr	r5, [pc, #44]	@ (8005f60 <__libc_init_array+0x40>)
 8005f32:	4c0c      	ldr	r4, [pc, #48]	@ (8005f64 <__libc_init_array+0x44>)
 8005f34:	f002 f868 	bl	8008008 <_init>
 8005f38:	1b64      	subs	r4, r4, r5
 8005f3a:	10a4      	asrs	r4, r4, #2
 8005f3c:	2600      	movs	r6, #0
 8005f3e:	42a6      	cmp	r6, r4
 8005f40:	d105      	bne.n	8005f4e <__libc_init_array+0x2e>
 8005f42:	bd70      	pop	{r4, r5, r6, pc}
 8005f44:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f48:	4798      	blx	r3
 8005f4a:	3601      	adds	r6, #1
 8005f4c:	e7ee      	b.n	8005f2c <__libc_init_array+0xc>
 8005f4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f52:	4798      	blx	r3
 8005f54:	3601      	adds	r6, #1
 8005f56:	e7f2      	b.n	8005f3e <__libc_init_array+0x1e>
 8005f58:	0800912c 	.word	0x0800912c
 8005f5c:	0800912c 	.word	0x0800912c
 8005f60:	0800912c 	.word	0x0800912c
 8005f64:	08009130 	.word	0x08009130

08005f68 <__retarget_lock_init_recursive>:
 8005f68:	4770      	bx	lr

08005f6a <__retarget_lock_acquire_recursive>:
 8005f6a:	4770      	bx	lr

08005f6c <__retarget_lock_release_recursive>:
 8005f6c:	4770      	bx	lr

08005f6e <quorem>:
 8005f6e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f72:	6903      	ldr	r3, [r0, #16]
 8005f74:	690c      	ldr	r4, [r1, #16]
 8005f76:	42a3      	cmp	r3, r4
 8005f78:	4607      	mov	r7, r0
 8005f7a:	db7e      	blt.n	800607a <quorem+0x10c>
 8005f7c:	3c01      	subs	r4, #1
 8005f7e:	f101 0814 	add.w	r8, r1, #20
 8005f82:	00a3      	lsls	r3, r4, #2
 8005f84:	f100 0514 	add.w	r5, r0, #20
 8005f88:	9300      	str	r3, [sp, #0]
 8005f8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f8e:	9301      	str	r3, [sp, #4]
 8005f90:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f98:	3301      	adds	r3, #1
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005fa0:	fbb2 f6f3 	udiv	r6, r2, r3
 8005fa4:	d32e      	bcc.n	8006004 <quorem+0x96>
 8005fa6:	f04f 0a00 	mov.w	sl, #0
 8005faa:	46c4      	mov	ip, r8
 8005fac:	46ae      	mov	lr, r5
 8005fae:	46d3      	mov	fp, sl
 8005fb0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005fb4:	b298      	uxth	r0, r3
 8005fb6:	fb06 a000 	mla	r0, r6, r0, sl
 8005fba:	0c02      	lsrs	r2, r0, #16
 8005fbc:	0c1b      	lsrs	r3, r3, #16
 8005fbe:	fb06 2303 	mla	r3, r6, r3, r2
 8005fc2:	f8de 2000 	ldr.w	r2, [lr]
 8005fc6:	b280      	uxth	r0, r0
 8005fc8:	b292      	uxth	r2, r2
 8005fca:	1a12      	subs	r2, r2, r0
 8005fcc:	445a      	add	r2, fp
 8005fce:	f8de 0000 	ldr.w	r0, [lr]
 8005fd2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005fdc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005fe0:	b292      	uxth	r2, r2
 8005fe2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005fe6:	45e1      	cmp	r9, ip
 8005fe8:	f84e 2b04 	str.w	r2, [lr], #4
 8005fec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005ff0:	d2de      	bcs.n	8005fb0 <quorem+0x42>
 8005ff2:	9b00      	ldr	r3, [sp, #0]
 8005ff4:	58eb      	ldr	r3, [r5, r3]
 8005ff6:	b92b      	cbnz	r3, 8006004 <quorem+0x96>
 8005ff8:	9b01      	ldr	r3, [sp, #4]
 8005ffa:	3b04      	subs	r3, #4
 8005ffc:	429d      	cmp	r5, r3
 8005ffe:	461a      	mov	r2, r3
 8006000:	d32f      	bcc.n	8006062 <quorem+0xf4>
 8006002:	613c      	str	r4, [r7, #16]
 8006004:	4638      	mov	r0, r7
 8006006:	f001 f97d 	bl	8007304 <__mcmp>
 800600a:	2800      	cmp	r0, #0
 800600c:	db25      	blt.n	800605a <quorem+0xec>
 800600e:	4629      	mov	r1, r5
 8006010:	2000      	movs	r0, #0
 8006012:	f858 2b04 	ldr.w	r2, [r8], #4
 8006016:	f8d1 c000 	ldr.w	ip, [r1]
 800601a:	fa1f fe82 	uxth.w	lr, r2
 800601e:	fa1f f38c 	uxth.w	r3, ip
 8006022:	eba3 030e 	sub.w	r3, r3, lr
 8006026:	4403      	add	r3, r0
 8006028:	0c12      	lsrs	r2, r2, #16
 800602a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800602e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006032:	b29b      	uxth	r3, r3
 8006034:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006038:	45c1      	cmp	r9, r8
 800603a:	f841 3b04 	str.w	r3, [r1], #4
 800603e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006042:	d2e6      	bcs.n	8006012 <quorem+0xa4>
 8006044:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006048:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800604c:	b922      	cbnz	r2, 8006058 <quorem+0xea>
 800604e:	3b04      	subs	r3, #4
 8006050:	429d      	cmp	r5, r3
 8006052:	461a      	mov	r2, r3
 8006054:	d30b      	bcc.n	800606e <quorem+0x100>
 8006056:	613c      	str	r4, [r7, #16]
 8006058:	3601      	adds	r6, #1
 800605a:	4630      	mov	r0, r6
 800605c:	b003      	add	sp, #12
 800605e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006062:	6812      	ldr	r2, [r2, #0]
 8006064:	3b04      	subs	r3, #4
 8006066:	2a00      	cmp	r2, #0
 8006068:	d1cb      	bne.n	8006002 <quorem+0x94>
 800606a:	3c01      	subs	r4, #1
 800606c:	e7c6      	b.n	8005ffc <quorem+0x8e>
 800606e:	6812      	ldr	r2, [r2, #0]
 8006070:	3b04      	subs	r3, #4
 8006072:	2a00      	cmp	r2, #0
 8006074:	d1ef      	bne.n	8006056 <quorem+0xe8>
 8006076:	3c01      	subs	r4, #1
 8006078:	e7ea      	b.n	8006050 <quorem+0xe2>
 800607a:	2000      	movs	r0, #0
 800607c:	e7ee      	b.n	800605c <quorem+0xee>
	...

08006080 <_dtoa_r>:
 8006080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006084:	69c7      	ldr	r7, [r0, #28]
 8006086:	b097      	sub	sp, #92	@ 0x5c
 8006088:	ed8d 0b04 	vstr	d0, [sp, #16]
 800608c:	ec55 4b10 	vmov	r4, r5, d0
 8006090:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006092:	9107      	str	r1, [sp, #28]
 8006094:	4681      	mov	r9, r0
 8006096:	920c      	str	r2, [sp, #48]	@ 0x30
 8006098:	9311      	str	r3, [sp, #68]	@ 0x44
 800609a:	b97f      	cbnz	r7, 80060bc <_dtoa_r+0x3c>
 800609c:	2010      	movs	r0, #16
 800609e:	f000 fe09 	bl	8006cb4 <malloc>
 80060a2:	4602      	mov	r2, r0
 80060a4:	f8c9 001c 	str.w	r0, [r9, #28]
 80060a8:	b920      	cbnz	r0, 80060b4 <_dtoa_r+0x34>
 80060aa:	4ba9      	ldr	r3, [pc, #676]	@ (8006350 <_dtoa_r+0x2d0>)
 80060ac:	21ef      	movs	r1, #239	@ 0xef
 80060ae:	48a9      	ldr	r0, [pc, #676]	@ (8006354 <_dtoa_r+0x2d4>)
 80060b0:	f001 fc6c 	bl	800798c <__assert_func>
 80060b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80060b8:	6007      	str	r7, [r0, #0]
 80060ba:	60c7      	str	r7, [r0, #12]
 80060bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80060c0:	6819      	ldr	r1, [r3, #0]
 80060c2:	b159      	cbz	r1, 80060dc <_dtoa_r+0x5c>
 80060c4:	685a      	ldr	r2, [r3, #4]
 80060c6:	604a      	str	r2, [r1, #4]
 80060c8:	2301      	movs	r3, #1
 80060ca:	4093      	lsls	r3, r2
 80060cc:	608b      	str	r3, [r1, #8]
 80060ce:	4648      	mov	r0, r9
 80060d0:	f000 fee6 	bl	8006ea0 <_Bfree>
 80060d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80060d8:	2200      	movs	r2, #0
 80060da:	601a      	str	r2, [r3, #0]
 80060dc:	1e2b      	subs	r3, r5, #0
 80060de:	bfb9      	ittee	lt
 80060e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80060e4:	9305      	strlt	r3, [sp, #20]
 80060e6:	2300      	movge	r3, #0
 80060e8:	6033      	strge	r3, [r6, #0]
 80060ea:	9f05      	ldr	r7, [sp, #20]
 80060ec:	4b9a      	ldr	r3, [pc, #616]	@ (8006358 <_dtoa_r+0x2d8>)
 80060ee:	bfbc      	itt	lt
 80060f0:	2201      	movlt	r2, #1
 80060f2:	6032      	strlt	r2, [r6, #0]
 80060f4:	43bb      	bics	r3, r7
 80060f6:	d112      	bne.n	800611e <_dtoa_r+0x9e>
 80060f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80060fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80060fe:	6013      	str	r3, [r2, #0]
 8006100:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006104:	4323      	orrs	r3, r4
 8006106:	f000 855a 	beq.w	8006bbe <_dtoa_r+0xb3e>
 800610a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800610c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800636c <_dtoa_r+0x2ec>
 8006110:	2b00      	cmp	r3, #0
 8006112:	f000 855c 	beq.w	8006bce <_dtoa_r+0xb4e>
 8006116:	f10a 0303 	add.w	r3, sl, #3
 800611a:	f000 bd56 	b.w	8006bca <_dtoa_r+0xb4a>
 800611e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006122:	2200      	movs	r2, #0
 8006124:	ec51 0b17 	vmov	r0, r1, d7
 8006128:	2300      	movs	r3, #0
 800612a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800612e:	f7fa fceb 	bl	8000b08 <__aeabi_dcmpeq>
 8006132:	4680      	mov	r8, r0
 8006134:	b158      	cbz	r0, 800614e <_dtoa_r+0xce>
 8006136:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006138:	2301      	movs	r3, #1
 800613a:	6013      	str	r3, [r2, #0]
 800613c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800613e:	b113      	cbz	r3, 8006146 <_dtoa_r+0xc6>
 8006140:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006142:	4b86      	ldr	r3, [pc, #536]	@ (800635c <_dtoa_r+0x2dc>)
 8006144:	6013      	str	r3, [r2, #0]
 8006146:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006370 <_dtoa_r+0x2f0>
 800614a:	f000 bd40 	b.w	8006bce <_dtoa_r+0xb4e>
 800614e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006152:	aa14      	add	r2, sp, #80	@ 0x50
 8006154:	a915      	add	r1, sp, #84	@ 0x54
 8006156:	4648      	mov	r0, r9
 8006158:	f001 f984 	bl	8007464 <__d2b>
 800615c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006160:	9002      	str	r0, [sp, #8]
 8006162:	2e00      	cmp	r6, #0
 8006164:	d078      	beq.n	8006258 <_dtoa_r+0x1d8>
 8006166:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006168:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800616c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006170:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006174:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006178:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800617c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006180:	4619      	mov	r1, r3
 8006182:	2200      	movs	r2, #0
 8006184:	4b76      	ldr	r3, [pc, #472]	@ (8006360 <_dtoa_r+0x2e0>)
 8006186:	f7fa f89f 	bl	80002c8 <__aeabi_dsub>
 800618a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006338 <_dtoa_r+0x2b8>)
 800618c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006190:	f7fa fa52 	bl	8000638 <__aeabi_dmul>
 8006194:	a36a      	add	r3, pc, #424	@ (adr r3, 8006340 <_dtoa_r+0x2c0>)
 8006196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800619a:	f7fa f897 	bl	80002cc <__adddf3>
 800619e:	4604      	mov	r4, r0
 80061a0:	4630      	mov	r0, r6
 80061a2:	460d      	mov	r5, r1
 80061a4:	f7fa f9de 	bl	8000564 <__aeabi_i2d>
 80061a8:	a367      	add	r3, pc, #412	@ (adr r3, 8006348 <_dtoa_r+0x2c8>)
 80061aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ae:	f7fa fa43 	bl	8000638 <__aeabi_dmul>
 80061b2:	4602      	mov	r2, r0
 80061b4:	460b      	mov	r3, r1
 80061b6:	4620      	mov	r0, r4
 80061b8:	4629      	mov	r1, r5
 80061ba:	f7fa f887 	bl	80002cc <__adddf3>
 80061be:	4604      	mov	r4, r0
 80061c0:	460d      	mov	r5, r1
 80061c2:	f7fa fce9 	bl	8000b98 <__aeabi_d2iz>
 80061c6:	2200      	movs	r2, #0
 80061c8:	4607      	mov	r7, r0
 80061ca:	2300      	movs	r3, #0
 80061cc:	4620      	mov	r0, r4
 80061ce:	4629      	mov	r1, r5
 80061d0:	f7fa fca4 	bl	8000b1c <__aeabi_dcmplt>
 80061d4:	b140      	cbz	r0, 80061e8 <_dtoa_r+0x168>
 80061d6:	4638      	mov	r0, r7
 80061d8:	f7fa f9c4 	bl	8000564 <__aeabi_i2d>
 80061dc:	4622      	mov	r2, r4
 80061de:	462b      	mov	r3, r5
 80061e0:	f7fa fc92 	bl	8000b08 <__aeabi_dcmpeq>
 80061e4:	b900      	cbnz	r0, 80061e8 <_dtoa_r+0x168>
 80061e6:	3f01      	subs	r7, #1
 80061e8:	2f16      	cmp	r7, #22
 80061ea:	d852      	bhi.n	8006292 <_dtoa_r+0x212>
 80061ec:	4b5d      	ldr	r3, [pc, #372]	@ (8006364 <_dtoa_r+0x2e4>)
 80061ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80061f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80061fa:	f7fa fc8f 	bl	8000b1c <__aeabi_dcmplt>
 80061fe:	2800      	cmp	r0, #0
 8006200:	d049      	beq.n	8006296 <_dtoa_r+0x216>
 8006202:	3f01      	subs	r7, #1
 8006204:	2300      	movs	r3, #0
 8006206:	9310      	str	r3, [sp, #64]	@ 0x40
 8006208:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800620a:	1b9b      	subs	r3, r3, r6
 800620c:	1e5a      	subs	r2, r3, #1
 800620e:	bf45      	ittet	mi
 8006210:	f1c3 0301 	rsbmi	r3, r3, #1
 8006214:	9300      	strmi	r3, [sp, #0]
 8006216:	2300      	movpl	r3, #0
 8006218:	2300      	movmi	r3, #0
 800621a:	9206      	str	r2, [sp, #24]
 800621c:	bf54      	ite	pl
 800621e:	9300      	strpl	r3, [sp, #0]
 8006220:	9306      	strmi	r3, [sp, #24]
 8006222:	2f00      	cmp	r7, #0
 8006224:	db39      	blt.n	800629a <_dtoa_r+0x21a>
 8006226:	9b06      	ldr	r3, [sp, #24]
 8006228:	970d      	str	r7, [sp, #52]	@ 0x34
 800622a:	443b      	add	r3, r7
 800622c:	9306      	str	r3, [sp, #24]
 800622e:	2300      	movs	r3, #0
 8006230:	9308      	str	r3, [sp, #32]
 8006232:	9b07      	ldr	r3, [sp, #28]
 8006234:	2b09      	cmp	r3, #9
 8006236:	d863      	bhi.n	8006300 <_dtoa_r+0x280>
 8006238:	2b05      	cmp	r3, #5
 800623a:	bfc4      	itt	gt
 800623c:	3b04      	subgt	r3, #4
 800623e:	9307      	strgt	r3, [sp, #28]
 8006240:	9b07      	ldr	r3, [sp, #28]
 8006242:	f1a3 0302 	sub.w	r3, r3, #2
 8006246:	bfcc      	ite	gt
 8006248:	2400      	movgt	r4, #0
 800624a:	2401      	movle	r4, #1
 800624c:	2b03      	cmp	r3, #3
 800624e:	d863      	bhi.n	8006318 <_dtoa_r+0x298>
 8006250:	e8df f003 	tbb	[pc, r3]
 8006254:	2b375452 	.word	0x2b375452
 8006258:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800625c:	441e      	add	r6, r3
 800625e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006262:	2b20      	cmp	r3, #32
 8006264:	bfc1      	itttt	gt
 8006266:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800626a:	409f      	lslgt	r7, r3
 800626c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006270:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006274:	bfd6      	itet	le
 8006276:	f1c3 0320 	rsble	r3, r3, #32
 800627a:	ea47 0003 	orrgt.w	r0, r7, r3
 800627e:	fa04 f003 	lslle.w	r0, r4, r3
 8006282:	f7fa f95f 	bl	8000544 <__aeabi_ui2d>
 8006286:	2201      	movs	r2, #1
 8006288:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800628c:	3e01      	subs	r6, #1
 800628e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006290:	e776      	b.n	8006180 <_dtoa_r+0x100>
 8006292:	2301      	movs	r3, #1
 8006294:	e7b7      	b.n	8006206 <_dtoa_r+0x186>
 8006296:	9010      	str	r0, [sp, #64]	@ 0x40
 8006298:	e7b6      	b.n	8006208 <_dtoa_r+0x188>
 800629a:	9b00      	ldr	r3, [sp, #0]
 800629c:	1bdb      	subs	r3, r3, r7
 800629e:	9300      	str	r3, [sp, #0]
 80062a0:	427b      	negs	r3, r7
 80062a2:	9308      	str	r3, [sp, #32]
 80062a4:	2300      	movs	r3, #0
 80062a6:	930d      	str	r3, [sp, #52]	@ 0x34
 80062a8:	e7c3      	b.n	8006232 <_dtoa_r+0x1b2>
 80062aa:	2301      	movs	r3, #1
 80062ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80062ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80062b0:	eb07 0b03 	add.w	fp, r7, r3
 80062b4:	f10b 0301 	add.w	r3, fp, #1
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	9303      	str	r3, [sp, #12]
 80062bc:	bfb8      	it	lt
 80062be:	2301      	movlt	r3, #1
 80062c0:	e006      	b.n	80062d0 <_dtoa_r+0x250>
 80062c2:	2301      	movs	r3, #1
 80062c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80062c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	dd28      	ble.n	800631e <_dtoa_r+0x29e>
 80062cc:	469b      	mov	fp, r3
 80062ce:	9303      	str	r3, [sp, #12]
 80062d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80062d4:	2100      	movs	r1, #0
 80062d6:	2204      	movs	r2, #4
 80062d8:	f102 0514 	add.w	r5, r2, #20
 80062dc:	429d      	cmp	r5, r3
 80062de:	d926      	bls.n	800632e <_dtoa_r+0x2ae>
 80062e0:	6041      	str	r1, [r0, #4]
 80062e2:	4648      	mov	r0, r9
 80062e4:	f000 fd9c 	bl	8006e20 <_Balloc>
 80062e8:	4682      	mov	sl, r0
 80062ea:	2800      	cmp	r0, #0
 80062ec:	d142      	bne.n	8006374 <_dtoa_r+0x2f4>
 80062ee:	4b1e      	ldr	r3, [pc, #120]	@ (8006368 <_dtoa_r+0x2e8>)
 80062f0:	4602      	mov	r2, r0
 80062f2:	f240 11af 	movw	r1, #431	@ 0x1af
 80062f6:	e6da      	b.n	80060ae <_dtoa_r+0x2e>
 80062f8:	2300      	movs	r3, #0
 80062fa:	e7e3      	b.n	80062c4 <_dtoa_r+0x244>
 80062fc:	2300      	movs	r3, #0
 80062fe:	e7d5      	b.n	80062ac <_dtoa_r+0x22c>
 8006300:	2401      	movs	r4, #1
 8006302:	2300      	movs	r3, #0
 8006304:	9307      	str	r3, [sp, #28]
 8006306:	9409      	str	r4, [sp, #36]	@ 0x24
 8006308:	f04f 3bff 	mov.w	fp, #4294967295
 800630c:	2200      	movs	r2, #0
 800630e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006312:	2312      	movs	r3, #18
 8006314:	920c      	str	r2, [sp, #48]	@ 0x30
 8006316:	e7db      	b.n	80062d0 <_dtoa_r+0x250>
 8006318:	2301      	movs	r3, #1
 800631a:	9309      	str	r3, [sp, #36]	@ 0x24
 800631c:	e7f4      	b.n	8006308 <_dtoa_r+0x288>
 800631e:	f04f 0b01 	mov.w	fp, #1
 8006322:	f8cd b00c 	str.w	fp, [sp, #12]
 8006326:	465b      	mov	r3, fp
 8006328:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800632c:	e7d0      	b.n	80062d0 <_dtoa_r+0x250>
 800632e:	3101      	adds	r1, #1
 8006330:	0052      	lsls	r2, r2, #1
 8006332:	e7d1      	b.n	80062d8 <_dtoa_r+0x258>
 8006334:	f3af 8000 	nop.w
 8006338:	636f4361 	.word	0x636f4361
 800633c:	3fd287a7 	.word	0x3fd287a7
 8006340:	8b60c8b3 	.word	0x8b60c8b3
 8006344:	3fc68a28 	.word	0x3fc68a28
 8006348:	509f79fb 	.word	0x509f79fb
 800634c:	3fd34413 	.word	0x3fd34413
 8006350:	08008df1 	.word	0x08008df1
 8006354:	08008e08 	.word	0x08008e08
 8006358:	7ff00000 	.word	0x7ff00000
 800635c:	08008dc1 	.word	0x08008dc1
 8006360:	3ff80000 	.word	0x3ff80000
 8006364:	08008f58 	.word	0x08008f58
 8006368:	08008e60 	.word	0x08008e60
 800636c:	08008ded 	.word	0x08008ded
 8006370:	08008dc0 	.word	0x08008dc0
 8006374:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006378:	6018      	str	r0, [r3, #0]
 800637a:	9b03      	ldr	r3, [sp, #12]
 800637c:	2b0e      	cmp	r3, #14
 800637e:	f200 80a1 	bhi.w	80064c4 <_dtoa_r+0x444>
 8006382:	2c00      	cmp	r4, #0
 8006384:	f000 809e 	beq.w	80064c4 <_dtoa_r+0x444>
 8006388:	2f00      	cmp	r7, #0
 800638a:	dd33      	ble.n	80063f4 <_dtoa_r+0x374>
 800638c:	4b9c      	ldr	r3, [pc, #624]	@ (8006600 <_dtoa_r+0x580>)
 800638e:	f007 020f 	and.w	r2, r7, #15
 8006392:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006396:	ed93 7b00 	vldr	d7, [r3]
 800639a:	05f8      	lsls	r0, r7, #23
 800639c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80063a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80063a4:	d516      	bpl.n	80063d4 <_dtoa_r+0x354>
 80063a6:	4b97      	ldr	r3, [pc, #604]	@ (8006604 <_dtoa_r+0x584>)
 80063a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80063ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80063b0:	f7fa fa6c 	bl	800088c <__aeabi_ddiv>
 80063b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063b8:	f004 040f 	and.w	r4, r4, #15
 80063bc:	2603      	movs	r6, #3
 80063be:	4d91      	ldr	r5, [pc, #580]	@ (8006604 <_dtoa_r+0x584>)
 80063c0:	b954      	cbnz	r4, 80063d8 <_dtoa_r+0x358>
 80063c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80063c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063ca:	f7fa fa5f 	bl	800088c <__aeabi_ddiv>
 80063ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063d2:	e028      	b.n	8006426 <_dtoa_r+0x3a6>
 80063d4:	2602      	movs	r6, #2
 80063d6:	e7f2      	b.n	80063be <_dtoa_r+0x33e>
 80063d8:	07e1      	lsls	r1, r4, #31
 80063da:	d508      	bpl.n	80063ee <_dtoa_r+0x36e>
 80063dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80063e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063e4:	f7fa f928 	bl	8000638 <__aeabi_dmul>
 80063e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80063ec:	3601      	adds	r6, #1
 80063ee:	1064      	asrs	r4, r4, #1
 80063f0:	3508      	adds	r5, #8
 80063f2:	e7e5      	b.n	80063c0 <_dtoa_r+0x340>
 80063f4:	f000 80af 	beq.w	8006556 <_dtoa_r+0x4d6>
 80063f8:	427c      	negs	r4, r7
 80063fa:	4b81      	ldr	r3, [pc, #516]	@ (8006600 <_dtoa_r+0x580>)
 80063fc:	4d81      	ldr	r5, [pc, #516]	@ (8006604 <_dtoa_r+0x584>)
 80063fe:	f004 020f 	and.w	r2, r4, #15
 8006402:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800640a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800640e:	f7fa f913 	bl	8000638 <__aeabi_dmul>
 8006412:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006416:	1124      	asrs	r4, r4, #4
 8006418:	2300      	movs	r3, #0
 800641a:	2602      	movs	r6, #2
 800641c:	2c00      	cmp	r4, #0
 800641e:	f040 808f 	bne.w	8006540 <_dtoa_r+0x4c0>
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1d3      	bne.n	80063ce <_dtoa_r+0x34e>
 8006426:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006428:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800642c:	2b00      	cmp	r3, #0
 800642e:	f000 8094 	beq.w	800655a <_dtoa_r+0x4da>
 8006432:	4b75      	ldr	r3, [pc, #468]	@ (8006608 <_dtoa_r+0x588>)
 8006434:	2200      	movs	r2, #0
 8006436:	4620      	mov	r0, r4
 8006438:	4629      	mov	r1, r5
 800643a:	f7fa fb6f 	bl	8000b1c <__aeabi_dcmplt>
 800643e:	2800      	cmp	r0, #0
 8006440:	f000 808b 	beq.w	800655a <_dtoa_r+0x4da>
 8006444:	9b03      	ldr	r3, [sp, #12]
 8006446:	2b00      	cmp	r3, #0
 8006448:	f000 8087 	beq.w	800655a <_dtoa_r+0x4da>
 800644c:	f1bb 0f00 	cmp.w	fp, #0
 8006450:	dd34      	ble.n	80064bc <_dtoa_r+0x43c>
 8006452:	4620      	mov	r0, r4
 8006454:	4b6d      	ldr	r3, [pc, #436]	@ (800660c <_dtoa_r+0x58c>)
 8006456:	2200      	movs	r2, #0
 8006458:	4629      	mov	r1, r5
 800645a:	f7fa f8ed 	bl	8000638 <__aeabi_dmul>
 800645e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006462:	f107 38ff 	add.w	r8, r7, #4294967295
 8006466:	3601      	adds	r6, #1
 8006468:	465c      	mov	r4, fp
 800646a:	4630      	mov	r0, r6
 800646c:	f7fa f87a 	bl	8000564 <__aeabi_i2d>
 8006470:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006474:	f7fa f8e0 	bl	8000638 <__aeabi_dmul>
 8006478:	4b65      	ldr	r3, [pc, #404]	@ (8006610 <_dtoa_r+0x590>)
 800647a:	2200      	movs	r2, #0
 800647c:	f7f9 ff26 	bl	80002cc <__adddf3>
 8006480:	4605      	mov	r5, r0
 8006482:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006486:	2c00      	cmp	r4, #0
 8006488:	d16a      	bne.n	8006560 <_dtoa_r+0x4e0>
 800648a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800648e:	4b61      	ldr	r3, [pc, #388]	@ (8006614 <_dtoa_r+0x594>)
 8006490:	2200      	movs	r2, #0
 8006492:	f7f9 ff19 	bl	80002c8 <__aeabi_dsub>
 8006496:	4602      	mov	r2, r0
 8006498:	460b      	mov	r3, r1
 800649a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800649e:	462a      	mov	r2, r5
 80064a0:	4633      	mov	r3, r6
 80064a2:	f7fa fb59 	bl	8000b58 <__aeabi_dcmpgt>
 80064a6:	2800      	cmp	r0, #0
 80064a8:	f040 8298 	bne.w	80069dc <_dtoa_r+0x95c>
 80064ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064b0:	462a      	mov	r2, r5
 80064b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80064b6:	f7fa fb31 	bl	8000b1c <__aeabi_dcmplt>
 80064ba:	bb38      	cbnz	r0, 800650c <_dtoa_r+0x48c>
 80064bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80064c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80064c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	f2c0 8157 	blt.w	800677a <_dtoa_r+0x6fa>
 80064cc:	2f0e      	cmp	r7, #14
 80064ce:	f300 8154 	bgt.w	800677a <_dtoa_r+0x6fa>
 80064d2:	4b4b      	ldr	r3, [pc, #300]	@ (8006600 <_dtoa_r+0x580>)
 80064d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80064d8:	ed93 7b00 	vldr	d7, [r3]
 80064dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80064de:	2b00      	cmp	r3, #0
 80064e0:	ed8d 7b00 	vstr	d7, [sp]
 80064e4:	f280 80e5 	bge.w	80066b2 <_dtoa_r+0x632>
 80064e8:	9b03      	ldr	r3, [sp, #12]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f300 80e1 	bgt.w	80066b2 <_dtoa_r+0x632>
 80064f0:	d10c      	bne.n	800650c <_dtoa_r+0x48c>
 80064f2:	4b48      	ldr	r3, [pc, #288]	@ (8006614 <_dtoa_r+0x594>)
 80064f4:	2200      	movs	r2, #0
 80064f6:	ec51 0b17 	vmov	r0, r1, d7
 80064fa:	f7fa f89d 	bl	8000638 <__aeabi_dmul>
 80064fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006502:	f7fa fb1f 	bl	8000b44 <__aeabi_dcmpge>
 8006506:	2800      	cmp	r0, #0
 8006508:	f000 8266 	beq.w	80069d8 <_dtoa_r+0x958>
 800650c:	2400      	movs	r4, #0
 800650e:	4625      	mov	r5, r4
 8006510:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006512:	4656      	mov	r6, sl
 8006514:	ea6f 0803 	mvn.w	r8, r3
 8006518:	2700      	movs	r7, #0
 800651a:	4621      	mov	r1, r4
 800651c:	4648      	mov	r0, r9
 800651e:	f000 fcbf 	bl	8006ea0 <_Bfree>
 8006522:	2d00      	cmp	r5, #0
 8006524:	f000 80bd 	beq.w	80066a2 <_dtoa_r+0x622>
 8006528:	b12f      	cbz	r7, 8006536 <_dtoa_r+0x4b6>
 800652a:	42af      	cmp	r7, r5
 800652c:	d003      	beq.n	8006536 <_dtoa_r+0x4b6>
 800652e:	4639      	mov	r1, r7
 8006530:	4648      	mov	r0, r9
 8006532:	f000 fcb5 	bl	8006ea0 <_Bfree>
 8006536:	4629      	mov	r1, r5
 8006538:	4648      	mov	r0, r9
 800653a:	f000 fcb1 	bl	8006ea0 <_Bfree>
 800653e:	e0b0      	b.n	80066a2 <_dtoa_r+0x622>
 8006540:	07e2      	lsls	r2, r4, #31
 8006542:	d505      	bpl.n	8006550 <_dtoa_r+0x4d0>
 8006544:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006548:	f7fa f876 	bl	8000638 <__aeabi_dmul>
 800654c:	3601      	adds	r6, #1
 800654e:	2301      	movs	r3, #1
 8006550:	1064      	asrs	r4, r4, #1
 8006552:	3508      	adds	r5, #8
 8006554:	e762      	b.n	800641c <_dtoa_r+0x39c>
 8006556:	2602      	movs	r6, #2
 8006558:	e765      	b.n	8006426 <_dtoa_r+0x3a6>
 800655a:	9c03      	ldr	r4, [sp, #12]
 800655c:	46b8      	mov	r8, r7
 800655e:	e784      	b.n	800646a <_dtoa_r+0x3ea>
 8006560:	4b27      	ldr	r3, [pc, #156]	@ (8006600 <_dtoa_r+0x580>)
 8006562:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006564:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006568:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800656c:	4454      	add	r4, sl
 800656e:	2900      	cmp	r1, #0
 8006570:	d054      	beq.n	800661c <_dtoa_r+0x59c>
 8006572:	4929      	ldr	r1, [pc, #164]	@ (8006618 <_dtoa_r+0x598>)
 8006574:	2000      	movs	r0, #0
 8006576:	f7fa f989 	bl	800088c <__aeabi_ddiv>
 800657a:	4633      	mov	r3, r6
 800657c:	462a      	mov	r2, r5
 800657e:	f7f9 fea3 	bl	80002c8 <__aeabi_dsub>
 8006582:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006586:	4656      	mov	r6, sl
 8006588:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800658c:	f7fa fb04 	bl	8000b98 <__aeabi_d2iz>
 8006590:	4605      	mov	r5, r0
 8006592:	f7f9 ffe7 	bl	8000564 <__aeabi_i2d>
 8006596:	4602      	mov	r2, r0
 8006598:	460b      	mov	r3, r1
 800659a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800659e:	f7f9 fe93 	bl	80002c8 <__aeabi_dsub>
 80065a2:	3530      	adds	r5, #48	@ 0x30
 80065a4:	4602      	mov	r2, r0
 80065a6:	460b      	mov	r3, r1
 80065a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80065ac:	f806 5b01 	strb.w	r5, [r6], #1
 80065b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80065b4:	f7fa fab2 	bl	8000b1c <__aeabi_dcmplt>
 80065b8:	2800      	cmp	r0, #0
 80065ba:	d172      	bne.n	80066a2 <_dtoa_r+0x622>
 80065bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065c0:	4911      	ldr	r1, [pc, #68]	@ (8006608 <_dtoa_r+0x588>)
 80065c2:	2000      	movs	r0, #0
 80065c4:	f7f9 fe80 	bl	80002c8 <__aeabi_dsub>
 80065c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80065cc:	f7fa faa6 	bl	8000b1c <__aeabi_dcmplt>
 80065d0:	2800      	cmp	r0, #0
 80065d2:	f040 80b4 	bne.w	800673e <_dtoa_r+0x6be>
 80065d6:	42a6      	cmp	r6, r4
 80065d8:	f43f af70 	beq.w	80064bc <_dtoa_r+0x43c>
 80065dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80065e0:	4b0a      	ldr	r3, [pc, #40]	@ (800660c <_dtoa_r+0x58c>)
 80065e2:	2200      	movs	r2, #0
 80065e4:	f7fa f828 	bl	8000638 <__aeabi_dmul>
 80065e8:	4b08      	ldr	r3, [pc, #32]	@ (800660c <_dtoa_r+0x58c>)
 80065ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80065ee:	2200      	movs	r2, #0
 80065f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065f4:	f7fa f820 	bl	8000638 <__aeabi_dmul>
 80065f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065fc:	e7c4      	b.n	8006588 <_dtoa_r+0x508>
 80065fe:	bf00      	nop
 8006600:	08008f58 	.word	0x08008f58
 8006604:	08008f30 	.word	0x08008f30
 8006608:	3ff00000 	.word	0x3ff00000
 800660c:	40240000 	.word	0x40240000
 8006610:	401c0000 	.word	0x401c0000
 8006614:	40140000 	.word	0x40140000
 8006618:	3fe00000 	.word	0x3fe00000
 800661c:	4631      	mov	r1, r6
 800661e:	4628      	mov	r0, r5
 8006620:	f7fa f80a 	bl	8000638 <__aeabi_dmul>
 8006624:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006628:	9413      	str	r4, [sp, #76]	@ 0x4c
 800662a:	4656      	mov	r6, sl
 800662c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006630:	f7fa fab2 	bl	8000b98 <__aeabi_d2iz>
 8006634:	4605      	mov	r5, r0
 8006636:	f7f9 ff95 	bl	8000564 <__aeabi_i2d>
 800663a:	4602      	mov	r2, r0
 800663c:	460b      	mov	r3, r1
 800663e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006642:	f7f9 fe41 	bl	80002c8 <__aeabi_dsub>
 8006646:	3530      	adds	r5, #48	@ 0x30
 8006648:	f806 5b01 	strb.w	r5, [r6], #1
 800664c:	4602      	mov	r2, r0
 800664e:	460b      	mov	r3, r1
 8006650:	42a6      	cmp	r6, r4
 8006652:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006656:	f04f 0200 	mov.w	r2, #0
 800665a:	d124      	bne.n	80066a6 <_dtoa_r+0x626>
 800665c:	4baf      	ldr	r3, [pc, #700]	@ (800691c <_dtoa_r+0x89c>)
 800665e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006662:	f7f9 fe33 	bl	80002cc <__adddf3>
 8006666:	4602      	mov	r2, r0
 8006668:	460b      	mov	r3, r1
 800666a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800666e:	f7fa fa73 	bl	8000b58 <__aeabi_dcmpgt>
 8006672:	2800      	cmp	r0, #0
 8006674:	d163      	bne.n	800673e <_dtoa_r+0x6be>
 8006676:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800667a:	49a8      	ldr	r1, [pc, #672]	@ (800691c <_dtoa_r+0x89c>)
 800667c:	2000      	movs	r0, #0
 800667e:	f7f9 fe23 	bl	80002c8 <__aeabi_dsub>
 8006682:	4602      	mov	r2, r0
 8006684:	460b      	mov	r3, r1
 8006686:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800668a:	f7fa fa47 	bl	8000b1c <__aeabi_dcmplt>
 800668e:	2800      	cmp	r0, #0
 8006690:	f43f af14 	beq.w	80064bc <_dtoa_r+0x43c>
 8006694:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006696:	1e73      	subs	r3, r6, #1
 8006698:	9313      	str	r3, [sp, #76]	@ 0x4c
 800669a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800669e:	2b30      	cmp	r3, #48	@ 0x30
 80066a0:	d0f8      	beq.n	8006694 <_dtoa_r+0x614>
 80066a2:	4647      	mov	r7, r8
 80066a4:	e03b      	b.n	800671e <_dtoa_r+0x69e>
 80066a6:	4b9e      	ldr	r3, [pc, #632]	@ (8006920 <_dtoa_r+0x8a0>)
 80066a8:	f7f9 ffc6 	bl	8000638 <__aeabi_dmul>
 80066ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066b0:	e7bc      	b.n	800662c <_dtoa_r+0x5ac>
 80066b2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80066b6:	4656      	mov	r6, sl
 80066b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066bc:	4620      	mov	r0, r4
 80066be:	4629      	mov	r1, r5
 80066c0:	f7fa f8e4 	bl	800088c <__aeabi_ddiv>
 80066c4:	f7fa fa68 	bl	8000b98 <__aeabi_d2iz>
 80066c8:	4680      	mov	r8, r0
 80066ca:	f7f9 ff4b 	bl	8000564 <__aeabi_i2d>
 80066ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066d2:	f7f9 ffb1 	bl	8000638 <__aeabi_dmul>
 80066d6:	4602      	mov	r2, r0
 80066d8:	460b      	mov	r3, r1
 80066da:	4620      	mov	r0, r4
 80066dc:	4629      	mov	r1, r5
 80066de:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80066e2:	f7f9 fdf1 	bl	80002c8 <__aeabi_dsub>
 80066e6:	f806 4b01 	strb.w	r4, [r6], #1
 80066ea:	9d03      	ldr	r5, [sp, #12]
 80066ec:	eba6 040a 	sub.w	r4, r6, sl
 80066f0:	42a5      	cmp	r5, r4
 80066f2:	4602      	mov	r2, r0
 80066f4:	460b      	mov	r3, r1
 80066f6:	d133      	bne.n	8006760 <_dtoa_r+0x6e0>
 80066f8:	f7f9 fde8 	bl	80002cc <__adddf3>
 80066fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006700:	4604      	mov	r4, r0
 8006702:	460d      	mov	r5, r1
 8006704:	f7fa fa28 	bl	8000b58 <__aeabi_dcmpgt>
 8006708:	b9c0      	cbnz	r0, 800673c <_dtoa_r+0x6bc>
 800670a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800670e:	4620      	mov	r0, r4
 8006710:	4629      	mov	r1, r5
 8006712:	f7fa f9f9 	bl	8000b08 <__aeabi_dcmpeq>
 8006716:	b110      	cbz	r0, 800671e <_dtoa_r+0x69e>
 8006718:	f018 0f01 	tst.w	r8, #1
 800671c:	d10e      	bne.n	800673c <_dtoa_r+0x6bc>
 800671e:	9902      	ldr	r1, [sp, #8]
 8006720:	4648      	mov	r0, r9
 8006722:	f000 fbbd 	bl	8006ea0 <_Bfree>
 8006726:	2300      	movs	r3, #0
 8006728:	7033      	strb	r3, [r6, #0]
 800672a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800672c:	3701      	adds	r7, #1
 800672e:	601f      	str	r7, [r3, #0]
 8006730:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006732:	2b00      	cmp	r3, #0
 8006734:	f000 824b 	beq.w	8006bce <_dtoa_r+0xb4e>
 8006738:	601e      	str	r6, [r3, #0]
 800673a:	e248      	b.n	8006bce <_dtoa_r+0xb4e>
 800673c:	46b8      	mov	r8, r7
 800673e:	4633      	mov	r3, r6
 8006740:	461e      	mov	r6, r3
 8006742:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006746:	2a39      	cmp	r2, #57	@ 0x39
 8006748:	d106      	bne.n	8006758 <_dtoa_r+0x6d8>
 800674a:	459a      	cmp	sl, r3
 800674c:	d1f8      	bne.n	8006740 <_dtoa_r+0x6c0>
 800674e:	2230      	movs	r2, #48	@ 0x30
 8006750:	f108 0801 	add.w	r8, r8, #1
 8006754:	f88a 2000 	strb.w	r2, [sl]
 8006758:	781a      	ldrb	r2, [r3, #0]
 800675a:	3201      	adds	r2, #1
 800675c:	701a      	strb	r2, [r3, #0]
 800675e:	e7a0      	b.n	80066a2 <_dtoa_r+0x622>
 8006760:	4b6f      	ldr	r3, [pc, #444]	@ (8006920 <_dtoa_r+0x8a0>)
 8006762:	2200      	movs	r2, #0
 8006764:	f7f9 ff68 	bl	8000638 <__aeabi_dmul>
 8006768:	2200      	movs	r2, #0
 800676a:	2300      	movs	r3, #0
 800676c:	4604      	mov	r4, r0
 800676e:	460d      	mov	r5, r1
 8006770:	f7fa f9ca 	bl	8000b08 <__aeabi_dcmpeq>
 8006774:	2800      	cmp	r0, #0
 8006776:	d09f      	beq.n	80066b8 <_dtoa_r+0x638>
 8006778:	e7d1      	b.n	800671e <_dtoa_r+0x69e>
 800677a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800677c:	2a00      	cmp	r2, #0
 800677e:	f000 80ea 	beq.w	8006956 <_dtoa_r+0x8d6>
 8006782:	9a07      	ldr	r2, [sp, #28]
 8006784:	2a01      	cmp	r2, #1
 8006786:	f300 80cd 	bgt.w	8006924 <_dtoa_r+0x8a4>
 800678a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800678c:	2a00      	cmp	r2, #0
 800678e:	f000 80c1 	beq.w	8006914 <_dtoa_r+0x894>
 8006792:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006796:	9c08      	ldr	r4, [sp, #32]
 8006798:	9e00      	ldr	r6, [sp, #0]
 800679a:	9a00      	ldr	r2, [sp, #0]
 800679c:	441a      	add	r2, r3
 800679e:	9200      	str	r2, [sp, #0]
 80067a0:	9a06      	ldr	r2, [sp, #24]
 80067a2:	2101      	movs	r1, #1
 80067a4:	441a      	add	r2, r3
 80067a6:	4648      	mov	r0, r9
 80067a8:	9206      	str	r2, [sp, #24]
 80067aa:	f000 fc2d 	bl	8007008 <__i2b>
 80067ae:	4605      	mov	r5, r0
 80067b0:	b166      	cbz	r6, 80067cc <_dtoa_r+0x74c>
 80067b2:	9b06      	ldr	r3, [sp, #24]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	dd09      	ble.n	80067cc <_dtoa_r+0x74c>
 80067b8:	42b3      	cmp	r3, r6
 80067ba:	9a00      	ldr	r2, [sp, #0]
 80067bc:	bfa8      	it	ge
 80067be:	4633      	movge	r3, r6
 80067c0:	1ad2      	subs	r2, r2, r3
 80067c2:	9200      	str	r2, [sp, #0]
 80067c4:	9a06      	ldr	r2, [sp, #24]
 80067c6:	1af6      	subs	r6, r6, r3
 80067c8:	1ad3      	subs	r3, r2, r3
 80067ca:	9306      	str	r3, [sp, #24]
 80067cc:	9b08      	ldr	r3, [sp, #32]
 80067ce:	b30b      	cbz	r3, 8006814 <_dtoa_r+0x794>
 80067d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	f000 80c6 	beq.w	8006964 <_dtoa_r+0x8e4>
 80067d8:	2c00      	cmp	r4, #0
 80067da:	f000 80c0 	beq.w	800695e <_dtoa_r+0x8de>
 80067de:	4629      	mov	r1, r5
 80067e0:	4622      	mov	r2, r4
 80067e2:	4648      	mov	r0, r9
 80067e4:	f000 fcc8 	bl	8007178 <__pow5mult>
 80067e8:	9a02      	ldr	r2, [sp, #8]
 80067ea:	4601      	mov	r1, r0
 80067ec:	4605      	mov	r5, r0
 80067ee:	4648      	mov	r0, r9
 80067f0:	f000 fc20 	bl	8007034 <__multiply>
 80067f4:	9902      	ldr	r1, [sp, #8]
 80067f6:	4680      	mov	r8, r0
 80067f8:	4648      	mov	r0, r9
 80067fa:	f000 fb51 	bl	8006ea0 <_Bfree>
 80067fe:	9b08      	ldr	r3, [sp, #32]
 8006800:	1b1b      	subs	r3, r3, r4
 8006802:	9308      	str	r3, [sp, #32]
 8006804:	f000 80b1 	beq.w	800696a <_dtoa_r+0x8ea>
 8006808:	9a08      	ldr	r2, [sp, #32]
 800680a:	4641      	mov	r1, r8
 800680c:	4648      	mov	r0, r9
 800680e:	f000 fcb3 	bl	8007178 <__pow5mult>
 8006812:	9002      	str	r0, [sp, #8]
 8006814:	2101      	movs	r1, #1
 8006816:	4648      	mov	r0, r9
 8006818:	f000 fbf6 	bl	8007008 <__i2b>
 800681c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800681e:	4604      	mov	r4, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	f000 81d8 	beq.w	8006bd6 <_dtoa_r+0xb56>
 8006826:	461a      	mov	r2, r3
 8006828:	4601      	mov	r1, r0
 800682a:	4648      	mov	r0, r9
 800682c:	f000 fca4 	bl	8007178 <__pow5mult>
 8006830:	9b07      	ldr	r3, [sp, #28]
 8006832:	2b01      	cmp	r3, #1
 8006834:	4604      	mov	r4, r0
 8006836:	f300 809f 	bgt.w	8006978 <_dtoa_r+0x8f8>
 800683a:	9b04      	ldr	r3, [sp, #16]
 800683c:	2b00      	cmp	r3, #0
 800683e:	f040 8097 	bne.w	8006970 <_dtoa_r+0x8f0>
 8006842:	9b05      	ldr	r3, [sp, #20]
 8006844:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006848:	2b00      	cmp	r3, #0
 800684a:	f040 8093 	bne.w	8006974 <_dtoa_r+0x8f4>
 800684e:	9b05      	ldr	r3, [sp, #20]
 8006850:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006854:	0d1b      	lsrs	r3, r3, #20
 8006856:	051b      	lsls	r3, r3, #20
 8006858:	b133      	cbz	r3, 8006868 <_dtoa_r+0x7e8>
 800685a:	9b00      	ldr	r3, [sp, #0]
 800685c:	3301      	adds	r3, #1
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	9b06      	ldr	r3, [sp, #24]
 8006862:	3301      	adds	r3, #1
 8006864:	9306      	str	r3, [sp, #24]
 8006866:	2301      	movs	r3, #1
 8006868:	9308      	str	r3, [sp, #32]
 800686a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800686c:	2b00      	cmp	r3, #0
 800686e:	f000 81b8 	beq.w	8006be2 <_dtoa_r+0xb62>
 8006872:	6923      	ldr	r3, [r4, #16]
 8006874:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006878:	6918      	ldr	r0, [r3, #16]
 800687a:	f000 fb79 	bl	8006f70 <__hi0bits>
 800687e:	f1c0 0020 	rsb	r0, r0, #32
 8006882:	9b06      	ldr	r3, [sp, #24]
 8006884:	4418      	add	r0, r3
 8006886:	f010 001f 	ands.w	r0, r0, #31
 800688a:	f000 8082 	beq.w	8006992 <_dtoa_r+0x912>
 800688e:	f1c0 0320 	rsb	r3, r0, #32
 8006892:	2b04      	cmp	r3, #4
 8006894:	dd73      	ble.n	800697e <_dtoa_r+0x8fe>
 8006896:	9b00      	ldr	r3, [sp, #0]
 8006898:	f1c0 001c 	rsb	r0, r0, #28
 800689c:	4403      	add	r3, r0
 800689e:	9300      	str	r3, [sp, #0]
 80068a0:	9b06      	ldr	r3, [sp, #24]
 80068a2:	4403      	add	r3, r0
 80068a4:	4406      	add	r6, r0
 80068a6:	9306      	str	r3, [sp, #24]
 80068a8:	9b00      	ldr	r3, [sp, #0]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	dd05      	ble.n	80068ba <_dtoa_r+0x83a>
 80068ae:	9902      	ldr	r1, [sp, #8]
 80068b0:	461a      	mov	r2, r3
 80068b2:	4648      	mov	r0, r9
 80068b4:	f000 fcba 	bl	800722c <__lshift>
 80068b8:	9002      	str	r0, [sp, #8]
 80068ba:	9b06      	ldr	r3, [sp, #24]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	dd05      	ble.n	80068cc <_dtoa_r+0x84c>
 80068c0:	4621      	mov	r1, r4
 80068c2:	461a      	mov	r2, r3
 80068c4:	4648      	mov	r0, r9
 80068c6:	f000 fcb1 	bl	800722c <__lshift>
 80068ca:	4604      	mov	r4, r0
 80068cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d061      	beq.n	8006996 <_dtoa_r+0x916>
 80068d2:	9802      	ldr	r0, [sp, #8]
 80068d4:	4621      	mov	r1, r4
 80068d6:	f000 fd15 	bl	8007304 <__mcmp>
 80068da:	2800      	cmp	r0, #0
 80068dc:	da5b      	bge.n	8006996 <_dtoa_r+0x916>
 80068de:	2300      	movs	r3, #0
 80068e0:	9902      	ldr	r1, [sp, #8]
 80068e2:	220a      	movs	r2, #10
 80068e4:	4648      	mov	r0, r9
 80068e6:	f000 fafd 	bl	8006ee4 <__multadd>
 80068ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068ec:	9002      	str	r0, [sp, #8]
 80068ee:	f107 38ff 	add.w	r8, r7, #4294967295
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f000 8177 	beq.w	8006be6 <_dtoa_r+0xb66>
 80068f8:	4629      	mov	r1, r5
 80068fa:	2300      	movs	r3, #0
 80068fc:	220a      	movs	r2, #10
 80068fe:	4648      	mov	r0, r9
 8006900:	f000 faf0 	bl	8006ee4 <__multadd>
 8006904:	f1bb 0f00 	cmp.w	fp, #0
 8006908:	4605      	mov	r5, r0
 800690a:	dc6f      	bgt.n	80069ec <_dtoa_r+0x96c>
 800690c:	9b07      	ldr	r3, [sp, #28]
 800690e:	2b02      	cmp	r3, #2
 8006910:	dc49      	bgt.n	80069a6 <_dtoa_r+0x926>
 8006912:	e06b      	b.n	80069ec <_dtoa_r+0x96c>
 8006914:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006916:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800691a:	e73c      	b.n	8006796 <_dtoa_r+0x716>
 800691c:	3fe00000 	.word	0x3fe00000
 8006920:	40240000 	.word	0x40240000
 8006924:	9b03      	ldr	r3, [sp, #12]
 8006926:	1e5c      	subs	r4, r3, #1
 8006928:	9b08      	ldr	r3, [sp, #32]
 800692a:	42a3      	cmp	r3, r4
 800692c:	db09      	blt.n	8006942 <_dtoa_r+0x8c2>
 800692e:	1b1c      	subs	r4, r3, r4
 8006930:	9b03      	ldr	r3, [sp, #12]
 8006932:	2b00      	cmp	r3, #0
 8006934:	f6bf af30 	bge.w	8006798 <_dtoa_r+0x718>
 8006938:	9b00      	ldr	r3, [sp, #0]
 800693a:	9a03      	ldr	r2, [sp, #12]
 800693c:	1a9e      	subs	r6, r3, r2
 800693e:	2300      	movs	r3, #0
 8006940:	e72b      	b.n	800679a <_dtoa_r+0x71a>
 8006942:	9b08      	ldr	r3, [sp, #32]
 8006944:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006946:	9408      	str	r4, [sp, #32]
 8006948:	1ae3      	subs	r3, r4, r3
 800694a:	441a      	add	r2, r3
 800694c:	9e00      	ldr	r6, [sp, #0]
 800694e:	9b03      	ldr	r3, [sp, #12]
 8006950:	920d      	str	r2, [sp, #52]	@ 0x34
 8006952:	2400      	movs	r4, #0
 8006954:	e721      	b.n	800679a <_dtoa_r+0x71a>
 8006956:	9c08      	ldr	r4, [sp, #32]
 8006958:	9e00      	ldr	r6, [sp, #0]
 800695a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800695c:	e728      	b.n	80067b0 <_dtoa_r+0x730>
 800695e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006962:	e751      	b.n	8006808 <_dtoa_r+0x788>
 8006964:	9a08      	ldr	r2, [sp, #32]
 8006966:	9902      	ldr	r1, [sp, #8]
 8006968:	e750      	b.n	800680c <_dtoa_r+0x78c>
 800696a:	f8cd 8008 	str.w	r8, [sp, #8]
 800696e:	e751      	b.n	8006814 <_dtoa_r+0x794>
 8006970:	2300      	movs	r3, #0
 8006972:	e779      	b.n	8006868 <_dtoa_r+0x7e8>
 8006974:	9b04      	ldr	r3, [sp, #16]
 8006976:	e777      	b.n	8006868 <_dtoa_r+0x7e8>
 8006978:	2300      	movs	r3, #0
 800697a:	9308      	str	r3, [sp, #32]
 800697c:	e779      	b.n	8006872 <_dtoa_r+0x7f2>
 800697e:	d093      	beq.n	80068a8 <_dtoa_r+0x828>
 8006980:	9a00      	ldr	r2, [sp, #0]
 8006982:	331c      	adds	r3, #28
 8006984:	441a      	add	r2, r3
 8006986:	9200      	str	r2, [sp, #0]
 8006988:	9a06      	ldr	r2, [sp, #24]
 800698a:	441a      	add	r2, r3
 800698c:	441e      	add	r6, r3
 800698e:	9206      	str	r2, [sp, #24]
 8006990:	e78a      	b.n	80068a8 <_dtoa_r+0x828>
 8006992:	4603      	mov	r3, r0
 8006994:	e7f4      	b.n	8006980 <_dtoa_r+0x900>
 8006996:	9b03      	ldr	r3, [sp, #12]
 8006998:	2b00      	cmp	r3, #0
 800699a:	46b8      	mov	r8, r7
 800699c:	dc20      	bgt.n	80069e0 <_dtoa_r+0x960>
 800699e:	469b      	mov	fp, r3
 80069a0:	9b07      	ldr	r3, [sp, #28]
 80069a2:	2b02      	cmp	r3, #2
 80069a4:	dd1e      	ble.n	80069e4 <_dtoa_r+0x964>
 80069a6:	f1bb 0f00 	cmp.w	fp, #0
 80069aa:	f47f adb1 	bne.w	8006510 <_dtoa_r+0x490>
 80069ae:	4621      	mov	r1, r4
 80069b0:	465b      	mov	r3, fp
 80069b2:	2205      	movs	r2, #5
 80069b4:	4648      	mov	r0, r9
 80069b6:	f000 fa95 	bl	8006ee4 <__multadd>
 80069ba:	4601      	mov	r1, r0
 80069bc:	4604      	mov	r4, r0
 80069be:	9802      	ldr	r0, [sp, #8]
 80069c0:	f000 fca0 	bl	8007304 <__mcmp>
 80069c4:	2800      	cmp	r0, #0
 80069c6:	f77f ada3 	ble.w	8006510 <_dtoa_r+0x490>
 80069ca:	4656      	mov	r6, sl
 80069cc:	2331      	movs	r3, #49	@ 0x31
 80069ce:	f806 3b01 	strb.w	r3, [r6], #1
 80069d2:	f108 0801 	add.w	r8, r8, #1
 80069d6:	e59f      	b.n	8006518 <_dtoa_r+0x498>
 80069d8:	9c03      	ldr	r4, [sp, #12]
 80069da:	46b8      	mov	r8, r7
 80069dc:	4625      	mov	r5, r4
 80069de:	e7f4      	b.n	80069ca <_dtoa_r+0x94a>
 80069e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80069e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	f000 8101 	beq.w	8006bee <_dtoa_r+0xb6e>
 80069ec:	2e00      	cmp	r6, #0
 80069ee:	dd05      	ble.n	80069fc <_dtoa_r+0x97c>
 80069f0:	4629      	mov	r1, r5
 80069f2:	4632      	mov	r2, r6
 80069f4:	4648      	mov	r0, r9
 80069f6:	f000 fc19 	bl	800722c <__lshift>
 80069fa:	4605      	mov	r5, r0
 80069fc:	9b08      	ldr	r3, [sp, #32]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d05c      	beq.n	8006abc <_dtoa_r+0xa3c>
 8006a02:	6869      	ldr	r1, [r5, #4]
 8006a04:	4648      	mov	r0, r9
 8006a06:	f000 fa0b 	bl	8006e20 <_Balloc>
 8006a0a:	4606      	mov	r6, r0
 8006a0c:	b928      	cbnz	r0, 8006a1a <_dtoa_r+0x99a>
 8006a0e:	4b82      	ldr	r3, [pc, #520]	@ (8006c18 <_dtoa_r+0xb98>)
 8006a10:	4602      	mov	r2, r0
 8006a12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006a16:	f7ff bb4a 	b.w	80060ae <_dtoa_r+0x2e>
 8006a1a:	692a      	ldr	r2, [r5, #16]
 8006a1c:	3202      	adds	r2, #2
 8006a1e:	0092      	lsls	r2, r2, #2
 8006a20:	f105 010c 	add.w	r1, r5, #12
 8006a24:	300c      	adds	r0, #12
 8006a26:	f000 ffa3 	bl	8007970 <memcpy>
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	4631      	mov	r1, r6
 8006a2e:	4648      	mov	r0, r9
 8006a30:	f000 fbfc 	bl	800722c <__lshift>
 8006a34:	f10a 0301 	add.w	r3, sl, #1
 8006a38:	9300      	str	r3, [sp, #0]
 8006a3a:	eb0a 030b 	add.w	r3, sl, fp
 8006a3e:	9308      	str	r3, [sp, #32]
 8006a40:	9b04      	ldr	r3, [sp, #16]
 8006a42:	f003 0301 	and.w	r3, r3, #1
 8006a46:	462f      	mov	r7, r5
 8006a48:	9306      	str	r3, [sp, #24]
 8006a4a:	4605      	mov	r5, r0
 8006a4c:	9b00      	ldr	r3, [sp, #0]
 8006a4e:	9802      	ldr	r0, [sp, #8]
 8006a50:	4621      	mov	r1, r4
 8006a52:	f103 3bff 	add.w	fp, r3, #4294967295
 8006a56:	f7ff fa8a 	bl	8005f6e <quorem>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	3330      	adds	r3, #48	@ 0x30
 8006a5e:	9003      	str	r0, [sp, #12]
 8006a60:	4639      	mov	r1, r7
 8006a62:	9802      	ldr	r0, [sp, #8]
 8006a64:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a66:	f000 fc4d 	bl	8007304 <__mcmp>
 8006a6a:	462a      	mov	r2, r5
 8006a6c:	9004      	str	r0, [sp, #16]
 8006a6e:	4621      	mov	r1, r4
 8006a70:	4648      	mov	r0, r9
 8006a72:	f000 fc63 	bl	800733c <__mdiff>
 8006a76:	68c2      	ldr	r2, [r0, #12]
 8006a78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a7a:	4606      	mov	r6, r0
 8006a7c:	bb02      	cbnz	r2, 8006ac0 <_dtoa_r+0xa40>
 8006a7e:	4601      	mov	r1, r0
 8006a80:	9802      	ldr	r0, [sp, #8]
 8006a82:	f000 fc3f 	bl	8007304 <__mcmp>
 8006a86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a88:	4602      	mov	r2, r0
 8006a8a:	4631      	mov	r1, r6
 8006a8c:	4648      	mov	r0, r9
 8006a8e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006a90:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a92:	f000 fa05 	bl	8006ea0 <_Bfree>
 8006a96:	9b07      	ldr	r3, [sp, #28]
 8006a98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006a9a:	9e00      	ldr	r6, [sp, #0]
 8006a9c:	ea42 0103 	orr.w	r1, r2, r3
 8006aa0:	9b06      	ldr	r3, [sp, #24]
 8006aa2:	4319      	orrs	r1, r3
 8006aa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006aa6:	d10d      	bne.n	8006ac4 <_dtoa_r+0xa44>
 8006aa8:	2b39      	cmp	r3, #57	@ 0x39
 8006aaa:	d027      	beq.n	8006afc <_dtoa_r+0xa7c>
 8006aac:	9a04      	ldr	r2, [sp, #16]
 8006aae:	2a00      	cmp	r2, #0
 8006ab0:	dd01      	ble.n	8006ab6 <_dtoa_r+0xa36>
 8006ab2:	9b03      	ldr	r3, [sp, #12]
 8006ab4:	3331      	adds	r3, #49	@ 0x31
 8006ab6:	f88b 3000 	strb.w	r3, [fp]
 8006aba:	e52e      	b.n	800651a <_dtoa_r+0x49a>
 8006abc:	4628      	mov	r0, r5
 8006abe:	e7b9      	b.n	8006a34 <_dtoa_r+0x9b4>
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	e7e2      	b.n	8006a8a <_dtoa_r+0xa0a>
 8006ac4:	9904      	ldr	r1, [sp, #16]
 8006ac6:	2900      	cmp	r1, #0
 8006ac8:	db04      	blt.n	8006ad4 <_dtoa_r+0xa54>
 8006aca:	9807      	ldr	r0, [sp, #28]
 8006acc:	4301      	orrs	r1, r0
 8006ace:	9806      	ldr	r0, [sp, #24]
 8006ad0:	4301      	orrs	r1, r0
 8006ad2:	d120      	bne.n	8006b16 <_dtoa_r+0xa96>
 8006ad4:	2a00      	cmp	r2, #0
 8006ad6:	ddee      	ble.n	8006ab6 <_dtoa_r+0xa36>
 8006ad8:	9902      	ldr	r1, [sp, #8]
 8006ada:	9300      	str	r3, [sp, #0]
 8006adc:	2201      	movs	r2, #1
 8006ade:	4648      	mov	r0, r9
 8006ae0:	f000 fba4 	bl	800722c <__lshift>
 8006ae4:	4621      	mov	r1, r4
 8006ae6:	9002      	str	r0, [sp, #8]
 8006ae8:	f000 fc0c 	bl	8007304 <__mcmp>
 8006aec:	2800      	cmp	r0, #0
 8006aee:	9b00      	ldr	r3, [sp, #0]
 8006af0:	dc02      	bgt.n	8006af8 <_dtoa_r+0xa78>
 8006af2:	d1e0      	bne.n	8006ab6 <_dtoa_r+0xa36>
 8006af4:	07da      	lsls	r2, r3, #31
 8006af6:	d5de      	bpl.n	8006ab6 <_dtoa_r+0xa36>
 8006af8:	2b39      	cmp	r3, #57	@ 0x39
 8006afa:	d1da      	bne.n	8006ab2 <_dtoa_r+0xa32>
 8006afc:	2339      	movs	r3, #57	@ 0x39
 8006afe:	f88b 3000 	strb.w	r3, [fp]
 8006b02:	4633      	mov	r3, r6
 8006b04:	461e      	mov	r6, r3
 8006b06:	3b01      	subs	r3, #1
 8006b08:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006b0c:	2a39      	cmp	r2, #57	@ 0x39
 8006b0e:	d04e      	beq.n	8006bae <_dtoa_r+0xb2e>
 8006b10:	3201      	adds	r2, #1
 8006b12:	701a      	strb	r2, [r3, #0]
 8006b14:	e501      	b.n	800651a <_dtoa_r+0x49a>
 8006b16:	2a00      	cmp	r2, #0
 8006b18:	dd03      	ble.n	8006b22 <_dtoa_r+0xaa2>
 8006b1a:	2b39      	cmp	r3, #57	@ 0x39
 8006b1c:	d0ee      	beq.n	8006afc <_dtoa_r+0xa7c>
 8006b1e:	3301      	adds	r3, #1
 8006b20:	e7c9      	b.n	8006ab6 <_dtoa_r+0xa36>
 8006b22:	9a00      	ldr	r2, [sp, #0]
 8006b24:	9908      	ldr	r1, [sp, #32]
 8006b26:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006b2a:	428a      	cmp	r2, r1
 8006b2c:	d028      	beq.n	8006b80 <_dtoa_r+0xb00>
 8006b2e:	9902      	ldr	r1, [sp, #8]
 8006b30:	2300      	movs	r3, #0
 8006b32:	220a      	movs	r2, #10
 8006b34:	4648      	mov	r0, r9
 8006b36:	f000 f9d5 	bl	8006ee4 <__multadd>
 8006b3a:	42af      	cmp	r7, r5
 8006b3c:	9002      	str	r0, [sp, #8]
 8006b3e:	f04f 0300 	mov.w	r3, #0
 8006b42:	f04f 020a 	mov.w	r2, #10
 8006b46:	4639      	mov	r1, r7
 8006b48:	4648      	mov	r0, r9
 8006b4a:	d107      	bne.n	8006b5c <_dtoa_r+0xadc>
 8006b4c:	f000 f9ca 	bl	8006ee4 <__multadd>
 8006b50:	4607      	mov	r7, r0
 8006b52:	4605      	mov	r5, r0
 8006b54:	9b00      	ldr	r3, [sp, #0]
 8006b56:	3301      	adds	r3, #1
 8006b58:	9300      	str	r3, [sp, #0]
 8006b5a:	e777      	b.n	8006a4c <_dtoa_r+0x9cc>
 8006b5c:	f000 f9c2 	bl	8006ee4 <__multadd>
 8006b60:	4629      	mov	r1, r5
 8006b62:	4607      	mov	r7, r0
 8006b64:	2300      	movs	r3, #0
 8006b66:	220a      	movs	r2, #10
 8006b68:	4648      	mov	r0, r9
 8006b6a:	f000 f9bb 	bl	8006ee4 <__multadd>
 8006b6e:	4605      	mov	r5, r0
 8006b70:	e7f0      	b.n	8006b54 <_dtoa_r+0xad4>
 8006b72:	f1bb 0f00 	cmp.w	fp, #0
 8006b76:	bfcc      	ite	gt
 8006b78:	465e      	movgt	r6, fp
 8006b7a:	2601      	movle	r6, #1
 8006b7c:	4456      	add	r6, sl
 8006b7e:	2700      	movs	r7, #0
 8006b80:	9902      	ldr	r1, [sp, #8]
 8006b82:	9300      	str	r3, [sp, #0]
 8006b84:	2201      	movs	r2, #1
 8006b86:	4648      	mov	r0, r9
 8006b88:	f000 fb50 	bl	800722c <__lshift>
 8006b8c:	4621      	mov	r1, r4
 8006b8e:	9002      	str	r0, [sp, #8]
 8006b90:	f000 fbb8 	bl	8007304 <__mcmp>
 8006b94:	2800      	cmp	r0, #0
 8006b96:	dcb4      	bgt.n	8006b02 <_dtoa_r+0xa82>
 8006b98:	d102      	bne.n	8006ba0 <_dtoa_r+0xb20>
 8006b9a:	9b00      	ldr	r3, [sp, #0]
 8006b9c:	07db      	lsls	r3, r3, #31
 8006b9e:	d4b0      	bmi.n	8006b02 <_dtoa_r+0xa82>
 8006ba0:	4633      	mov	r3, r6
 8006ba2:	461e      	mov	r6, r3
 8006ba4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ba8:	2a30      	cmp	r2, #48	@ 0x30
 8006baa:	d0fa      	beq.n	8006ba2 <_dtoa_r+0xb22>
 8006bac:	e4b5      	b.n	800651a <_dtoa_r+0x49a>
 8006bae:	459a      	cmp	sl, r3
 8006bb0:	d1a8      	bne.n	8006b04 <_dtoa_r+0xa84>
 8006bb2:	2331      	movs	r3, #49	@ 0x31
 8006bb4:	f108 0801 	add.w	r8, r8, #1
 8006bb8:	f88a 3000 	strb.w	r3, [sl]
 8006bbc:	e4ad      	b.n	800651a <_dtoa_r+0x49a>
 8006bbe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006bc0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006c1c <_dtoa_r+0xb9c>
 8006bc4:	b11b      	cbz	r3, 8006bce <_dtoa_r+0xb4e>
 8006bc6:	f10a 0308 	add.w	r3, sl, #8
 8006bca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006bcc:	6013      	str	r3, [r2, #0]
 8006bce:	4650      	mov	r0, sl
 8006bd0:	b017      	add	sp, #92	@ 0x5c
 8006bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bd6:	9b07      	ldr	r3, [sp, #28]
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	f77f ae2e 	ble.w	800683a <_dtoa_r+0x7ba>
 8006bde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006be0:	9308      	str	r3, [sp, #32]
 8006be2:	2001      	movs	r0, #1
 8006be4:	e64d      	b.n	8006882 <_dtoa_r+0x802>
 8006be6:	f1bb 0f00 	cmp.w	fp, #0
 8006bea:	f77f aed9 	ble.w	80069a0 <_dtoa_r+0x920>
 8006bee:	4656      	mov	r6, sl
 8006bf0:	9802      	ldr	r0, [sp, #8]
 8006bf2:	4621      	mov	r1, r4
 8006bf4:	f7ff f9bb 	bl	8005f6e <quorem>
 8006bf8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006bfc:	f806 3b01 	strb.w	r3, [r6], #1
 8006c00:	eba6 020a 	sub.w	r2, r6, sl
 8006c04:	4593      	cmp	fp, r2
 8006c06:	ddb4      	ble.n	8006b72 <_dtoa_r+0xaf2>
 8006c08:	9902      	ldr	r1, [sp, #8]
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	220a      	movs	r2, #10
 8006c0e:	4648      	mov	r0, r9
 8006c10:	f000 f968 	bl	8006ee4 <__multadd>
 8006c14:	9002      	str	r0, [sp, #8]
 8006c16:	e7eb      	b.n	8006bf0 <_dtoa_r+0xb70>
 8006c18:	08008e60 	.word	0x08008e60
 8006c1c:	08008de4 	.word	0x08008de4

08006c20 <_free_r>:
 8006c20:	b538      	push	{r3, r4, r5, lr}
 8006c22:	4605      	mov	r5, r0
 8006c24:	2900      	cmp	r1, #0
 8006c26:	d041      	beq.n	8006cac <_free_r+0x8c>
 8006c28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c2c:	1f0c      	subs	r4, r1, #4
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	bfb8      	it	lt
 8006c32:	18e4      	addlt	r4, r4, r3
 8006c34:	f000 f8e8 	bl	8006e08 <__malloc_lock>
 8006c38:	4a1d      	ldr	r2, [pc, #116]	@ (8006cb0 <_free_r+0x90>)
 8006c3a:	6813      	ldr	r3, [r2, #0]
 8006c3c:	b933      	cbnz	r3, 8006c4c <_free_r+0x2c>
 8006c3e:	6063      	str	r3, [r4, #4]
 8006c40:	6014      	str	r4, [r2, #0]
 8006c42:	4628      	mov	r0, r5
 8006c44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c48:	f000 b8e4 	b.w	8006e14 <__malloc_unlock>
 8006c4c:	42a3      	cmp	r3, r4
 8006c4e:	d908      	bls.n	8006c62 <_free_r+0x42>
 8006c50:	6820      	ldr	r0, [r4, #0]
 8006c52:	1821      	adds	r1, r4, r0
 8006c54:	428b      	cmp	r3, r1
 8006c56:	bf01      	itttt	eq
 8006c58:	6819      	ldreq	r1, [r3, #0]
 8006c5a:	685b      	ldreq	r3, [r3, #4]
 8006c5c:	1809      	addeq	r1, r1, r0
 8006c5e:	6021      	streq	r1, [r4, #0]
 8006c60:	e7ed      	b.n	8006c3e <_free_r+0x1e>
 8006c62:	461a      	mov	r2, r3
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	b10b      	cbz	r3, 8006c6c <_free_r+0x4c>
 8006c68:	42a3      	cmp	r3, r4
 8006c6a:	d9fa      	bls.n	8006c62 <_free_r+0x42>
 8006c6c:	6811      	ldr	r1, [r2, #0]
 8006c6e:	1850      	adds	r0, r2, r1
 8006c70:	42a0      	cmp	r0, r4
 8006c72:	d10b      	bne.n	8006c8c <_free_r+0x6c>
 8006c74:	6820      	ldr	r0, [r4, #0]
 8006c76:	4401      	add	r1, r0
 8006c78:	1850      	adds	r0, r2, r1
 8006c7a:	4283      	cmp	r3, r0
 8006c7c:	6011      	str	r1, [r2, #0]
 8006c7e:	d1e0      	bne.n	8006c42 <_free_r+0x22>
 8006c80:	6818      	ldr	r0, [r3, #0]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	6053      	str	r3, [r2, #4]
 8006c86:	4408      	add	r0, r1
 8006c88:	6010      	str	r0, [r2, #0]
 8006c8a:	e7da      	b.n	8006c42 <_free_r+0x22>
 8006c8c:	d902      	bls.n	8006c94 <_free_r+0x74>
 8006c8e:	230c      	movs	r3, #12
 8006c90:	602b      	str	r3, [r5, #0]
 8006c92:	e7d6      	b.n	8006c42 <_free_r+0x22>
 8006c94:	6820      	ldr	r0, [r4, #0]
 8006c96:	1821      	adds	r1, r4, r0
 8006c98:	428b      	cmp	r3, r1
 8006c9a:	bf04      	itt	eq
 8006c9c:	6819      	ldreq	r1, [r3, #0]
 8006c9e:	685b      	ldreq	r3, [r3, #4]
 8006ca0:	6063      	str	r3, [r4, #4]
 8006ca2:	bf04      	itt	eq
 8006ca4:	1809      	addeq	r1, r1, r0
 8006ca6:	6021      	streq	r1, [r4, #0]
 8006ca8:	6054      	str	r4, [r2, #4]
 8006caa:	e7ca      	b.n	8006c42 <_free_r+0x22>
 8006cac:	bd38      	pop	{r3, r4, r5, pc}
 8006cae:	bf00      	nop
 8006cb0:	200008b0 	.word	0x200008b0

08006cb4 <malloc>:
 8006cb4:	4b02      	ldr	r3, [pc, #8]	@ (8006cc0 <malloc+0xc>)
 8006cb6:	4601      	mov	r1, r0
 8006cb8:	6818      	ldr	r0, [r3, #0]
 8006cba:	f000 b825 	b.w	8006d08 <_malloc_r>
 8006cbe:	bf00      	nop
 8006cc0:	2000002c 	.word	0x2000002c

08006cc4 <sbrk_aligned>:
 8006cc4:	b570      	push	{r4, r5, r6, lr}
 8006cc6:	4e0f      	ldr	r6, [pc, #60]	@ (8006d04 <sbrk_aligned+0x40>)
 8006cc8:	460c      	mov	r4, r1
 8006cca:	6831      	ldr	r1, [r6, #0]
 8006ccc:	4605      	mov	r5, r0
 8006cce:	b911      	cbnz	r1, 8006cd6 <sbrk_aligned+0x12>
 8006cd0:	f000 fe3e 	bl	8007950 <_sbrk_r>
 8006cd4:	6030      	str	r0, [r6, #0]
 8006cd6:	4621      	mov	r1, r4
 8006cd8:	4628      	mov	r0, r5
 8006cda:	f000 fe39 	bl	8007950 <_sbrk_r>
 8006cde:	1c43      	adds	r3, r0, #1
 8006ce0:	d103      	bne.n	8006cea <sbrk_aligned+0x26>
 8006ce2:	f04f 34ff 	mov.w	r4, #4294967295
 8006ce6:	4620      	mov	r0, r4
 8006ce8:	bd70      	pop	{r4, r5, r6, pc}
 8006cea:	1cc4      	adds	r4, r0, #3
 8006cec:	f024 0403 	bic.w	r4, r4, #3
 8006cf0:	42a0      	cmp	r0, r4
 8006cf2:	d0f8      	beq.n	8006ce6 <sbrk_aligned+0x22>
 8006cf4:	1a21      	subs	r1, r4, r0
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	f000 fe2a 	bl	8007950 <_sbrk_r>
 8006cfc:	3001      	adds	r0, #1
 8006cfe:	d1f2      	bne.n	8006ce6 <sbrk_aligned+0x22>
 8006d00:	e7ef      	b.n	8006ce2 <sbrk_aligned+0x1e>
 8006d02:	bf00      	nop
 8006d04:	200008ac 	.word	0x200008ac

08006d08 <_malloc_r>:
 8006d08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d0c:	1ccd      	adds	r5, r1, #3
 8006d0e:	f025 0503 	bic.w	r5, r5, #3
 8006d12:	3508      	adds	r5, #8
 8006d14:	2d0c      	cmp	r5, #12
 8006d16:	bf38      	it	cc
 8006d18:	250c      	movcc	r5, #12
 8006d1a:	2d00      	cmp	r5, #0
 8006d1c:	4606      	mov	r6, r0
 8006d1e:	db01      	blt.n	8006d24 <_malloc_r+0x1c>
 8006d20:	42a9      	cmp	r1, r5
 8006d22:	d904      	bls.n	8006d2e <_malloc_r+0x26>
 8006d24:	230c      	movs	r3, #12
 8006d26:	6033      	str	r3, [r6, #0]
 8006d28:	2000      	movs	r0, #0
 8006d2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006e04 <_malloc_r+0xfc>
 8006d32:	f000 f869 	bl	8006e08 <__malloc_lock>
 8006d36:	f8d8 3000 	ldr.w	r3, [r8]
 8006d3a:	461c      	mov	r4, r3
 8006d3c:	bb44      	cbnz	r4, 8006d90 <_malloc_r+0x88>
 8006d3e:	4629      	mov	r1, r5
 8006d40:	4630      	mov	r0, r6
 8006d42:	f7ff ffbf 	bl	8006cc4 <sbrk_aligned>
 8006d46:	1c43      	adds	r3, r0, #1
 8006d48:	4604      	mov	r4, r0
 8006d4a:	d158      	bne.n	8006dfe <_malloc_r+0xf6>
 8006d4c:	f8d8 4000 	ldr.w	r4, [r8]
 8006d50:	4627      	mov	r7, r4
 8006d52:	2f00      	cmp	r7, #0
 8006d54:	d143      	bne.n	8006dde <_malloc_r+0xd6>
 8006d56:	2c00      	cmp	r4, #0
 8006d58:	d04b      	beq.n	8006df2 <_malloc_r+0xea>
 8006d5a:	6823      	ldr	r3, [r4, #0]
 8006d5c:	4639      	mov	r1, r7
 8006d5e:	4630      	mov	r0, r6
 8006d60:	eb04 0903 	add.w	r9, r4, r3
 8006d64:	f000 fdf4 	bl	8007950 <_sbrk_r>
 8006d68:	4581      	cmp	r9, r0
 8006d6a:	d142      	bne.n	8006df2 <_malloc_r+0xea>
 8006d6c:	6821      	ldr	r1, [r4, #0]
 8006d6e:	1a6d      	subs	r5, r5, r1
 8006d70:	4629      	mov	r1, r5
 8006d72:	4630      	mov	r0, r6
 8006d74:	f7ff ffa6 	bl	8006cc4 <sbrk_aligned>
 8006d78:	3001      	adds	r0, #1
 8006d7a:	d03a      	beq.n	8006df2 <_malloc_r+0xea>
 8006d7c:	6823      	ldr	r3, [r4, #0]
 8006d7e:	442b      	add	r3, r5
 8006d80:	6023      	str	r3, [r4, #0]
 8006d82:	f8d8 3000 	ldr.w	r3, [r8]
 8006d86:	685a      	ldr	r2, [r3, #4]
 8006d88:	bb62      	cbnz	r2, 8006de4 <_malloc_r+0xdc>
 8006d8a:	f8c8 7000 	str.w	r7, [r8]
 8006d8e:	e00f      	b.n	8006db0 <_malloc_r+0xa8>
 8006d90:	6822      	ldr	r2, [r4, #0]
 8006d92:	1b52      	subs	r2, r2, r5
 8006d94:	d420      	bmi.n	8006dd8 <_malloc_r+0xd0>
 8006d96:	2a0b      	cmp	r2, #11
 8006d98:	d917      	bls.n	8006dca <_malloc_r+0xc2>
 8006d9a:	1961      	adds	r1, r4, r5
 8006d9c:	42a3      	cmp	r3, r4
 8006d9e:	6025      	str	r5, [r4, #0]
 8006da0:	bf18      	it	ne
 8006da2:	6059      	strne	r1, [r3, #4]
 8006da4:	6863      	ldr	r3, [r4, #4]
 8006da6:	bf08      	it	eq
 8006da8:	f8c8 1000 	streq.w	r1, [r8]
 8006dac:	5162      	str	r2, [r4, r5]
 8006dae:	604b      	str	r3, [r1, #4]
 8006db0:	4630      	mov	r0, r6
 8006db2:	f000 f82f 	bl	8006e14 <__malloc_unlock>
 8006db6:	f104 000b 	add.w	r0, r4, #11
 8006dba:	1d23      	adds	r3, r4, #4
 8006dbc:	f020 0007 	bic.w	r0, r0, #7
 8006dc0:	1ac2      	subs	r2, r0, r3
 8006dc2:	bf1c      	itt	ne
 8006dc4:	1a1b      	subne	r3, r3, r0
 8006dc6:	50a3      	strne	r3, [r4, r2]
 8006dc8:	e7af      	b.n	8006d2a <_malloc_r+0x22>
 8006dca:	6862      	ldr	r2, [r4, #4]
 8006dcc:	42a3      	cmp	r3, r4
 8006dce:	bf0c      	ite	eq
 8006dd0:	f8c8 2000 	streq.w	r2, [r8]
 8006dd4:	605a      	strne	r2, [r3, #4]
 8006dd6:	e7eb      	b.n	8006db0 <_malloc_r+0xa8>
 8006dd8:	4623      	mov	r3, r4
 8006dda:	6864      	ldr	r4, [r4, #4]
 8006ddc:	e7ae      	b.n	8006d3c <_malloc_r+0x34>
 8006dde:	463c      	mov	r4, r7
 8006de0:	687f      	ldr	r7, [r7, #4]
 8006de2:	e7b6      	b.n	8006d52 <_malloc_r+0x4a>
 8006de4:	461a      	mov	r2, r3
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	42a3      	cmp	r3, r4
 8006dea:	d1fb      	bne.n	8006de4 <_malloc_r+0xdc>
 8006dec:	2300      	movs	r3, #0
 8006dee:	6053      	str	r3, [r2, #4]
 8006df0:	e7de      	b.n	8006db0 <_malloc_r+0xa8>
 8006df2:	230c      	movs	r3, #12
 8006df4:	6033      	str	r3, [r6, #0]
 8006df6:	4630      	mov	r0, r6
 8006df8:	f000 f80c 	bl	8006e14 <__malloc_unlock>
 8006dfc:	e794      	b.n	8006d28 <_malloc_r+0x20>
 8006dfe:	6005      	str	r5, [r0, #0]
 8006e00:	e7d6      	b.n	8006db0 <_malloc_r+0xa8>
 8006e02:	bf00      	nop
 8006e04:	200008b0 	.word	0x200008b0

08006e08 <__malloc_lock>:
 8006e08:	4801      	ldr	r0, [pc, #4]	@ (8006e10 <__malloc_lock+0x8>)
 8006e0a:	f7ff b8ae 	b.w	8005f6a <__retarget_lock_acquire_recursive>
 8006e0e:	bf00      	nop
 8006e10:	200008a8 	.word	0x200008a8

08006e14 <__malloc_unlock>:
 8006e14:	4801      	ldr	r0, [pc, #4]	@ (8006e1c <__malloc_unlock+0x8>)
 8006e16:	f7ff b8a9 	b.w	8005f6c <__retarget_lock_release_recursive>
 8006e1a:	bf00      	nop
 8006e1c:	200008a8 	.word	0x200008a8

08006e20 <_Balloc>:
 8006e20:	b570      	push	{r4, r5, r6, lr}
 8006e22:	69c6      	ldr	r6, [r0, #28]
 8006e24:	4604      	mov	r4, r0
 8006e26:	460d      	mov	r5, r1
 8006e28:	b976      	cbnz	r6, 8006e48 <_Balloc+0x28>
 8006e2a:	2010      	movs	r0, #16
 8006e2c:	f7ff ff42 	bl	8006cb4 <malloc>
 8006e30:	4602      	mov	r2, r0
 8006e32:	61e0      	str	r0, [r4, #28]
 8006e34:	b920      	cbnz	r0, 8006e40 <_Balloc+0x20>
 8006e36:	4b18      	ldr	r3, [pc, #96]	@ (8006e98 <_Balloc+0x78>)
 8006e38:	4818      	ldr	r0, [pc, #96]	@ (8006e9c <_Balloc+0x7c>)
 8006e3a:	216b      	movs	r1, #107	@ 0x6b
 8006e3c:	f000 fda6 	bl	800798c <__assert_func>
 8006e40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e44:	6006      	str	r6, [r0, #0]
 8006e46:	60c6      	str	r6, [r0, #12]
 8006e48:	69e6      	ldr	r6, [r4, #28]
 8006e4a:	68f3      	ldr	r3, [r6, #12]
 8006e4c:	b183      	cbz	r3, 8006e70 <_Balloc+0x50>
 8006e4e:	69e3      	ldr	r3, [r4, #28]
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e56:	b9b8      	cbnz	r0, 8006e88 <_Balloc+0x68>
 8006e58:	2101      	movs	r1, #1
 8006e5a:	fa01 f605 	lsl.w	r6, r1, r5
 8006e5e:	1d72      	adds	r2, r6, #5
 8006e60:	0092      	lsls	r2, r2, #2
 8006e62:	4620      	mov	r0, r4
 8006e64:	f000 fdb0 	bl	80079c8 <_calloc_r>
 8006e68:	b160      	cbz	r0, 8006e84 <_Balloc+0x64>
 8006e6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e6e:	e00e      	b.n	8006e8e <_Balloc+0x6e>
 8006e70:	2221      	movs	r2, #33	@ 0x21
 8006e72:	2104      	movs	r1, #4
 8006e74:	4620      	mov	r0, r4
 8006e76:	f000 fda7 	bl	80079c8 <_calloc_r>
 8006e7a:	69e3      	ldr	r3, [r4, #28]
 8006e7c:	60f0      	str	r0, [r6, #12]
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d1e4      	bne.n	8006e4e <_Balloc+0x2e>
 8006e84:	2000      	movs	r0, #0
 8006e86:	bd70      	pop	{r4, r5, r6, pc}
 8006e88:	6802      	ldr	r2, [r0, #0]
 8006e8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e8e:	2300      	movs	r3, #0
 8006e90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e94:	e7f7      	b.n	8006e86 <_Balloc+0x66>
 8006e96:	bf00      	nop
 8006e98:	08008df1 	.word	0x08008df1
 8006e9c:	08008e71 	.word	0x08008e71

08006ea0 <_Bfree>:
 8006ea0:	b570      	push	{r4, r5, r6, lr}
 8006ea2:	69c6      	ldr	r6, [r0, #28]
 8006ea4:	4605      	mov	r5, r0
 8006ea6:	460c      	mov	r4, r1
 8006ea8:	b976      	cbnz	r6, 8006ec8 <_Bfree+0x28>
 8006eaa:	2010      	movs	r0, #16
 8006eac:	f7ff ff02 	bl	8006cb4 <malloc>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	61e8      	str	r0, [r5, #28]
 8006eb4:	b920      	cbnz	r0, 8006ec0 <_Bfree+0x20>
 8006eb6:	4b09      	ldr	r3, [pc, #36]	@ (8006edc <_Bfree+0x3c>)
 8006eb8:	4809      	ldr	r0, [pc, #36]	@ (8006ee0 <_Bfree+0x40>)
 8006eba:	218f      	movs	r1, #143	@ 0x8f
 8006ebc:	f000 fd66 	bl	800798c <__assert_func>
 8006ec0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ec4:	6006      	str	r6, [r0, #0]
 8006ec6:	60c6      	str	r6, [r0, #12]
 8006ec8:	b13c      	cbz	r4, 8006eda <_Bfree+0x3a>
 8006eca:	69eb      	ldr	r3, [r5, #28]
 8006ecc:	6862      	ldr	r2, [r4, #4]
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ed4:	6021      	str	r1, [r4, #0]
 8006ed6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006eda:	bd70      	pop	{r4, r5, r6, pc}
 8006edc:	08008df1 	.word	0x08008df1
 8006ee0:	08008e71 	.word	0x08008e71

08006ee4 <__multadd>:
 8006ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ee8:	690d      	ldr	r5, [r1, #16]
 8006eea:	4607      	mov	r7, r0
 8006eec:	460c      	mov	r4, r1
 8006eee:	461e      	mov	r6, r3
 8006ef0:	f101 0c14 	add.w	ip, r1, #20
 8006ef4:	2000      	movs	r0, #0
 8006ef6:	f8dc 3000 	ldr.w	r3, [ip]
 8006efa:	b299      	uxth	r1, r3
 8006efc:	fb02 6101 	mla	r1, r2, r1, r6
 8006f00:	0c1e      	lsrs	r6, r3, #16
 8006f02:	0c0b      	lsrs	r3, r1, #16
 8006f04:	fb02 3306 	mla	r3, r2, r6, r3
 8006f08:	b289      	uxth	r1, r1
 8006f0a:	3001      	adds	r0, #1
 8006f0c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006f10:	4285      	cmp	r5, r0
 8006f12:	f84c 1b04 	str.w	r1, [ip], #4
 8006f16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006f1a:	dcec      	bgt.n	8006ef6 <__multadd+0x12>
 8006f1c:	b30e      	cbz	r6, 8006f62 <__multadd+0x7e>
 8006f1e:	68a3      	ldr	r3, [r4, #8]
 8006f20:	42ab      	cmp	r3, r5
 8006f22:	dc19      	bgt.n	8006f58 <__multadd+0x74>
 8006f24:	6861      	ldr	r1, [r4, #4]
 8006f26:	4638      	mov	r0, r7
 8006f28:	3101      	adds	r1, #1
 8006f2a:	f7ff ff79 	bl	8006e20 <_Balloc>
 8006f2e:	4680      	mov	r8, r0
 8006f30:	b928      	cbnz	r0, 8006f3e <__multadd+0x5a>
 8006f32:	4602      	mov	r2, r0
 8006f34:	4b0c      	ldr	r3, [pc, #48]	@ (8006f68 <__multadd+0x84>)
 8006f36:	480d      	ldr	r0, [pc, #52]	@ (8006f6c <__multadd+0x88>)
 8006f38:	21ba      	movs	r1, #186	@ 0xba
 8006f3a:	f000 fd27 	bl	800798c <__assert_func>
 8006f3e:	6922      	ldr	r2, [r4, #16]
 8006f40:	3202      	adds	r2, #2
 8006f42:	f104 010c 	add.w	r1, r4, #12
 8006f46:	0092      	lsls	r2, r2, #2
 8006f48:	300c      	adds	r0, #12
 8006f4a:	f000 fd11 	bl	8007970 <memcpy>
 8006f4e:	4621      	mov	r1, r4
 8006f50:	4638      	mov	r0, r7
 8006f52:	f7ff ffa5 	bl	8006ea0 <_Bfree>
 8006f56:	4644      	mov	r4, r8
 8006f58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f5c:	3501      	adds	r5, #1
 8006f5e:	615e      	str	r6, [r3, #20]
 8006f60:	6125      	str	r5, [r4, #16]
 8006f62:	4620      	mov	r0, r4
 8006f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f68:	08008e60 	.word	0x08008e60
 8006f6c:	08008e71 	.word	0x08008e71

08006f70 <__hi0bits>:
 8006f70:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006f74:	4603      	mov	r3, r0
 8006f76:	bf36      	itet	cc
 8006f78:	0403      	lslcc	r3, r0, #16
 8006f7a:	2000      	movcs	r0, #0
 8006f7c:	2010      	movcc	r0, #16
 8006f7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f82:	bf3c      	itt	cc
 8006f84:	021b      	lslcc	r3, r3, #8
 8006f86:	3008      	addcc	r0, #8
 8006f88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f8c:	bf3c      	itt	cc
 8006f8e:	011b      	lslcc	r3, r3, #4
 8006f90:	3004      	addcc	r0, #4
 8006f92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f96:	bf3c      	itt	cc
 8006f98:	009b      	lslcc	r3, r3, #2
 8006f9a:	3002      	addcc	r0, #2
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	db05      	blt.n	8006fac <__hi0bits+0x3c>
 8006fa0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006fa4:	f100 0001 	add.w	r0, r0, #1
 8006fa8:	bf08      	it	eq
 8006faa:	2020      	moveq	r0, #32
 8006fac:	4770      	bx	lr

08006fae <__lo0bits>:
 8006fae:	6803      	ldr	r3, [r0, #0]
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	f013 0007 	ands.w	r0, r3, #7
 8006fb6:	d00b      	beq.n	8006fd0 <__lo0bits+0x22>
 8006fb8:	07d9      	lsls	r1, r3, #31
 8006fba:	d421      	bmi.n	8007000 <__lo0bits+0x52>
 8006fbc:	0798      	lsls	r0, r3, #30
 8006fbe:	bf49      	itett	mi
 8006fc0:	085b      	lsrmi	r3, r3, #1
 8006fc2:	089b      	lsrpl	r3, r3, #2
 8006fc4:	2001      	movmi	r0, #1
 8006fc6:	6013      	strmi	r3, [r2, #0]
 8006fc8:	bf5c      	itt	pl
 8006fca:	6013      	strpl	r3, [r2, #0]
 8006fcc:	2002      	movpl	r0, #2
 8006fce:	4770      	bx	lr
 8006fd0:	b299      	uxth	r1, r3
 8006fd2:	b909      	cbnz	r1, 8006fd8 <__lo0bits+0x2a>
 8006fd4:	0c1b      	lsrs	r3, r3, #16
 8006fd6:	2010      	movs	r0, #16
 8006fd8:	b2d9      	uxtb	r1, r3
 8006fda:	b909      	cbnz	r1, 8006fe0 <__lo0bits+0x32>
 8006fdc:	3008      	adds	r0, #8
 8006fde:	0a1b      	lsrs	r3, r3, #8
 8006fe0:	0719      	lsls	r1, r3, #28
 8006fe2:	bf04      	itt	eq
 8006fe4:	091b      	lsreq	r3, r3, #4
 8006fe6:	3004      	addeq	r0, #4
 8006fe8:	0799      	lsls	r1, r3, #30
 8006fea:	bf04      	itt	eq
 8006fec:	089b      	lsreq	r3, r3, #2
 8006fee:	3002      	addeq	r0, #2
 8006ff0:	07d9      	lsls	r1, r3, #31
 8006ff2:	d403      	bmi.n	8006ffc <__lo0bits+0x4e>
 8006ff4:	085b      	lsrs	r3, r3, #1
 8006ff6:	f100 0001 	add.w	r0, r0, #1
 8006ffa:	d003      	beq.n	8007004 <__lo0bits+0x56>
 8006ffc:	6013      	str	r3, [r2, #0]
 8006ffe:	4770      	bx	lr
 8007000:	2000      	movs	r0, #0
 8007002:	4770      	bx	lr
 8007004:	2020      	movs	r0, #32
 8007006:	4770      	bx	lr

08007008 <__i2b>:
 8007008:	b510      	push	{r4, lr}
 800700a:	460c      	mov	r4, r1
 800700c:	2101      	movs	r1, #1
 800700e:	f7ff ff07 	bl	8006e20 <_Balloc>
 8007012:	4602      	mov	r2, r0
 8007014:	b928      	cbnz	r0, 8007022 <__i2b+0x1a>
 8007016:	4b05      	ldr	r3, [pc, #20]	@ (800702c <__i2b+0x24>)
 8007018:	4805      	ldr	r0, [pc, #20]	@ (8007030 <__i2b+0x28>)
 800701a:	f240 1145 	movw	r1, #325	@ 0x145
 800701e:	f000 fcb5 	bl	800798c <__assert_func>
 8007022:	2301      	movs	r3, #1
 8007024:	6144      	str	r4, [r0, #20]
 8007026:	6103      	str	r3, [r0, #16]
 8007028:	bd10      	pop	{r4, pc}
 800702a:	bf00      	nop
 800702c:	08008e60 	.word	0x08008e60
 8007030:	08008e71 	.word	0x08008e71

08007034 <__multiply>:
 8007034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007038:	4617      	mov	r7, r2
 800703a:	690a      	ldr	r2, [r1, #16]
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	429a      	cmp	r2, r3
 8007040:	bfa8      	it	ge
 8007042:	463b      	movge	r3, r7
 8007044:	4689      	mov	r9, r1
 8007046:	bfa4      	itt	ge
 8007048:	460f      	movge	r7, r1
 800704a:	4699      	movge	r9, r3
 800704c:	693d      	ldr	r5, [r7, #16]
 800704e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	6879      	ldr	r1, [r7, #4]
 8007056:	eb05 060a 	add.w	r6, r5, sl
 800705a:	42b3      	cmp	r3, r6
 800705c:	b085      	sub	sp, #20
 800705e:	bfb8      	it	lt
 8007060:	3101      	addlt	r1, #1
 8007062:	f7ff fedd 	bl	8006e20 <_Balloc>
 8007066:	b930      	cbnz	r0, 8007076 <__multiply+0x42>
 8007068:	4602      	mov	r2, r0
 800706a:	4b41      	ldr	r3, [pc, #260]	@ (8007170 <__multiply+0x13c>)
 800706c:	4841      	ldr	r0, [pc, #260]	@ (8007174 <__multiply+0x140>)
 800706e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007072:	f000 fc8b 	bl	800798c <__assert_func>
 8007076:	f100 0414 	add.w	r4, r0, #20
 800707a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800707e:	4623      	mov	r3, r4
 8007080:	2200      	movs	r2, #0
 8007082:	4573      	cmp	r3, lr
 8007084:	d320      	bcc.n	80070c8 <__multiply+0x94>
 8007086:	f107 0814 	add.w	r8, r7, #20
 800708a:	f109 0114 	add.w	r1, r9, #20
 800708e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007092:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007096:	9302      	str	r3, [sp, #8]
 8007098:	1beb      	subs	r3, r5, r7
 800709a:	3b15      	subs	r3, #21
 800709c:	f023 0303 	bic.w	r3, r3, #3
 80070a0:	3304      	adds	r3, #4
 80070a2:	3715      	adds	r7, #21
 80070a4:	42bd      	cmp	r5, r7
 80070a6:	bf38      	it	cc
 80070a8:	2304      	movcc	r3, #4
 80070aa:	9301      	str	r3, [sp, #4]
 80070ac:	9b02      	ldr	r3, [sp, #8]
 80070ae:	9103      	str	r1, [sp, #12]
 80070b0:	428b      	cmp	r3, r1
 80070b2:	d80c      	bhi.n	80070ce <__multiply+0x9a>
 80070b4:	2e00      	cmp	r6, #0
 80070b6:	dd03      	ble.n	80070c0 <__multiply+0x8c>
 80070b8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d055      	beq.n	800716c <__multiply+0x138>
 80070c0:	6106      	str	r6, [r0, #16]
 80070c2:	b005      	add	sp, #20
 80070c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070c8:	f843 2b04 	str.w	r2, [r3], #4
 80070cc:	e7d9      	b.n	8007082 <__multiply+0x4e>
 80070ce:	f8b1 a000 	ldrh.w	sl, [r1]
 80070d2:	f1ba 0f00 	cmp.w	sl, #0
 80070d6:	d01f      	beq.n	8007118 <__multiply+0xe4>
 80070d8:	46c4      	mov	ip, r8
 80070da:	46a1      	mov	r9, r4
 80070dc:	2700      	movs	r7, #0
 80070de:	f85c 2b04 	ldr.w	r2, [ip], #4
 80070e2:	f8d9 3000 	ldr.w	r3, [r9]
 80070e6:	fa1f fb82 	uxth.w	fp, r2
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	fb0a 330b 	mla	r3, sl, fp, r3
 80070f0:	443b      	add	r3, r7
 80070f2:	f8d9 7000 	ldr.w	r7, [r9]
 80070f6:	0c12      	lsrs	r2, r2, #16
 80070f8:	0c3f      	lsrs	r7, r7, #16
 80070fa:	fb0a 7202 	mla	r2, sl, r2, r7
 80070fe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007102:	b29b      	uxth	r3, r3
 8007104:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007108:	4565      	cmp	r5, ip
 800710a:	f849 3b04 	str.w	r3, [r9], #4
 800710e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007112:	d8e4      	bhi.n	80070de <__multiply+0xaa>
 8007114:	9b01      	ldr	r3, [sp, #4]
 8007116:	50e7      	str	r7, [r4, r3]
 8007118:	9b03      	ldr	r3, [sp, #12]
 800711a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800711e:	3104      	adds	r1, #4
 8007120:	f1b9 0f00 	cmp.w	r9, #0
 8007124:	d020      	beq.n	8007168 <__multiply+0x134>
 8007126:	6823      	ldr	r3, [r4, #0]
 8007128:	4647      	mov	r7, r8
 800712a:	46a4      	mov	ip, r4
 800712c:	f04f 0a00 	mov.w	sl, #0
 8007130:	f8b7 b000 	ldrh.w	fp, [r7]
 8007134:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007138:	fb09 220b 	mla	r2, r9, fp, r2
 800713c:	4452      	add	r2, sl
 800713e:	b29b      	uxth	r3, r3
 8007140:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007144:	f84c 3b04 	str.w	r3, [ip], #4
 8007148:	f857 3b04 	ldr.w	r3, [r7], #4
 800714c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007150:	f8bc 3000 	ldrh.w	r3, [ip]
 8007154:	fb09 330a 	mla	r3, r9, sl, r3
 8007158:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800715c:	42bd      	cmp	r5, r7
 800715e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007162:	d8e5      	bhi.n	8007130 <__multiply+0xfc>
 8007164:	9a01      	ldr	r2, [sp, #4]
 8007166:	50a3      	str	r3, [r4, r2]
 8007168:	3404      	adds	r4, #4
 800716a:	e79f      	b.n	80070ac <__multiply+0x78>
 800716c:	3e01      	subs	r6, #1
 800716e:	e7a1      	b.n	80070b4 <__multiply+0x80>
 8007170:	08008e60 	.word	0x08008e60
 8007174:	08008e71 	.word	0x08008e71

08007178 <__pow5mult>:
 8007178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800717c:	4615      	mov	r5, r2
 800717e:	f012 0203 	ands.w	r2, r2, #3
 8007182:	4607      	mov	r7, r0
 8007184:	460e      	mov	r6, r1
 8007186:	d007      	beq.n	8007198 <__pow5mult+0x20>
 8007188:	4c25      	ldr	r4, [pc, #148]	@ (8007220 <__pow5mult+0xa8>)
 800718a:	3a01      	subs	r2, #1
 800718c:	2300      	movs	r3, #0
 800718e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007192:	f7ff fea7 	bl	8006ee4 <__multadd>
 8007196:	4606      	mov	r6, r0
 8007198:	10ad      	asrs	r5, r5, #2
 800719a:	d03d      	beq.n	8007218 <__pow5mult+0xa0>
 800719c:	69fc      	ldr	r4, [r7, #28]
 800719e:	b97c      	cbnz	r4, 80071c0 <__pow5mult+0x48>
 80071a0:	2010      	movs	r0, #16
 80071a2:	f7ff fd87 	bl	8006cb4 <malloc>
 80071a6:	4602      	mov	r2, r0
 80071a8:	61f8      	str	r0, [r7, #28]
 80071aa:	b928      	cbnz	r0, 80071b8 <__pow5mult+0x40>
 80071ac:	4b1d      	ldr	r3, [pc, #116]	@ (8007224 <__pow5mult+0xac>)
 80071ae:	481e      	ldr	r0, [pc, #120]	@ (8007228 <__pow5mult+0xb0>)
 80071b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80071b4:	f000 fbea 	bl	800798c <__assert_func>
 80071b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80071bc:	6004      	str	r4, [r0, #0]
 80071be:	60c4      	str	r4, [r0, #12]
 80071c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80071c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80071c8:	b94c      	cbnz	r4, 80071de <__pow5mult+0x66>
 80071ca:	f240 2171 	movw	r1, #625	@ 0x271
 80071ce:	4638      	mov	r0, r7
 80071d0:	f7ff ff1a 	bl	8007008 <__i2b>
 80071d4:	2300      	movs	r3, #0
 80071d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80071da:	4604      	mov	r4, r0
 80071dc:	6003      	str	r3, [r0, #0]
 80071de:	f04f 0900 	mov.w	r9, #0
 80071e2:	07eb      	lsls	r3, r5, #31
 80071e4:	d50a      	bpl.n	80071fc <__pow5mult+0x84>
 80071e6:	4631      	mov	r1, r6
 80071e8:	4622      	mov	r2, r4
 80071ea:	4638      	mov	r0, r7
 80071ec:	f7ff ff22 	bl	8007034 <__multiply>
 80071f0:	4631      	mov	r1, r6
 80071f2:	4680      	mov	r8, r0
 80071f4:	4638      	mov	r0, r7
 80071f6:	f7ff fe53 	bl	8006ea0 <_Bfree>
 80071fa:	4646      	mov	r6, r8
 80071fc:	106d      	asrs	r5, r5, #1
 80071fe:	d00b      	beq.n	8007218 <__pow5mult+0xa0>
 8007200:	6820      	ldr	r0, [r4, #0]
 8007202:	b938      	cbnz	r0, 8007214 <__pow5mult+0x9c>
 8007204:	4622      	mov	r2, r4
 8007206:	4621      	mov	r1, r4
 8007208:	4638      	mov	r0, r7
 800720a:	f7ff ff13 	bl	8007034 <__multiply>
 800720e:	6020      	str	r0, [r4, #0]
 8007210:	f8c0 9000 	str.w	r9, [r0]
 8007214:	4604      	mov	r4, r0
 8007216:	e7e4      	b.n	80071e2 <__pow5mult+0x6a>
 8007218:	4630      	mov	r0, r6
 800721a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800721e:	bf00      	nop
 8007220:	08008f24 	.word	0x08008f24
 8007224:	08008df1 	.word	0x08008df1
 8007228:	08008e71 	.word	0x08008e71

0800722c <__lshift>:
 800722c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007230:	460c      	mov	r4, r1
 8007232:	6849      	ldr	r1, [r1, #4]
 8007234:	6923      	ldr	r3, [r4, #16]
 8007236:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800723a:	68a3      	ldr	r3, [r4, #8]
 800723c:	4607      	mov	r7, r0
 800723e:	4691      	mov	r9, r2
 8007240:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007244:	f108 0601 	add.w	r6, r8, #1
 8007248:	42b3      	cmp	r3, r6
 800724a:	db0b      	blt.n	8007264 <__lshift+0x38>
 800724c:	4638      	mov	r0, r7
 800724e:	f7ff fde7 	bl	8006e20 <_Balloc>
 8007252:	4605      	mov	r5, r0
 8007254:	b948      	cbnz	r0, 800726a <__lshift+0x3e>
 8007256:	4602      	mov	r2, r0
 8007258:	4b28      	ldr	r3, [pc, #160]	@ (80072fc <__lshift+0xd0>)
 800725a:	4829      	ldr	r0, [pc, #164]	@ (8007300 <__lshift+0xd4>)
 800725c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007260:	f000 fb94 	bl	800798c <__assert_func>
 8007264:	3101      	adds	r1, #1
 8007266:	005b      	lsls	r3, r3, #1
 8007268:	e7ee      	b.n	8007248 <__lshift+0x1c>
 800726a:	2300      	movs	r3, #0
 800726c:	f100 0114 	add.w	r1, r0, #20
 8007270:	f100 0210 	add.w	r2, r0, #16
 8007274:	4618      	mov	r0, r3
 8007276:	4553      	cmp	r3, sl
 8007278:	db33      	blt.n	80072e2 <__lshift+0xb6>
 800727a:	6920      	ldr	r0, [r4, #16]
 800727c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007280:	f104 0314 	add.w	r3, r4, #20
 8007284:	f019 091f 	ands.w	r9, r9, #31
 8007288:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800728c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007290:	d02b      	beq.n	80072ea <__lshift+0xbe>
 8007292:	f1c9 0e20 	rsb	lr, r9, #32
 8007296:	468a      	mov	sl, r1
 8007298:	2200      	movs	r2, #0
 800729a:	6818      	ldr	r0, [r3, #0]
 800729c:	fa00 f009 	lsl.w	r0, r0, r9
 80072a0:	4310      	orrs	r0, r2
 80072a2:	f84a 0b04 	str.w	r0, [sl], #4
 80072a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80072aa:	459c      	cmp	ip, r3
 80072ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80072b0:	d8f3      	bhi.n	800729a <__lshift+0x6e>
 80072b2:	ebac 0304 	sub.w	r3, ip, r4
 80072b6:	3b15      	subs	r3, #21
 80072b8:	f023 0303 	bic.w	r3, r3, #3
 80072bc:	3304      	adds	r3, #4
 80072be:	f104 0015 	add.w	r0, r4, #21
 80072c2:	4560      	cmp	r0, ip
 80072c4:	bf88      	it	hi
 80072c6:	2304      	movhi	r3, #4
 80072c8:	50ca      	str	r2, [r1, r3]
 80072ca:	b10a      	cbz	r2, 80072d0 <__lshift+0xa4>
 80072cc:	f108 0602 	add.w	r6, r8, #2
 80072d0:	3e01      	subs	r6, #1
 80072d2:	4638      	mov	r0, r7
 80072d4:	612e      	str	r6, [r5, #16]
 80072d6:	4621      	mov	r1, r4
 80072d8:	f7ff fde2 	bl	8006ea0 <_Bfree>
 80072dc:	4628      	mov	r0, r5
 80072de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80072e6:	3301      	adds	r3, #1
 80072e8:	e7c5      	b.n	8007276 <__lshift+0x4a>
 80072ea:	3904      	subs	r1, #4
 80072ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80072f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80072f4:	459c      	cmp	ip, r3
 80072f6:	d8f9      	bhi.n	80072ec <__lshift+0xc0>
 80072f8:	e7ea      	b.n	80072d0 <__lshift+0xa4>
 80072fa:	bf00      	nop
 80072fc:	08008e60 	.word	0x08008e60
 8007300:	08008e71 	.word	0x08008e71

08007304 <__mcmp>:
 8007304:	690a      	ldr	r2, [r1, #16]
 8007306:	4603      	mov	r3, r0
 8007308:	6900      	ldr	r0, [r0, #16]
 800730a:	1a80      	subs	r0, r0, r2
 800730c:	b530      	push	{r4, r5, lr}
 800730e:	d10e      	bne.n	800732e <__mcmp+0x2a>
 8007310:	3314      	adds	r3, #20
 8007312:	3114      	adds	r1, #20
 8007314:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007318:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800731c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007320:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007324:	4295      	cmp	r5, r2
 8007326:	d003      	beq.n	8007330 <__mcmp+0x2c>
 8007328:	d205      	bcs.n	8007336 <__mcmp+0x32>
 800732a:	f04f 30ff 	mov.w	r0, #4294967295
 800732e:	bd30      	pop	{r4, r5, pc}
 8007330:	42a3      	cmp	r3, r4
 8007332:	d3f3      	bcc.n	800731c <__mcmp+0x18>
 8007334:	e7fb      	b.n	800732e <__mcmp+0x2a>
 8007336:	2001      	movs	r0, #1
 8007338:	e7f9      	b.n	800732e <__mcmp+0x2a>
	...

0800733c <__mdiff>:
 800733c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007340:	4689      	mov	r9, r1
 8007342:	4606      	mov	r6, r0
 8007344:	4611      	mov	r1, r2
 8007346:	4648      	mov	r0, r9
 8007348:	4614      	mov	r4, r2
 800734a:	f7ff ffdb 	bl	8007304 <__mcmp>
 800734e:	1e05      	subs	r5, r0, #0
 8007350:	d112      	bne.n	8007378 <__mdiff+0x3c>
 8007352:	4629      	mov	r1, r5
 8007354:	4630      	mov	r0, r6
 8007356:	f7ff fd63 	bl	8006e20 <_Balloc>
 800735a:	4602      	mov	r2, r0
 800735c:	b928      	cbnz	r0, 800736a <__mdiff+0x2e>
 800735e:	4b3f      	ldr	r3, [pc, #252]	@ (800745c <__mdiff+0x120>)
 8007360:	f240 2137 	movw	r1, #567	@ 0x237
 8007364:	483e      	ldr	r0, [pc, #248]	@ (8007460 <__mdiff+0x124>)
 8007366:	f000 fb11 	bl	800798c <__assert_func>
 800736a:	2301      	movs	r3, #1
 800736c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007370:	4610      	mov	r0, r2
 8007372:	b003      	add	sp, #12
 8007374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007378:	bfbc      	itt	lt
 800737a:	464b      	movlt	r3, r9
 800737c:	46a1      	movlt	r9, r4
 800737e:	4630      	mov	r0, r6
 8007380:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007384:	bfba      	itte	lt
 8007386:	461c      	movlt	r4, r3
 8007388:	2501      	movlt	r5, #1
 800738a:	2500      	movge	r5, #0
 800738c:	f7ff fd48 	bl	8006e20 <_Balloc>
 8007390:	4602      	mov	r2, r0
 8007392:	b918      	cbnz	r0, 800739c <__mdiff+0x60>
 8007394:	4b31      	ldr	r3, [pc, #196]	@ (800745c <__mdiff+0x120>)
 8007396:	f240 2145 	movw	r1, #581	@ 0x245
 800739a:	e7e3      	b.n	8007364 <__mdiff+0x28>
 800739c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80073a0:	6926      	ldr	r6, [r4, #16]
 80073a2:	60c5      	str	r5, [r0, #12]
 80073a4:	f109 0310 	add.w	r3, r9, #16
 80073a8:	f109 0514 	add.w	r5, r9, #20
 80073ac:	f104 0e14 	add.w	lr, r4, #20
 80073b0:	f100 0b14 	add.w	fp, r0, #20
 80073b4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80073b8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80073bc:	9301      	str	r3, [sp, #4]
 80073be:	46d9      	mov	r9, fp
 80073c0:	f04f 0c00 	mov.w	ip, #0
 80073c4:	9b01      	ldr	r3, [sp, #4]
 80073c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80073ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 80073ce:	9301      	str	r3, [sp, #4]
 80073d0:	fa1f f38a 	uxth.w	r3, sl
 80073d4:	4619      	mov	r1, r3
 80073d6:	b283      	uxth	r3, r0
 80073d8:	1acb      	subs	r3, r1, r3
 80073da:	0c00      	lsrs	r0, r0, #16
 80073dc:	4463      	add	r3, ip
 80073de:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80073e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80073ec:	4576      	cmp	r6, lr
 80073ee:	f849 3b04 	str.w	r3, [r9], #4
 80073f2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80073f6:	d8e5      	bhi.n	80073c4 <__mdiff+0x88>
 80073f8:	1b33      	subs	r3, r6, r4
 80073fa:	3b15      	subs	r3, #21
 80073fc:	f023 0303 	bic.w	r3, r3, #3
 8007400:	3415      	adds	r4, #21
 8007402:	3304      	adds	r3, #4
 8007404:	42a6      	cmp	r6, r4
 8007406:	bf38      	it	cc
 8007408:	2304      	movcc	r3, #4
 800740a:	441d      	add	r5, r3
 800740c:	445b      	add	r3, fp
 800740e:	461e      	mov	r6, r3
 8007410:	462c      	mov	r4, r5
 8007412:	4544      	cmp	r4, r8
 8007414:	d30e      	bcc.n	8007434 <__mdiff+0xf8>
 8007416:	f108 0103 	add.w	r1, r8, #3
 800741a:	1b49      	subs	r1, r1, r5
 800741c:	f021 0103 	bic.w	r1, r1, #3
 8007420:	3d03      	subs	r5, #3
 8007422:	45a8      	cmp	r8, r5
 8007424:	bf38      	it	cc
 8007426:	2100      	movcc	r1, #0
 8007428:	440b      	add	r3, r1
 800742a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800742e:	b191      	cbz	r1, 8007456 <__mdiff+0x11a>
 8007430:	6117      	str	r7, [r2, #16]
 8007432:	e79d      	b.n	8007370 <__mdiff+0x34>
 8007434:	f854 1b04 	ldr.w	r1, [r4], #4
 8007438:	46e6      	mov	lr, ip
 800743a:	0c08      	lsrs	r0, r1, #16
 800743c:	fa1c fc81 	uxtah	ip, ip, r1
 8007440:	4471      	add	r1, lr
 8007442:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007446:	b289      	uxth	r1, r1
 8007448:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800744c:	f846 1b04 	str.w	r1, [r6], #4
 8007450:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007454:	e7dd      	b.n	8007412 <__mdiff+0xd6>
 8007456:	3f01      	subs	r7, #1
 8007458:	e7e7      	b.n	800742a <__mdiff+0xee>
 800745a:	bf00      	nop
 800745c:	08008e60 	.word	0x08008e60
 8007460:	08008e71 	.word	0x08008e71

08007464 <__d2b>:
 8007464:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007468:	460f      	mov	r7, r1
 800746a:	2101      	movs	r1, #1
 800746c:	ec59 8b10 	vmov	r8, r9, d0
 8007470:	4616      	mov	r6, r2
 8007472:	f7ff fcd5 	bl	8006e20 <_Balloc>
 8007476:	4604      	mov	r4, r0
 8007478:	b930      	cbnz	r0, 8007488 <__d2b+0x24>
 800747a:	4602      	mov	r2, r0
 800747c:	4b23      	ldr	r3, [pc, #140]	@ (800750c <__d2b+0xa8>)
 800747e:	4824      	ldr	r0, [pc, #144]	@ (8007510 <__d2b+0xac>)
 8007480:	f240 310f 	movw	r1, #783	@ 0x30f
 8007484:	f000 fa82 	bl	800798c <__assert_func>
 8007488:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800748c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007490:	b10d      	cbz	r5, 8007496 <__d2b+0x32>
 8007492:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007496:	9301      	str	r3, [sp, #4]
 8007498:	f1b8 0300 	subs.w	r3, r8, #0
 800749c:	d023      	beq.n	80074e6 <__d2b+0x82>
 800749e:	4668      	mov	r0, sp
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	f7ff fd84 	bl	8006fae <__lo0bits>
 80074a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80074aa:	b1d0      	cbz	r0, 80074e2 <__d2b+0x7e>
 80074ac:	f1c0 0320 	rsb	r3, r0, #32
 80074b0:	fa02 f303 	lsl.w	r3, r2, r3
 80074b4:	430b      	orrs	r3, r1
 80074b6:	40c2      	lsrs	r2, r0
 80074b8:	6163      	str	r3, [r4, #20]
 80074ba:	9201      	str	r2, [sp, #4]
 80074bc:	9b01      	ldr	r3, [sp, #4]
 80074be:	61a3      	str	r3, [r4, #24]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	bf0c      	ite	eq
 80074c4:	2201      	moveq	r2, #1
 80074c6:	2202      	movne	r2, #2
 80074c8:	6122      	str	r2, [r4, #16]
 80074ca:	b1a5      	cbz	r5, 80074f6 <__d2b+0x92>
 80074cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80074d0:	4405      	add	r5, r0
 80074d2:	603d      	str	r5, [r7, #0]
 80074d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80074d8:	6030      	str	r0, [r6, #0]
 80074da:	4620      	mov	r0, r4
 80074dc:	b003      	add	sp, #12
 80074de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074e2:	6161      	str	r1, [r4, #20]
 80074e4:	e7ea      	b.n	80074bc <__d2b+0x58>
 80074e6:	a801      	add	r0, sp, #4
 80074e8:	f7ff fd61 	bl	8006fae <__lo0bits>
 80074ec:	9b01      	ldr	r3, [sp, #4]
 80074ee:	6163      	str	r3, [r4, #20]
 80074f0:	3020      	adds	r0, #32
 80074f2:	2201      	movs	r2, #1
 80074f4:	e7e8      	b.n	80074c8 <__d2b+0x64>
 80074f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80074fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80074fe:	6038      	str	r0, [r7, #0]
 8007500:	6918      	ldr	r0, [r3, #16]
 8007502:	f7ff fd35 	bl	8006f70 <__hi0bits>
 8007506:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800750a:	e7e5      	b.n	80074d8 <__d2b+0x74>
 800750c:	08008e60 	.word	0x08008e60
 8007510:	08008e71 	.word	0x08008e71

08007514 <__ssputs_r>:
 8007514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007518:	688e      	ldr	r6, [r1, #8]
 800751a:	461f      	mov	r7, r3
 800751c:	42be      	cmp	r6, r7
 800751e:	680b      	ldr	r3, [r1, #0]
 8007520:	4682      	mov	sl, r0
 8007522:	460c      	mov	r4, r1
 8007524:	4690      	mov	r8, r2
 8007526:	d82d      	bhi.n	8007584 <__ssputs_r+0x70>
 8007528:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800752c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007530:	d026      	beq.n	8007580 <__ssputs_r+0x6c>
 8007532:	6965      	ldr	r5, [r4, #20]
 8007534:	6909      	ldr	r1, [r1, #16]
 8007536:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800753a:	eba3 0901 	sub.w	r9, r3, r1
 800753e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007542:	1c7b      	adds	r3, r7, #1
 8007544:	444b      	add	r3, r9
 8007546:	106d      	asrs	r5, r5, #1
 8007548:	429d      	cmp	r5, r3
 800754a:	bf38      	it	cc
 800754c:	461d      	movcc	r5, r3
 800754e:	0553      	lsls	r3, r2, #21
 8007550:	d527      	bpl.n	80075a2 <__ssputs_r+0x8e>
 8007552:	4629      	mov	r1, r5
 8007554:	f7ff fbd8 	bl	8006d08 <_malloc_r>
 8007558:	4606      	mov	r6, r0
 800755a:	b360      	cbz	r0, 80075b6 <__ssputs_r+0xa2>
 800755c:	6921      	ldr	r1, [r4, #16]
 800755e:	464a      	mov	r2, r9
 8007560:	f000 fa06 	bl	8007970 <memcpy>
 8007564:	89a3      	ldrh	r3, [r4, #12]
 8007566:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800756a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800756e:	81a3      	strh	r3, [r4, #12]
 8007570:	6126      	str	r6, [r4, #16]
 8007572:	6165      	str	r5, [r4, #20]
 8007574:	444e      	add	r6, r9
 8007576:	eba5 0509 	sub.w	r5, r5, r9
 800757a:	6026      	str	r6, [r4, #0]
 800757c:	60a5      	str	r5, [r4, #8]
 800757e:	463e      	mov	r6, r7
 8007580:	42be      	cmp	r6, r7
 8007582:	d900      	bls.n	8007586 <__ssputs_r+0x72>
 8007584:	463e      	mov	r6, r7
 8007586:	6820      	ldr	r0, [r4, #0]
 8007588:	4632      	mov	r2, r6
 800758a:	4641      	mov	r1, r8
 800758c:	f000 f9c6 	bl	800791c <memmove>
 8007590:	68a3      	ldr	r3, [r4, #8]
 8007592:	1b9b      	subs	r3, r3, r6
 8007594:	60a3      	str	r3, [r4, #8]
 8007596:	6823      	ldr	r3, [r4, #0]
 8007598:	4433      	add	r3, r6
 800759a:	6023      	str	r3, [r4, #0]
 800759c:	2000      	movs	r0, #0
 800759e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075a2:	462a      	mov	r2, r5
 80075a4:	f000 fa36 	bl	8007a14 <_realloc_r>
 80075a8:	4606      	mov	r6, r0
 80075aa:	2800      	cmp	r0, #0
 80075ac:	d1e0      	bne.n	8007570 <__ssputs_r+0x5c>
 80075ae:	6921      	ldr	r1, [r4, #16]
 80075b0:	4650      	mov	r0, sl
 80075b2:	f7ff fb35 	bl	8006c20 <_free_r>
 80075b6:	230c      	movs	r3, #12
 80075b8:	f8ca 3000 	str.w	r3, [sl]
 80075bc:	89a3      	ldrh	r3, [r4, #12]
 80075be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075c2:	81a3      	strh	r3, [r4, #12]
 80075c4:	f04f 30ff 	mov.w	r0, #4294967295
 80075c8:	e7e9      	b.n	800759e <__ssputs_r+0x8a>
	...

080075cc <_svfiprintf_r>:
 80075cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075d0:	4698      	mov	r8, r3
 80075d2:	898b      	ldrh	r3, [r1, #12]
 80075d4:	061b      	lsls	r3, r3, #24
 80075d6:	b09d      	sub	sp, #116	@ 0x74
 80075d8:	4607      	mov	r7, r0
 80075da:	460d      	mov	r5, r1
 80075dc:	4614      	mov	r4, r2
 80075de:	d510      	bpl.n	8007602 <_svfiprintf_r+0x36>
 80075e0:	690b      	ldr	r3, [r1, #16]
 80075e2:	b973      	cbnz	r3, 8007602 <_svfiprintf_r+0x36>
 80075e4:	2140      	movs	r1, #64	@ 0x40
 80075e6:	f7ff fb8f 	bl	8006d08 <_malloc_r>
 80075ea:	6028      	str	r0, [r5, #0]
 80075ec:	6128      	str	r0, [r5, #16]
 80075ee:	b930      	cbnz	r0, 80075fe <_svfiprintf_r+0x32>
 80075f0:	230c      	movs	r3, #12
 80075f2:	603b      	str	r3, [r7, #0]
 80075f4:	f04f 30ff 	mov.w	r0, #4294967295
 80075f8:	b01d      	add	sp, #116	@ 0x74
 80075fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075fe:	2340      	movs	r3, #64	@ 0x40
 8007600:	616b      	str	r3, [r5, #20]
 8007602:	2300      	movs	r3, #0
 8007604:	9309      	str	r3, [sp, #36]	@ 0x24
 8007606:	2320      	movs	r3, #32
 8007608:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800760c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007610:	2330      	movs	r3, #48	@ 0x30
 8007612:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80077b0 <_svfiprintf_r+0x1e4>
 8007616:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800761a:	f04f 0901 	mov.w	r9, #1
 800761e:	4623      	mov	r3, r4
 8007620:	469a      	mov	sl, r3
 8007622:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007626:	b10a      	cbz	r2, 800762c <_svfiprintf_r+0x60>
 8007628:	2a25      	cmp	r2, #37	@ 0x25
 800762a:	d1f9      	bne.n	8007620 <_svfiprintf_r+0x54>
 800762c:	ebba 0b04 	subs.w	fp, sl, r4
 8007630:	d00b      	beq.n	800764a <_svfiprintf_r+0x7e>
 8007632:	465b      	mov	r3, fp
 8007634:	4622      	mov	r2, r4
 8007636:	4629      	mov	r1, r5
 8007638:	4638      	mov	r0, r7
 800763a:	f7ff ff6b 	bl	8007514 <__ssputs_r>
 800763e:	3001      	adds	r0, #1
 8007640:	f000 80a7 	beq.w	8007792 <_svfiprintf_r+0x1c6>
 8007644:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007646:	445a      	add	r2, fp
 8007648:	9209      	str	r2, [sp, #36]	@ 0x24
 800764a:	f89a 3000 	ldrb.w	r3, [sl]
 800764e:	2b00      	cmp	r3, #0
 8007650:	f000 809f 	beq.w	8007792 <_svfiprintf_r+0x1c6>
 8007654:	2300      	movs	r3, #0
 8007656:	f04f 32ff 	mov.w	r2, #4294967295
 800765a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800765e:	f10a 0a01 	add.w	sl, sl, #1
 8007662:	9304      	str	r3, [sp, #16]
 8007664:	9307      	str	r3, [sp, #28]
 8007666:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800766a:	931a      	str	r3, [sp, #104]	@ 0x68
 800766c:	4654      	mov	r4, sl
 800766e:	2205      	movs	r2, #5
 8007670:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007674:	484e      	ldr	r0, [pc, #312]	@ (80077b0 <_svfiprintf_r+0x1e4>)
 8007676:	f7f8 fdcb 	bl	8000210 <memchr>
 800767a:	9a04      	ldr	r2, [sp, #16]
 800767c:	b9d8      	cbnz	r0, 80076b6 <_svfiprintf_r+0xea>
 800767e:	06d0      	lsls	r0, r2, #27
 8007680:	bf44      	itt	mi
 8007682:	2320      	movmi	r3, #32
 8007684:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007688:	0711      	lsls	r1, r2, #28
 800768a:	bf44      	itt	mi
 800768c:	232b      	movmi	r3, #43	@ 0x2b
 800768e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007692:	f89a 3000 	ldrb.w	r3, [sl]
 8007696:	2b2a      	cmp	r3, #42	@ 0x2a
 8007698:	d015      	beq.n	80076c6 <_svfiprintf_r+0xfa>
 800769a:	9a07      	ldr	r2, [sp, #28]
 800769c:	4654      	mov	r4, sl
 800769e:	2000      	movs	r0, #0
 80076a0:	f04f 0c0a 	mov.w	ip, #10
 80076a4:	4621      	mov	r1, r4
 80076a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076aa:	3b30      	subs	r3, #48	@ 0x30
 80076ac:	2b09      	cmp	r3, #9
 80076ae:	d94b      	bls.n	8007748 <_svfiprintf_r+0x17c>
 80076b0:	b1b0      	cbz	r0, 80076e0 <_svfiprintf_r+0x114>
 80076b2:	9207      	str	r2, [sp, #28]
 80076b4:	e014      	b.n	80076e0 <_svfiprintf_r+0x114>
 80076b6:	eba0 0308 	sub.w	r3, r0, r8
 80076ba:	fa09 f303 	lsl.w	r3, r9, r3
 80076be:	4313      	orrs	r3, r2
 80076c0:	9304      	str	r3, [sp, #16]
 80076c2:	46a2      	mov	sl, r4
 80076c4:	e7d2      	b.n	800766c <_svfiprintf_r+0xa0>
 80076c6:	9b03      	ldr	r3, [sp, #12]
 80076c8:	1d19      	adds	r1, r3, #4
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	9103      	str	r1, [sp, #12]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	bfbb      	ittet	lt
 80076d2:	425b      	neglt	r3, r3
 80076d4:	f042 0202 	orrlt.w	r2, r2, #2
 80076d8:	9307      	strge	r3, [sp, #28]
 80076da:	9307      	strlt	r3, [sp, #28]
 80076dc:	bfb8      	it	lt
 80076de:	9204      	strlt	r2, [sp, #16]
 80076e0:	7823      	ldrb	r3, [r4, #0]
 80076e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80076e4:	d10a      	bne.n	80076fc <_svfiprintf_r+0x130>
 80076e6:	7863      	ldrb	r3, [r4, #1]
 80076e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80076ea:	d132      	bne.n	8007752 <_svfiprintf_r+0x186>
 80076ec:	9b03      	ldr	r3, [sp, #12]
 80076ee:	1d1a      	adds	r2, r3, #4
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	9203      	str	r2, [sp, #12]
 80076f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076f8:	3402      	adds	r4, #2
 80076fa:	9305      	str	r3, [sp, #20]
 80076fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80077c0 <_svfiprintf_r+0x1f4>
 8007700:	7821      	ldrb	r1, [r4, #0]
 8007702:	2203      	movs	r2, #3
 8007704:	4650      	mov	r0, sl
 8007706:	f7f8 fd83 	bl	8000210 <memchr>
 800770a:	b138      	cbz	r0, 800771c <_svfiprintf_r+0x150>
 800770c:	9b04      	ldr	r3, [sp, #16]
 800770e:	eba0 000a 	sub.w	r0, r0, sl
 8007712:	2240      	movs	r2, #64	@ 0x40
 8007714:	4082      	lsls	r2, r0
 8007716:	4313      	orrs	r3, r2
 8007718:	3401      	adds	r4, #1
 800771a:	9304      	str	r3, [sp, #16]
 800771c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007720:	4824      	ldr	r0, [pc, #144]	@ (80077b4 <_svfiprintf_r+0x1e8>)
 8007722:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007726:	2206      	movs	r2, #6
 8007728:	f7f8 fd72 	bl	8000210 <memchr>
 800772c:	2800      	cmp	r0, #0
 800772e:	d036      	beq.n	800779e <_svfiprintf_r+0x1d2>
 8007730:	4b21      	ldr	r3, [pc, #132]	@ (80077b8 <_svfiprintf_r+0x1ec>)
 8007732:	bb1b      	cbnz	r3, 800777c <_svfiprintf_r+0x1b0>
 8007734:	9b03      	ldr	r3, [sp, #12]
 8007736:	3307      	adds	r3, #7
 8007738:	f023 0307 	bic.w	r3, r3, #7
 800773c:	3308      	adds	r3, #8
 800773e:	9303      	str	r3, [sp, #12]
 8007740:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007742:	4433      	add	r3, r6
 8007744:	9309      	str	r3, [sp, #36]	@ 0x24
 8007746:	e76a      	b.n	800761e <_svfiprintf_r+0x52>
 8007748:	fb0c 3202 	mla	r2, ip, r2, r3
 800774c:	460c      	mov	r4, r1
 800774e:	2001      	movs	r0, #1
 8007750:	e7a8      	b.n	80076a4 <_svfiprintf_r+0xd8>
 8007752:	2300      	movs	r3, #0
 8007754:	3401      	adds	r4, #1
 8007756:	9305      	str	r3, [sp, #20]
 8007758:	4619      	mov	r1, r3
 800775a:	f04f 0c0a 	mov.w	ip, #10
 800775e:	4620      	mov	r0, r4
 8007760:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007764:	3a30      	subs	r2, #48	@ 0x30
 8007766:	2a09      	cmp	r2, #9
 8007768:	d903      	bls.n	8007772 <_svfiprintf_r+0x1a6>
 800776a:	2b00      	cmp	r3, #0
 800776c:	d0c6      	beq.n	80076fc <_svfiprintf_r+0x130>
 800776e:	9105      	str	r1, [sp, #20]
 8007770:	e7c4      	b.n	80076fc <_svfiprintf_r+0x130>
 8007772:	fb0c 2101 	mla	r1, ip, r1, r2
 8007776:	4604      	mov	r4, r0
 8007778:	2301      	movs	r3, #1
 800777a:	e7f0      	b.n	800775e <_svfiprintf_r+0x192>
 800777c:	ab03      	add	r3, sp, #12
 800777e:	9300      	str	r3, [sp, #0]
 8007780:	462a      	mov	r2, r5
 8007782:	4b0e      	ldr	r3, [pc, #56]	@ (80077bc <_svfiprintf_r+0x1f0>)
 8007784:	a904      	add	r1, sp, #16
 8007786:	4638      	mov	r0, r7
 8007788:	f7fd fe80 	bl	800548c <_printf_float>
 800778c:	1c42      	adds	r2, r0, #1
 800778e:	4606      	mov	r6, r0
 8007790:	d1d6      	bne.n	8007740 <_svfiprintf_r+0x174>
 8007792:	89ab      	ldrh	r3, [r5, #12]
 8007794:	065b      	lsls	r3, r3, #25
 8007796:	f53f af2d 	bmi.w	80075f4 <_svfiprintf_r+0x28>
 800779a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800779c:	e72c      	b.n	80075f8 <_svfiprintf_r+0x2c>
 800779e:	ab03      	add	r3, sp, #12
 80077a0:	9300      	str	r3, [sp, #0]
 80077a2:	462a      	mov	r2, r5
 80077a4:	4b05      	ldr	r3, [pc, #20]	@ (80077bc <_svfiprintf_r+0x1f0>)
 80077a6:	a904      	add	r1, sp, #16
 80077a8:	4638      	mov	r0, r7
 80077aa:	f7fe f907 	bl	80059bc <_printf_i>
 80077ae:	e7ed      	b.n	800778c <_svfiprintf_r+0x1c0>
 80077b0:	08008eca 	.word	0x08008eca
 80077b4:	08008ed4 	.word	0x08008ed4
 80077b8:	0800548d 	.word	0x0800548d
 80077bc:	08007515 	.word	0x08007515
 80077c0:	08008ed0 	.word	0x08008ed0

080077c4 <__sflush_r>:
 80077c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80077c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077cc:	0716      	lsls	r6, r2, #28
 80077ce:	4605      	mov	r5, r0
 80077d0:	460c      	mov	r4, r1
 80077d2:	d454      	bmi.n	800787e <__sflush_r+0xba>
 80077d4:	684b      	ldr	r3, [r1, #4]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	dc02      	bgt.n	80077e0 <__sflush_r+0x1c>
 80077da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80077dc:	2b00      	cmp	r3, #0
 80077de:	dd48      	ble.n	8007872 <__sflush_r+0xae>
 80077e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077e2:	2e00      	cmp	r6, #0
 80077e4:	d045      	beq.n	8007872 <__sflush_r+0xae>
 80077e6:	2300      	movs	r3, #0
 80077e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80077ec:	682f      	ldr	r7, [r5, #0]
 80077ee:	6a21      	ldr	r1, [r4, #32]
 80077f0:	602b      	str	r3, [r5, #0]
 80077f2:	d030      	beq.n	8007856 <__sflush_r+0x92>
 80077f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80077f6:	89a3      	ldrh	r3, [r4, #12]
 80077f8:	0759      	lsls	r1, r3, #29
 80077fa:	d505      	bpl.n	8007808 <__sflush_r+0x44>
 80077fc:	6863      	ldr	r3, [r4, #4]
 80077fe:	1ad2      	subs	r2, r2, r3
 8007800:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007802:	b10b      	cbz	r3, 8007808 <__sflush_r+0x44>
 8007804:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007806:	1ad2      	subs	r2, r2, r3
 8007808:	2300      	movs	r3, #0
 800780a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800780c:	6a21      	ldr	r1, [r4, #32]
 800780e:	4628      	mov	r0, r5
 8007810:	47b0      	blx	r6
 8007812:	1c43      	adds	r3, r0, #1
 8007814:	89a3      	ldrh	r3, [r4, #12]
 8007816:	d106      	bne.n	8007826 <__sflush_r+0x62>
 8007818:	6829      	ldr	r1, [r5, #0]
 800781a:	291d      	cmp	r1, #29
 800781c:	d82b      	bhi.n	8007876 <__sflush_r+0xb2>
 800781e:	4a2a      	ldr	r2, [pc, #168]	@ (80078c8 <__sflush_r+0x104>)
 8007820:	40ca      	lsrs	r2, r1
 8007822:	07d6      	lsls	r6, r2, #31
 8007824:	d527      	bpl.n	8007876 <__sflush_r+0xb2>
 8007826:	2200      	movs	r2, #0
 8007828:	6062      	str	r2, [r4, #4]
 800782a:	04d9      	lsls	r1, r3, #19
 800782c:	6922      	ldr	r2, [r4, #16]
 800782e:	6022      	str	r2, [r4, #0]
 8007830:	d504      	bpl.n	800783c <__sflush_r+0x78>
 8007832:	1c42      	adds	r2, r0, #1
 8007834:	d101      	bne.n	800783a <__sflush_r+0x76>
 8007836:	682b      	ldr	r3, [r5, #0]
 8007838:	b903      	cbnz	r3, 800783c <__sflush_r+0x78>
 800783a:	6560      	str	r0, [r4, #84]	@ 0x54
 800783c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800783e:	602f      	str	r7, [r5, #0]
 8007840:	b1b9      	cbz	r1, 8007872 <__sflush_r+0xae>
 8007842:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007846:	4299      	cmp	r1, r3
 8007848:	d002      	beq.n	8007850 <__sflush_r+0x8c>
 800784a:	4628      	mov	r0, r5
 800784c:	f7ff f9e8 	bl	8006c20 <_free_r>
 8007850:	2300      	movs	r3, #0
 8007852:	6363      	str	r3, [r4, #52]	@ 0x34
 8007854:	e00d      	b.n	8007872 <__sflush_r+0xae>
 8007856:	2301      	movs	r3, #1
 8007858:	4628      	mov	r0, r5
 800785a:	47b0      	blx	r6
 800785c:	4602      	mov	r2, r0
 800785e:	1c50      	adds	r0, r2, #1
 8007860:	d1c9      	bne.n	80077f6 <__sflush_r+0x32>
 8007862:	682b      	ldr	r3, [r5, #0]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d0c6      	beq.n	80077f6 <__sflush_r+0x32>
 8007868:	2b1d      	cmp	r3, #29
 800786a:	d001      	beq.n	8007870 <__sflush_r+0xac>
 800786c:	2b16      	cmp	r3, #22
 800786e:	d11e      	bne.n	80078ae <__sflush_r+0xea>
 8007870:	602f      	str	r7, [r5, #0]
 8007872:	2000      	movs	r0, #0
 8007874:	e022      	b.n	80078bc <__sflush_r+0xf8>
 8007876:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800787a:	b21b      	sxth	r3, r3
 800787c:	e01b      	b.n	80078b6 <__sflush_r+0xf2>
 800787e:	690f      	ldr	r7, [r1, #16]
 8007880:	2f00      	cmp	r7, #0
 8007882:	d0f6      	beq.n	8007872 <__sflush_r+0xae>
 8007884:	0793      	lsls	r3, r2, #30
 8007886:	680e      	ldr	r6, [r1, #0]
 8007888:	bf08      	it	eq
 800788a:	694b      	ldreq	r3, [r1, #20]
 800788c:	600f      	str	r7, [r1, #0]
 800788e:	bf18      	it	ne
 8007890:	2300      	movne	r3, #0
 8007892:	eba6 0807 	sub.w	r8, r6, r7
 8007896:	608b      	str	r3, [r1, #8]
 8007898:	f1b8 0f00 	cmp.w	r8, #0
 800789c:	dde9      	ble.n	8007872 <__sflush_r+0xae>
 800789e:	6a21      	ldr	r1, [r4, #32]
 80078a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80078a2:	4643      	mov	r3, r8
 80078a4:	463a      	mov	r2, r7
 80078a6:	4628      	mov	r0, r5
 80078a8:	47b0      	blx	r6
 80078aa:	2800      	cmp	r0, #0
 80078ac:	dc08      	bgt.n	80078c0 <__sflush_r+0xfc>
 80078ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078b6:	81a3      	strh	r3, [r4, #12]
 80078b8:	f04f 30ff 	mov.w	r0, #4294967295
 80078bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078c0:	4407      	add	r7, r0
 80078c2:	eba8 0800 	sub.w	r8, r8, r0
 80078c6:	e7e7      	b.n	8007898 <__sflush_r+0xd4>
 80078c8:	20400001 	.word	0x20400001

080078cc <_fflush_r>:
 80078cc:	b538      	push	{r3, r4, r5, lr}
 80078ce:	690b      	ldr	r3, [r1, #16]
 80078d0:	4605      	mov	r5, r0
 80078d2:	460c      	mov	r4, r1
 80078d4:	b913      	cbnz	r3, 80078dc <_fflush_r+0x10>
 80078d6:	2500      	movs	r5, #0
 80078d8:	4628      	mov	r0, r5
 80078da:	bd38      	pop	{r3, r4, r5, pc}
 80078dc:	b118      	cbz	r0, 80078e6 <_fflush_r+0x1a>
 80078de:	6a03      	ldr	r3, [r0, #32]
 80078e0:	b90b      	cbnz	r3, 80078e6 <_fflush_r+0x1a>
 80078e2:	f7fe fa15 	bl	8005d10 <__sinit>
 80078e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d0f3      	beq.n	80078d6 <_fflush_r+0xa>
 80078ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80078f0:	07d0      	lsls	r0, r2, #31
 80078f2:	d404      	bmi.n	80078fe <_fflush_r+0x32>
 80078f4:	0599      	lsls	r1, r3, #22
 80078f6:	d402      	bmi.n	80078fe <_fflush_r+0x32>
 80078f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078fa:	f7fe fb36 	bl	8005f6a <__retarget_lock_acquire_recursive>
 80078fe:	4628      	mov	r0, r5
 8007900:	4621      	mov	r1, r4
 8007902:	f7ff ff5f 	bl	80077c4 <__sflush_r>
 8007906:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007908:	07da      	lsls	r2, r3, #31
 800790a:	4605      	mov	r5, r0
 800790c:	d4e4      	bmi.n	80078d8 <_fflush_r+0xc>
 800790e:	89a3      	ldrh	r3, [r4, #12]
 8007910:	059b      	lsls	r3, r3, #22
 8007912:	d4e1      	bmi.n	80078d8 <_fflush_r+0xc>
 8007914:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007916:	f7fe fb29 	bl	8005f6c <__retarget_lock_release_recursive>
 800791a:	e7dd      	b.n	80078d8 <_fflush_r+0xc>

0800791c <memmove>:
 800791c:	4288      	cmp	r0, r1
 800791e:	b510      	push	{r4, lr}
 8007920:	eb01 0402 	add.w	r4, r1, r2
 8007924:	d902      	bls.n	800792c <memmove+0x10>
 8007926:	4284      	cmp	r4, r0
 8007928:	4623      	mov	r3, r4
 800792a:	d807      	bhi.n	800793c <memmove+0x20>
 800792c:	1e43      	subs	r3, r0, #1
 800792e:	42a1      	cmp	r1, r4
 8007930:	d008      	beq.n	8007944 <memmove+0x28>
 8007932:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007936:	f803 2f01 	strb.w	r2, [r3, #1]!
 800793a:	e7f8      	b.n	800792e <memmove+0x12>
 800793c:	4402      	add	r2, r0
 800793e:	4601      	mov	r1, r0
 8007940:	428a      	cmp	r2, r1
 8007942:	d100      	bne.n	8007946 <memmove+0x2a>
 8007944:	bd10      	pop	{r4, pc}
 8007946:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800794a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800794e:	e7f7      	b.n	8007940 <memmove+0x24>

08007950 <_sbrk_r>:
 8007950:	b538      	push	{r3, r4, r5, lr}
 8007952:	4d06      	ldr	r5, [pc, #24]	@ (800796c <_sbrk_r+0x1c>)
 8007954:	2300      	movs	r3, #0
 8007956:	4604      	mov	r4, r0
 8007958:	4608      	mov	r0, r1
 800795a:	602b      	str	r3, [r5, #0]
 800795c:	f7fa fa00 	bl	8001d60 <_sbrk>
 8007960:	1c43      	adds	r3, r0, #1
 8007962:	d102      	bne.n	800796a <_sbrk_r+0x1a>
 8007964:	682b      	ldr	r3, [r5, #0]
 8007966:	b103      	cbz	r3, 800796a <_sbrk_r+0x1a>
 8007968:	6023      	str	r3, [r4, #0]
 800796a:	bd38      	pop	{r3, r4, r5, pc}
 800796c:	200008a4 	.word	0x200008a4

08007970 <memcpy>:
 8007970:	440a      	add	r2, r1
 8007972:	4291      	cmp	r1, r2
 8007974:	f100 33ff 	add.w	r3, r0, #4294967295
 8007978:	d100      	bne.n	800797c <memcpy+0xc>
 800797a:	4770      	bx	lr
 800797c:	b510      	push	{r4, lr}
 800797e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007982:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007986:	4291      	cmp	r1, r2
 8007988:	d1f9      	bne.n	800797e <memcpy+0xe>
 800798a:	bd10      	pop	{r4, pc}

0800798c <__assert_func>:
 800798c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800798e:	4614      	mov	r4, r2
 8007990:	461a      	mov	r2, r3
 8007992:	4b09      	ldr	r3, [pc, #36]	@ (80079b8 <__assert_func+0x2c>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4605      	mov	r5, r0
 8007998:	68d8      	ldr	r0, [r3, #12]
 800799a:	b14c      	cbz	r4, 80079b0 <__assert_func+0x24>
 800799c:	4b07      	ldr	r3, [pc, #28]	@ (80079bc <__assert_func+0x30>)
 800799e:	9100      	str	r1, [sp, #0]
 80079a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80079a4:	4906      	ldr	r1, [pc, #24]	@ (80079c0 <__assert_func+0x34>)
 80079a6:	462b      	mov	r3, r5
 80079a8:	f000 f870 	bl	8007a8c <fiprintf>
 80079ac:	f000 f880 	bl	8007ab0 <abort>
 80079b0:	4b04      	ldr	r3, [pc, #16]	@ (80079c4 <__assert_func+0x38>)
 80079b2:	461c      	mov	r4, r3
 80079b4:	e7f3      	b.n	800799e <__assert_func+0x12>
 80079b6:	bf00      	nop
 80079b8:	2000002c 	.word	0x2000002c
 80079bc:	08008ee5 	.word	0x08008ee5
 80079c0:	08008ef2 	.word	0x08008ef2
 80079c4:	08008f20 	.word	0x08008f20

080079c8 <_calloc_r>:
 80079c8:	b570      	push	{r4, r5, r6, lr}
 80079ca:	fba1 5402 	umull	r5, r4, r1, r2
 80079ce:	b934      	cbnz	r4, 80079de <_calloc_r+0x16>
 80079d0:	4629      	mov	r1, r5
 80079d2:	f7ff f999 	bl	8006d08 <_malloc_r>
 80079d6:	4606      	mov	r6, r0
 80079d8:	b928      	cbnz	r0, 80079e6 <_calloc_r+0x1e>
 80079da:	4630      	mov	r0, r6
 80079dc:	bd70      	pop	{r4, r5, r6, pc}
 80079de:	220c      	movs	r2, #12
 80079e0:	6002      	str	r2, [r0, #0]
 80079e2:	2600      	movs	r6, #0
 80079e4:	e7f9      	b.n	80079da <_calloc_r+0x12>
 80079e6:	462a      	mov	r2, r5
 80079e8:	4621      	mov	r1, r4
 80079ea:	f7fe fa40 	bl	8005e6e <memset>
 80079ee:	e7f4      	b.n	80079da <_calloc_r+0x12>

080079f0 <__ascii_mbtowc>:
 80079f0:	b082      	sub	sp, #8
 80079f2:	b901      	cbnz	r1, 80079f6 <__ascii_mbtowc+0x6>
 80079f4:	a901      	add	r1, sp, #4
 80079f6:	b142      	cbz	r2, 8007a0a <__ascii_mbtowc+0x1a>
 80079f8:	b14b      	cbz	r3, 8007a0e <__ascii_mbtowc+0x1e>
 80079fa:	7813      	ldrb	r3, [r2, #0]
 80079fc:	600b      	str	r3, [r1, #0]
 80079fe:	7812      	ldrb	r2, [r2, #0]
 8007a00:	1e10      	subs	r0, r2, #0
 8007a02:	bf18      	it	ne
 8007a04:	2001      	movne	r0, #1
 8007a06:	b002      	add	sp, #8
 8007a08:	4770      	bx	lr
 8007a0a:	4610      	mov	r0, r2
 8007a0c:	e7fb      	b.n	8007a06 <__ascii_mbtowc+0x16>
 8007a0e:	f06f 0001 	mvn.w	r0, #1
 8007a12:	e7f8      	b.n	8007a06 <__ascii_mbtowc+0x16>

08007a14 <_realloc_r>:
 8007a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a18:	4607      	mov	r7, r0
 8007a1a:	4614      	mov	r4, r2
 8007a1c:	460d      	mov	r5, r1
 8007a1e:	b921      	cbnz	r1, 8007a2a <_realloc_r+0x16>
 8007a20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a24:	4611      	mov	r1, r2
 8007a26:	f7ff b96f 	b.w	8006d08 <_malloc_r>
 8007a2a:	b92a      	cbnz	r2, 8007a38 <_realloc_r+0x24>
 8007a2c:	f7ff f8f8 	bl	8006c20 <_free_r>
 8007a30:	4625      	mov	r5, r4
 8007a32:	4628      	mov	r0, r5
 8007a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a38:	f000 f841 	bl	8007abe <_malloc_usable_size_r>
 8007a3c:	4284      	cmp	r4, r0
 8007a3e:	4606      	mov	r6, r0
 8007a40:	d802      	bhi.n	8007a48 <_realloc_r+0x34>
 8007a42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007a46:	d8f4      	bhi.n	8007a32 <_realloc_r+0x1e>
 8007a48:	4621      	mov	r1, r4
 8007a4a:	4638      	mov	r0, r7
 8007a4c:	f7ff f95c 	bl	8006d08 <_malloc_r>
 8007a50:	4680      	mov	r8, r0
 8007a52:	b908      	cbnz	r0, 8007a58 <_realloc_r+0x44>
 8007a54:	4645      	mov	r5, r8
 8007a56:	e7ec      	b.n	8007a32 <_realloc_r+0x1e>
 8007a58:	42b4      	cmp	r4, r6
 8007a5a:	4622      	mov	r2, r4
 8007a5c:	4629      	mov	r1, r5
 8007a5e:	bf28      	it	cs
 8007a60:	4632      	movcs	r2, r6
 8007a62:	f7ff ff85 	bl	8007970 <memcpy>
 8007a66:	4629      	mov	r1, r5
 8007a68:	4638      	mov	r0, r7
 8007a6a:	f7ff f8d9 	bl	8006c20 <_free_r>
 8007a6e:	e7f1      	b.n	8007a54 <_realloc_r+0x40>

08007a70 <__ascii_wctomb>:
 8007a70:	4603      	mov	r3, r0
 8007a72:	4608      	mov	r0, r1
 8007a74:	b141      	cbz	r1, 8007a88 <__ascii_wctomb+0x18>
 8007a76:	2aff      	cmp	r2, #255	@ 0xff
 8007a78:	d904      	bls.n	8007a84 <__ascii_wctomb+0x14>
 8007a7a:	228a      	movs	r2, #138	@ 0x8a
 8007a7c:	601a      	str	r2, [r3, #0]
 8007a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8007a82:	4770      	bx	lr
 8007a84:	700a      	strb	r2, [r1, #0]
 8007a86:	2001      	movs	r0, #1
 8007a88:	4770      	bx	lr
	...

08007a8c <fiprintf>:
 8007a8c:	b40e      	push	{r1, r2, r3}
 8007a8e:	b503      	push	{r0, r1, lr}
 8007a90:	4601      	mov	r1, r0
 8007a92:	ab03      	add	r3, sp, #12
 8007a94:	4805      	ldr	r0, [pc, #20]	@ (8007aac <fiprintf+0x20>)
 8007a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a9a:	6800      	ldr	r0, [r0, #0]
 8007a9c:	9301      	str	r3, [sp, #4]
 8007a9e:	f000 f83f 	bl	8007b20 <_vfiprintf_r>
 8007aa2:	b002      	add	sp, #8
 8007aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007aa8:	b003      	add	sp, #12
 8007aaa:	4770      	bx	lr
 8007aac:	2000002c 	.word	0x2000002c

08007ab0 <abort>:
 8007ab0:	b508      	push	{r3, lr}
 8007ab2:	2006      	movs	r0, #6
 8007ab4:	f000 fa08 	bl	8007ec8 <raise>
 8007ab8:	2001      	movs	r0, #1
 8007aba:	f7fa f8d9 	bl	8001c70 <_exit>

08007abe <_malloc_usable_size_r>:
 8007abe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ac2:	1f18      	subs	r0, r3, #4
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	bfbc      	itt	lt
 8007ac8:	580b      	ldrlt	r3, [r1, r0]
 8007aca:	18c0      	addlt	r0, r0, r3
 8007acc:	4770      	bx	lr

08007ace <__sfputc_r>:
 8007ace:	6893      	ldr	r3, [r2, #8]
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	b410      	push	{r4}
 8007ad6:	6093      	str	r3, [r2, #8]
 8007ad8:	da08      	bge.n	8007aec <__sfputc_r+0x1e>
 8007ada:	6994      	ldr	r4, [r2, #24]
 8007adc:	42a3      	cmp	r3, r4
 8007ade:	db01      	blt.n	8007ae4 <__sfputc_r+0x16>
 8007ae0:	290a      	cmp	r1, #10
 8007ae2:	d103      	bne.n	8007aec <__sfputc_r+0x1e>
 8007ae4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ae8:	f000 b932 	b.w	8007d50 <__swbuf_r>
 8007aec:	6813      	ldr	r3, [r2, #0]
 8007aee:	1c58      	adds	r0, r3, #1
 8007af0:	6010      	str	r0, [r2, #0]
 8007af2:	7019      	strb	r1, [r3, #0]
 8007af4:	4608      	mov	r0, r1
 8007af6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <__sfputs_r>:
 8007afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007afe:	4606      	mov	r6, r0
 8007b00:	460f      	mov	r7, r1
 8007b02:	4614      	mov	r4, r2
 8007b04:	18d5      	adds	r5, r2, r3
 8007b06:	42ac      	cmp	r4, r5
 8007b08:	d101      	bne.n	8007b0e <__sfputs_r+0x12>
 8007b0a:	2000      	movs	r0, #0
 8007b0c:	e007      	b.n	8007b1e <__sfputs_r+0x22>
 8007b0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b12:	463a      	mov	r2, r7
 8007b14:	4630      	mov	r0, r6
 8007b16:	f7ff ffda 	bl	8007ace <__sfputc_r>
 8007b1a:	1c43      	adds	r3, r0, #1
 8007b1c:	d1f3      	bne.n	8007b06 <__sfputs_r+0xa>
 8007b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007b20 <_vfiprintf_r>:
 8007b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b24:	460d      	mov	r5, r1
 8007b26:	b09d      	sub	sp, #116	@ 0x74
 8007b28:	4614      	mov	r4, r2
 8007b2a:	4698      	mov	r8, r3
 8007b2c:	4606      	mov	r6, r0
 8007b2e:	b118      	cbz	r0, 8007b38 <_vfiprintf_r+0x18>
 8007b30:	6a03      	ldr	r3, [r0, #32]
 8007b32:	b90b      	cbnz	r3, 8007b38 <_vfiprintf_r+0x18>
 8007b34:	f7fe f8ec 	bl	8005d10 <__sinit>
 8007b38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b3a:	07d9      	lsls	r1, r3, #31
 8007b3c:	d405      	bmi.n	8007b4a <_vfiprintf_r+0x2a>
 8007b3e:	89ab      	ldrh	r3, [r5, #12]
 8007b40:	059a      	lsls	r2, r3, #22
 8007b42:	d402      	bmi.n	8007b4a <_vfiprintf_r+0x2a>
 8007b44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b46:	f7fe fa10 	bl	8005f6a <__retarget_lock_acquire_recursive>
 8007b4a:	89ab      	ldrh	r3, [r5, #12]
 8007b4c:	071b      	lsls	r3, r3, #28
 8007b4e:	d501      	bpl.n	8007b54 <_vfiprintf_r+0x34>
 8007b50:	692b      	ldr	r3, [r5, #16]
 8007b52:	b99b      	cbnz	r3, 8007b7c <_vfiprintf_r+0x5c>
 8007b54:	4629      	mov	r1, r5
 8007b56:	4630      	mov	r0, r6
 8007b58:	f000 f938 	bl	8007dcc <__swsetup_r>
 8007b5c:	b170      	cbz	r0, 8007b7c <_vfiprintf_r+0x5c>
 8007b5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b60:	07dc      	lsls	r4, r3, #31
 8007b62:	d504      	bpl.n	8007b6e <_vfiprintf_r+0x4e>
 8007b64:	f04f 30ff 	mov.w	r0, #4294967295
 8007b68:	b01d      	add	sp, #116	@ 0x74
 8007b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b6e:	89ab      	ldrh	r3, [r5, #12]
 8007b70:	0598      	lsls	r0, r3, #22
 8007b72:	d4f7      	bmi.n	8007b64 <_vfiprintf_r+0x44>
 8007b74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b76:	f7fe f9f9 	bl	8005f6c <__retarget_lock_release_recursive>
 8007b7a:	e7f3      	b.n	8007b64 <_vfiprintf_r+0x44>
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b80:	2320      	movs	r3, #32
 8007b82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007b86:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b8a:	2330      	movs	r3, #48	@ 0x30
 8007b8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007d3c <_vfiprintf_r+0x21c>
 8007b90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007b94:	f04f 0901 	mov.w	r9, #1
 8007b98:	4623      	mov	r3, r4
 8007b9a:	469a      	mov	sl, r3
 8007b9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ba0:	b10a      	cbz	r2, 8007ba6 <_vfiprintf_r+0x86>
 8007ba2:	2a25      	cmp	r2, #37	@ 0x25
 8007ba4:	d1f9      	bne.n	8007b9a <_vfiprintf_r+0x7a>
 8007ba6:	ebba 0b04 	subs.w	fp, sl, r4
 8007baa:	d00b      	beq.n	8007bc4 <_vfiprintf_r+0xa4>
 8007bac:	465b      	mov	r3, fp
 8007bae:	4622      	mov	r2, r4
 8007bb0:	4629      	mov	r1, r5
 8007bb2:	4630      	mov	r0, r6
 8007bb4:	f7ff ffa2 	bl	8007afc <__sfputs_r>
 8007bb8:	3001      	adds	r0, #1
 8007bba:	f000 80a7 	beq.w	8007d0c <_vfiprintf_r+0x1ec>
 8007bbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bc0:	445a      	add	r2, fp
 8007bc2:	9209      	str	r2, [sp, #36]	@ 0x24
 8007bc4:	f89a 3000 	ldrb.w	r3, [sl]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	f000 809f 	beq.w	8007d0c <_vfiprintf_r+0x1ec>
 8007bce:	2300      	movs	r3, #0
 8007bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8007bd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007bd8:	f10a 0a01 	add.w	sl, sl, #1
 8007bdc:	9304      	str	r3, [sp, #16]
 8007bde:	9307      	str	r3, [sp, #28]
 8007be0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007be4:	931a      	str	r3, [sp, #104]	@ 0x68
 8007be6:	4654      	mov	r4, sl
 8007be8:	2205      	movs	r2, #5
 8007bea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bee:	4853      	ldr	r0, [pc, #332]	@ (8007d3c <_vfiprintf_r+0x21c>)
 8007bf0:	f7f8 fb0e 	bl	8000210 <memchr>
 8007bf4:	9a04      	ldr	r2, [sp, #16]
 8007bf6:	b9d8      	cbnz	r0, 8007c30 <_vfiprintf_r+0x110>
 8007bf8:	06d1      	lsls	r1, r2, #27
 8007bfa:	bf44      	itt	mi
 8007bfc:	2320      	movmi	r3, #32
 8007bfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c02:	0713      	lsls	r3, r2, #28
 8007c04:	bf44      	itt	mi
 8007c06:	232b      	movmi	r3, #43	@ 0x2b
 8007c08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c0c:	f89a 3000 	ldrb.w	r3, [sl]
 8007c10:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c12:	d015      	beq.n	8007c40 <_vfiprintf_r+0x120>
 8007c14:	9a07      	ldr	r2, [sp, #28]
 8007c16:	4654      	mov	r4, sl
 8007c18:	2000      	movs	r0, #0
 8007c1a:	f04f 0c0a 	mov.w	ip, #10
 8007c1e:	4621      	mov	r1, r4
 8007c20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c24:	3b30      	subs	r3, #48	@ 0x30
 8007c26:	2b09      	cmp	r3, #9
 8007c28:	d94b      	bls.n	8007cc2 <_vfiprintf_r+0x1a2>
 8007c2a:	b1b0      	cbz	r0, 8007c5a <_vfiprintf_r+0x13a>
 8007c2c:	9207      	str	r2, [sp, #28]
 8007c2e:	e014      	b.n	8007c5a <_vfiprintf_r+0x13a>
 8007c30:	eba0 0308 	sub.w	r3, r0, r8
 8007c34:	fa09 f303 	lsl.w	r3, r9, r3
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	9304      	str	r3, [sp, #16]
 8007c3c:	46a2      	mov	sl, r4
 8007c3e:	e7d2      	b.n	8007be6 <_vfiprintf_r+0xc6>
 8007c40:	9b03      	ldr	r3, [sp, #12]
 8007c42:	1d19      	adds	r1, r3, #4
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	9103      	str	r1, [sp, #12]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	bfbb      	ittet	lt
 8007c4c:	425b      	neglt	r3, r3
 8007c4e:	f042 0202 	orrlt.w	r2, r2, #2
 8007c52:	9307      	strge	r3, [sp, #28]
 8007c54:	9307      	strlt	r3, [sp, #28]
 8007c56:	bfb8      	it	lt
 8007c58:	9204      	strlt	r2, [sp, #16]
 8007c5a:	7823      	ldrb	r3, [r4, #0]
 8007c5c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007c5e:	d10a      	bne.n	8007c76 <_vfiprintf_r+0x156>
 8007c60:	7863      	ldrb	r3, [r4, #1]
 8007c62:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c64:	d132      	bne.n	8007ccc <_vfiprintf_r+0x1ac>
 8007c66:	9b03      	ldr	r3, [sp, #12]
 8007c68:	1d1a      	adds	r2, r3, #4
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	9203      	str	r2, [sp, #12]
 8007c6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007c72:	3402      	adds	r4, #2
 8007c74:	9305      	str	r3, [sp, #20]
 8007c76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007d4c <_vfiprintf_r+0x22c>
 8007c7a:	7821      	ldrb	r1, [r4, #0]
 8007c7c:	2203      	movs	r2, #3
 8007c7e:	4650      	mov	r0, sl
 8007c80:	f7f8 fac6 	bl	8000210 <memchr>
 8007c84:	b138      	cbz	r0, 8007c96 <_vfiprintf_r+0x176>
 8007c86:	9b04      	ldr	r3, [sp, #16]
 8007c88:	eba0 000a 	sub.w	r0, r0, sl
 8007c8c:	2240      	movs	r2, #64	@ 0x40
 8007c8e:	4082      	lsls	r2, r0
 8007c90:	4313      	orrs	r3, r2
 8007c92:	3401      	adds	r4, #1
 8007c94:	9304      	str	r3, [sp, #16]
 8007c96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c9a:	4829      	ldr	r0, [pc, #164]	@ (8007d40 <_vfiprintf_r+0x220>)
 8007c9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ca0:	2206      	movs	r2, #6
 8007ca2:	f7f8 fab5 	bl	8000210 <memchr>
 8007ca6:	2800      	cmp	r0, #0
 8007ca8:	d03f      	beq.n	8007d2a <_vfiprintf_r+0x20a>
 8007caa:	4b26      	ldr	r3, [pc, #152]	@ (8007d44 <_vfiprintf_r+0x224>)
 8007cac:	bb1b      	cbnz	r3, 8007cf6 <_vfiprintf_r+0x1d6>
 8007cae:	9b03      	ldr	r3, [sp, #12]
 8007cb0:	3307      	adds	r3, #7
 8007cb2:	f023 0307 	bic.w	r3, r3, #7
 8007cb6:	3308      	adds	r3, #8
 8007cb8:	9303      	str	r3, [sp, #12]
 8007cba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cbc:	443b      	add	r3, r7
 8007cbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cc0:	e76a      	b.n	8007b98 <_vfiprintf_r+0x78>
 8007cc2:	fb0c 3202 	mla	r2, ip, r2, r3
 8007cc6:	460c      	mov	r4, r1
 8007cc8:	2001      	movs	r0, #1
 8007cca:	e7a8      	b.n	8007c1e <_vfiprintf_r+0xfe>
 8007ccc:	2300      	movs	r3, #0
 8007cce:	3401      	adds	r4, #1
 8007cd0:	9305      	str	r3, [sp, #20]
 8007cd2:	4619      	mov	r1, r3
 8007cd4:	f04f 0c0a 	mov.w	ip, #10
 8007cd8:	4620      	mov	r0, r4
 8007cda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cde:	3a30      	subs	r2, #48	@ 0x30
 8007ce0:	2a09      	cmp	r2, #9
 8007ce2:	d903      	bls.n	8007cec <_vfiprintf_r+0x1cc>
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d0c6      	beq.n	8007c76 <_vfiprintf_r+0x156>
 8007ce8:	9105      	str	r1, [sp, #20]
 8007cea:	e7c4      	b.n	8007c76 <_vfiprintf_r+0x156>
 8007cec:	fb0c 2101 	mla	r1, ip, r1, r2
 8007cf0:	4604      	mov	r4, r0
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e7f0      	b.n	8007cd8 <_vfiprintf_r+0x1b8>
 8007cf6:	ab03      	add	r3, sp, #12
 8007cf8:	9300      	str	r3, [sp, #0]
 8007cfa:	462a      	mov	r2, r5
 8007cfc:	4b12      	ldr	r3, [pc, #72]	@ (8007d48 <_vfiprintf_r+0x228>)
 8007cfe:	a904      	add	r1, sp, #16
 8007d00:	4630      	mov	r0, r6
 8007d02:	f7fd fbc3 	bl	800548c <_printf_float>
 8007d06:	4607      	mov	r7, r0
 8007d08:	1c78      	adds	r0, r7, #1
 8007d0a:	d1d6      	bne.n	8007cba <_vfiprintf_r+0x19a>
 8007d0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d0e:	07d9      	lsls	r1, r3, #31
 8007d10:	d405      	bmi.n	8007d1e <_vfiprintf_r+0x1fe>
 8007d12:	89ab      	ldrh	r3, [r5, #12]
 8007d14:	059a      	lsls	r2, r3, #22
 8007d16:	d402      	bmi.n	8007d1e <_vfiprintf_r+0x1fe>
 8007d18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d1a:	f7fe f927 	bl	8005f6c <__retarget_lock_release_recursive>
 8007d1e:	89ab      	ldrh	r3, [r5, #12]
 8007d20:	065b      	lsls	r3, r3, #25
 8007d22:	f53f af1f 	bmi.w	8007b64 <_vfiprintf_r+0x44>
 8007d26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d28:	e71e      	b.n	8007b68 <_vfiprintf_r+0x48>
 8007d2a:	ab03      	add	r3, sp, #12
 8007d2c:	9300      	str	r3, [sp, #0]
 8007d2e:	462a      	mov	r2, r5
 8007d30:	4b05      	ldr	r3, [pc, #20]	@ (8007d48 <_vfiprintf_r+0x228>)
 8007d32:	a904      	add	r1, sp, #16
 8007d34:	4630      	mov	r0, r6
 8007d36:	f7fd fe41 	bl	80059bc <_printf_i>
 8007d3a:	e7e4      	b.n	8007d06 <_vfiprintf_r+0x1e6>
 8007d3c:	08008eca 	.word	0x08008eca
 8007d40:	08008ed4 	.word	0x08008ed4
 8007d44:	0800548d 	.word	0x0800548d
 8007d48:	08007afd 	.word	0x08007afd
 8007d4c:	08008ed0 	.word	0x08008ed0

08007d50 <__swbuf_r>:
 8007d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d52:	460e      	mov	r6, r1
 8007d54:	4614      	mov	r4, r2
 8007d56:	4605      	mov	r5, r0
 8007d58:	b118      	cbz	r0, 8007d62 <__swbuf_r+0x12>
 8007d5a:	6a03      	ldr	r3, [r0, #32]
 8007d5c:	b90b      	cbnz	r3, 8007d62 <__swbuf_r+0x12>
 8007d5e:	f7fd ffd7 	bl	8005d10 <__sinit>
 8007d62:	69a3      	ldr	r3, [r4, #24]
 8007d64:	60a3      	str	r3, [r4, #8]
 8007d66:	89a3      	ldrh	r3, [r4, #12]
 8007d68:	071a      	lsls	r2, r3, #28
 8007d6a:	d501      	bpl.n	8007d70 <__swbuf_r+0x20>
 8007d6c:	6923      	ldr	r3, [r4, #16]
 8007d6e:	b943      	cbnz	r3, 8007d82 <__swbuf_r+0x32>
 8007d70:	4621      	mov	r1, r4
 8007d72:	4628      	mov	r0, r5
 8007d74:	f000 f82a 	bl	8007dcc <__swsetup_r>
 8007d78:	b118      	cbz	r0, 8007d82 <__swbuf_r+0x32>
 8007d7a:	f04f 37ff 	mov.w	r7, #4294967295
 8007d7e:	4638      	mov	r0, r7
 8007d80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d82:	6823      	ldr	r3, [r4, #0]
 8007d84:	6922      	ldr	r2, [r4, #16]
 8007d86:	1a98      	subs	r0, r3, r2
 8007d88:	6963      	ldr	r3, [r4, #20]
 8007d8a:	b2f6      	uxtb	r6, r6
 8007d8c:	4283      	cmp	r3, r0
 8007d8e:	4637      	mov	r7, r6
 8007d90:	dc05      	bgt.n	8007d9e <__swbuf_r+0x4e>
 8007d92:	4621      	mov	r1, r4
 8007d94:	4628      	mov	r0, r5
 8007d96:	f7ff fd99 	bl	80078cc <_fflush_r>
 8007d9a:	2800      	cmp	r0, #0
 8007d9c:	d1ed      	bne.n	8007d7a <__swbuf_r+0x2a>
 8007d9e:	68a3      	ldr	r3, [r4, #8]
 8007da0:	3b01      	subs	r3, #1
 8007da2:	60a3      	str	r3, [r4, #8]
 8007da4:	6823      	ldr	r3, [r4, #0]
 8007da6:	1c5a      	adds	r2, r3, #1
 8007da8:	6022      	str	r2, [r4, #0]
 8007daa:	701e      	strb	r6, [r3, #0]
 8007dac:	6962      	ldr	r2, [r4, #20]
 8007dae:	1c43      	adds	r3, r0, #1
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d004      	beq.n	8007dbe <__swbuf_r+0x6e>
 8007db4:	89a3      	ldrh	r3, [r4, #12]
 8007db6:	07db      	lsls	r3, r3, #31
 8007db8:	d5e1      	bpl.n	8007d7e <__swbuf_r+0x2e>
 8007dba:	2e0a      	cmp	r6, #10
 8007dbc:	d1df      	bne.n	8007d7e <__swbuf_r+0x2e>
 8007dbe:	4621      	mov	r1, r4
 8007dc0:	4628      	mov	r0, r5
 8007dc2:	f7ff fd83 	bl	80078cc <_fflush_r>
 8007dc6:	2800      	cmp	r0, #0
 8007dc8:	d0d9      	beq.n	8007d7e <__swbuf_r+0x2e>
 8007dca:	e7d6      	b.n	8007d7a <__swbuf_r+0x2a>

08007dcc <__swsetup_r>:
 8007dcc:	b538      	push	{r3, r4, r5, lr}
 8007dce:	4b29      	ldr	r3, [pc, #164]	@ (8007e74 <__swsetup_r+0xa8>)
 8007dd0:	4605      	mov	r5, r0
 8007dd2:	6818      	ldr	r0, [r3, #0]
 8007dd4:	460c      	mov	r4, r1
 8007dd6:	b118      	cbz	r0, 8007de0 <__swsetup_r+0x14>
 8007dd8:	6a03      	ldr	r3, [r0, #32]
 8007dda:	b90b      	cbnz	r3, 8007de0 <__swsetup_r+0x14>
 8007ddc:	f7fd ff98 	bl	8005d10 <__sinit>
 8007de0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007de4:	0719      	lsls	r1, r3, #28
 8007de6:	d422      	bmi.n	8007e2e <__swsetup_r+0x62>
 8007de8:	06da      	lsls	r2, r3, #27
 8007dea:	d407      	bmi.n	8007dfc <__swsetup_r+0x30>
 8007dec:	2209      	movs	r2, #9
 8007dee:	602a      	str	r2, [r5, #0]
 8007df0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007df4:	81a3      	strh	r3, [r4, #12]
 8007df6:	f04f 30ff 	mov.w	r0, #4294967295
 8007dfa:	e033      	b.n	8007e64 <__swsetup_r+0x98>
 8007dfc:	0758      	lsls	r0, r3, #29
 8007dfe:	d512      	bpl.n	8007e26 <__swsetup_r+0x5a>
 8007e00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e02:	b141      	cbz	r1, 8007e16 <__swsetup_r+0x4a>
 8007e04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e08:	4299      	cmp	r1, r3
 8007e0a:	d002      	beq.n	8007e12 <__swsetup_r+0x46>
 8007e0c:	4628      	mov	r0, r5
 8007e0e:	f7fe ff07 	bl	8006c20 <_free_r>
 8007e12:	2300      	movs	r3, #0
 8007e14:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e16:	89a3      	ldrh	r3, [r4, #12]
 8007e18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007e1c:	81a3      	strh	r3, [r4, #12]
 8007e1e:	2300      	movs	r3, #0
 8007e20:	6063      	str	r3, [r4, #4]
 8007e22:	6923      	ldr	r3, [r4, #16]
 8007e24:	6023      	str	r3, [r4, #0]
 8007e26:	89a3      	ldrh	r3, [r4, #12]
 8007e28:	f043 0308 	orr.w	r3, r3, #8
 8007e2c:	81a3      	strh	r3, [r4, #12]
 8007e2e:	6923      	ldr	r3, [r4, #16]
 8007e30:	b94b      	cbnz	r3, 8007e46 <__swsetup_r+0x7a>
 8007e32:	89a3      	ldrh	r3, [r4, #12]
 8007e34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007e38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e3c:	d003      	beq.n	8007e46 <__swsetup_r+0x7a>
 8007e3e:	4621      	mov	r1, r4
 8007e40:	4628      	mov	r0, r5
 8007e42:	f000 f883 	bl	8007f4c <__smakebuf_r>
 8007e46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e4a:	f013 0201 	ands.w	r2, r3, #1
 8007e4e:	d00a      	beq.n	8007e66 <__swsetup_r+0x9a>
 8007e50:	2200      	movs	r2, #0
 8007e52:	60a2      	str	r2, [r4, #8]
 8007e54:	6962      	ldr	r2, [r4, #20]
 8007e56:	4252      	negs	r2, r2
 8007e58:	61a2      	str	r2, [r4, #24]
 8007e5a:	6922      	ldr	r2, [r4, #16]
 8007e5c:	b942      	cbnz	r2, 8007e70 <__swsetup_r+0xa4>
 8007e5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007e62:	d1c5      	bne.n	8007df0 <__swsetup_r+0x24>
 8007e64:	bd38      	pop	{r3, r4, r5, pc}
 8007e66:	0799      	lsls	r1, r3, #30
 8007e68:	bf58      	it	pl
 8007e6a:	6962      	ldrpl	r2, [r4, #20]
 8007e6c:	60a2      	str	r2, [r4, #8]
 8007e6e:	e7f4      	b.n	8007e5a <__swsetup_r+0x8e>
 8007e70:	2000      	movs	r0, #0
 8007e72:	e7f7      	b.n	8007e64 <__swsetup_r+0x98>
 8007e74:	2000002c 	.word	0x2000002c

08007e78 <_raise_r>:
 8007e78:	291f      	cmp	r1, #31
 8007e7a:	b538      	push	{r3, r4, r5, lr}
 8007e7c:	4605      	mov	r5, r0
 8007e7e:	460c      	mov	r4, r1
 8007e80:	d904      	bls.n	8007e8c <_raise_r+0x14>
 8007e82:	2316      	movs	r3, #22
 8007e84:	6003      	str	r3, [r0, #0]
 8007e86:	f04f 30ff 	mov.w	r0, #4294967295
 8007e8a:	bd38      	pop	{r3, r4, r5, pc}
 8007e8c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007e8e:	b112      	cbz	r2, 8007e96 <_raise_r+0x1e>
 8007e90:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007e94:	b94b      	cbnz	r3, 8007eaa <_raise_r+0x32>
 8007e96:	4628      	mov	r0, r5
 8007e98:	f000 f830 	bl	8007efc <_getpid_r>
 8007e9c:	4622      	mov	r2, r4
 8007e9e:	4601      	mov	r1, r0
 8007ea0:	4628      	mov	r0, r5
 8007ea2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ea6:	f000 b817 	b.w	8007ed8 <_kill_r>
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d00a      	beq.n	8007ec4 <_raise_r+0x4c>
 8007eae:	1c59      	adds	r1, r3, #1
 8007eb0:	d103      	bne.n	8007eba <_raise_r+0x42>
 8007eb2:	2316      	movs	r3, #22
 8007eb4:	6003      	str	r3, [r0, #0]
 8007eb6:	2001      	movs	r0, #1
 8007eb8:	e7e7      	b.n	8007e8a <_raise_r+0x12>
 8007eba:	2100      	movs	r1, #0
 8007ebc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007ec0:	4620      	mov	r0, r4
 8007ec2:	4798      	blx	r3
 8007ec4:	2000      	movs	r0, #0
 8007ec6:	e7e0      	b.n	8007e8a <_raise_r+0x12>

08007ec8 <raise>:
 8007ec8:	4b02      	ldr	r3, [pc, #8]	@ (8007ed4 <raise+0xc>)
 8007eca:	4601      	mov	r1, r0
 8007ecc:	6818      	ldr	r0, [r3, #0]
 8007ece:	f7ff bfd3 	b.w	8007e78 <_raise_r>
 8007ed2:	bf00      	nop
 8007ed4:	2000002c 	.word	0x2000002c

08007ed8 <_kill_r>:
 8007ed8:	b538      	push	{r3, r4, r5, lr}
 8007eda:	4d07      	ldr	r5, [pc, #28]	@ (8007ef8 <_kill_r+0x20>)
 8007edc:	2300      	movs	r3, #0
 8007ede:	4604      	mov	r4, r0
 8007ee0:	4608      	mov	r0, r1
 8007ee2:	4611      	mov	r1, r2
 8007ee4:	602b      	str	r3, [r5, #0]
 8007ee6:	f7f9 feb3 	bl	8001c50 <_kill>
 8007eea:	1c43      	adds	r3, r0, #1
 8007eec:	d102      	bne.n	8007ef4 <_kill_r+0x1c>
 8007eee:	682b      	ldr	r3, [r5, #0]
 8007ef0:	b103      	cbz	r3, 8007ef4 <_kill_r+0x1c>
 8007ef2:	6023      	str	r3, [r4, #0]
 8007ef4:	bd38      	pop	{r3, r4, r5, pc}
 8007ef6:	bf00      	nop
 8007ef8:	200008a4 	.word	0x200008a4

08007efc <_getpid_r>:
 8007efc:	f7f9 bea0 	b.w	8001c40 <_getpid>

08007f00 <__swhatbuf_r>:
 8007f00:	b570      	push	{r4, r5, r6, lr}
 8007f02:	460c      	mov	r4, r1
 8007f04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f08:	2900      	cmp	r1, #0
 8007f0a:	b096      	sub	sp, #88	@ 0x58
 8007f0c:	4615      	mov	r5, r2
 8007f0e:	461e      	mov	r6, r3
 8007f10:	da0d      	bge.n	8007f2e <__swhatbuf_r+0x2e>
 8007f12:	89a3      	ldrh	r3, [r4, #12]
 8007f14:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007f18:	f04f 0100 	mov.w	r1, #0
 8007f1c:	bf14      	ite	ne
 8007f1e:	2340      	movne	r3, #64	@ 0x40
 8007f20:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007f24:	2000      	movs	r0, #0
 8007f26:	6031      	str	r1, [r6, #0]
 8007f28:	602b      	str	r3, [r5, #0]
 8007f2a:	b016      	add	sp, #88	@ 0x58
 8007f2c:	bd70      	pop	{r4, r5, r6, pc}
 8007f2e:	466a      	mov	r2, sp
 8007f30:	f000 f848 	bl	8007fc4 <_fstat_r>
 8007f34:	2800      	cmp	r0, #0
 8007f36:	dbec      	blt.n	8007f12 <__swhatbuf_r+0x12>
 8007f38:	9901      	ldr	r1, [sp, #4]
 8007f3a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007f3e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007f42:	4259      	negs	r1, r3
 8007f44:	4159      	adcs	r1, r3
 8007f46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007f4a:	e7eb      	b.n	8007f24 <__swhatbuf_r+0x24>

08007f4c <__smakebuf_r>:
 8007f4c:	898b      	ldrh	r3, [r1, #12]
 8007f4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f50:	079d      	lsls	r5, r3, #30
 8007f52:	4606      	mov	r6, r0
 8007f54:	460c      	mov	r4, r1
 8007f56:	d507      	bpl.n	8007f68 <__smakebuf_r+0x1c>
 8007f58:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007f5c:	6023      	str	r3, [r4, #0]
 8007f5e:	6123      	str	r3, [r4, #16]
 8007f60:	2301      	movs	r3, #1
 8007f62:	6163      	str	r3, [r4, #20]
 8007f64:	b003      	add	sp, #12
 8007f66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f68:	ab01      	add	r3, sp, #4
 8007f6a:	466a      	mov	r2, sp
 8007f6c:	f7ff ffc8 	bl	8007f00 <__swhatbuf_r>
 8007f70:	9f00      	ldr	r7, [sp, #0]
 8007f72:	4605      	mov	r5, r0
 8007f74:	4639      	mov	r1, r7
 8007f76:	4630      	mov	r0, r6
 8007f78:	f7fe fec6 	bl	8006d08 <_malloc_r>
 8007f7c:	b948      	cbnz	r0, 8007f92 <__smakebuf_r+0x46>
 8007f7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f82:	059a      	lsls	r2, r3, #22
 8007f84:	d4ee      	bmi.n	8007f64 <__smakebuf_r+0x18>
 8007f86:	f023 0303 	bic.w	r3, r3, #3
 8007f8a:	f043 0302 	orr.w	r3, r3, #2
 8007f8e:	81a3      	strh	r3, [r4, #12]
 8007f90:	e7e2      	b.n	8007f58 <__smakebuf_r+0xc>
 8007f92:	89a3      	ldrh	r3, [r4, #12]
 8007f94:	6020      	str	r0, [r4, #0]
 8007f96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f9a:	81a3      	strh	r3, [r4, #12]
 8007f9c:	9b01      	ldr	r3, [sp, #4]
 8007f9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007fa2:	b15b      	cbz	r3, 8007fbc <__smakebuf_r+0x70>
 8007fa4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007fa8:	4630      	mov	r0, r6
 8007faa:	f000 f81d 	bl	8007fe8 <_isatty_r>
 8007fae:	b128      	cbz	r0, 8007fbc <__smakebuf_r+0x70>
 8007fb0:	89a3      	ldrh	r3, [r4, #12]
 8007fb2:	f023 0303 	bic.w	r3, r3, #3
 8007fb6:	f043 0301 	orr.w	r3, r3, #1
 8007fba:	81a3      	strh	r3, [r4, #12]
 8007fbc:	89a3      	ldrh	r3, [r4, #12]
 8007fbe:	431d      	orrs	r5, r3
 8007fc0:	81a5      	strh	r5, [r4, #12]
 8007fc2:	e7cf      	b.n	8007f64 <__smakebuf_r+0x18>

08007fc4 <_fstat_r>:
 8007fc4:	b538      	push	{r3, r4, r5, lr}
 8007fc6:	4d07      	ldr	r5, [pc, #28]	@ (8007fe4 <_fstat_r+0x20>)
 8007fc8:	2300      	movs	r3, #0
 8007fca:	4604      	mov	r4, r0
 8007fcc:	4608      	mov	r0, r1
 8007fce:	4611      	mov	r1, r2
 8007fd0:	602b      	str	r3, [r5, #0]
 8007fd2:	f7f9 fe9d 	bl	8001d10 <_fstat>
 8007fd6:	1c43      	adds	r3, r0, #1
 8007fd8:	d102      	bne.n	8007fe0 <_fstat_r+0x1c>
 8007fda:	682b      	ldr	r3, [r5, #0]
 8007fdc:	b103      	cbz	r3, 8007fe0 <_fstat_r+0x1c>
 8007fde:	6023      	str	r3, [r4, #0]
 8007fe0:	bd38      	pop	{r3, r4, r5, pc}
 8007fe2:	bf00      	nop
 8007fe4:	200008a4 	.word	0x200008a4

08007fe8 <_isatty_r>:
 8007fe8:	b538      	push	{r3, r4, r5, lr}
 8007fea:	4d06      	ldr	r5, [pc, #24]	@ (8008004 <_isatty_r+0x1c>)
 8007fec:	2300      	movs	r3, #0
 8007fee:	4604      	mov	r4, r0
 8007ff0:	4608      	mov	r0, r1
 8007ff2:	602b      	str	r3, [r5, #0]
 8007ff4:	f7f9 fe9c 	bl	8001d30 <_isatty>
 8007ff8:	1c43      	adds	r3, r0, #1
 8007ffa:	d102      	bne.n	8008002 <_isatty_r+0x1a>
 8007ffc:	682b      	ldr	r3, [r5, #0]
 8007ffe:	b103      	cbz	r3, 8008002 <_isatty_r+0x1a>
 8008000:	6023      	str	r3, [r4, #0]
 8008002:	bd38      	pop	{r3, r4, r5, pc}
 8008004:	200008a4 	.word	0x200008a4

08008008 <_init>:
 8008008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800800a:	bf00      	nop
 800800c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800800e:	bc08      	pop	{r3}
 8008010:	469e      	mov	lr, r3
 8008012:	4770      	bx	lr

08008014 <_fini>:
 8008014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008016:	bf00      	nop
 8008018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800801a:	bc08      	pop	{r3}
 800801c:	469e      	mov	lr, r3
 800801e:	4770      	bx	lr
