LIBRARY IEEE;
USE ieee.std_logic_1164.ALL;
use ieee.numeric_std.all;
USE ieee.std_logic_unsigned.ALL;
USE work.aux_package.ALL;
ENTITY tb_output IS
	generic (
		n : positive := 8 ;
		m : positive := 5 ;
		k : positive := 2);
END tb_output;

ARCHITECTURE dtb_output OF tb_output IS
			
			signal HI,LO : std_logic_vector(n-1 downto 0);
			signal OPC : std_logic_vector(m-1 downto 0);
		----------------------------------------
			signal adderRes,shifterRes : std_logic_vector(2*n-1 downto 0); -- RES(HI,LO)
			signal adderSTATUS,shifterSTATUS,Status : std_logic_vector(k-1 downto 0);
	
begin
	tester : outputSelector generic map(n, m, k) port map(adderRes,shifterRes,adderSTATUS,shifterSTATUS,OPC,HI,LO);
	-- run for 3600 ns
	--------- start of stimulus section ------------------	
	tb_clk : PROCESS
	BEGIN
		adderRes<="0000000011111111";
		shifterRes <="1111111100000000";
		adderSTATUS<="11";
		shifterRes<= "00";
		OPC <= "00001";
		for i in 0 to 20 loop														 
			OPC<=OPC+1;
			wait for 100 ns;
		end loop;	
		
		WAIT;
	END PROCESS tb_clk;


END dtb_output;