$date
  Mon Sep 21 14:05:09 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ex_1b_if_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % f $end
$scope module exercise $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * f $end
$var reg 4 + abcd[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
X$
0%
X&
X'
X(
X)
0*
bXXXX +
#1000000
1!
1"
1#
1$
1&
1'
1(
1)
b1111 +
#2000000
0$
1%
0)
1*
b1110 +
#3000000
0#
1$
0%
0(
1)
0*
b1101 +
#4000000
0$
0)
b1100 +
#5000000
0"
1#
1$
1%
0'
1(
1)
1*
b1011 +
#6000000
0$
0)
b1010 +
#7000000
0#
1$
0%
0(
1)
0*
b1001 +
#8000000
0$
0)
b1000 +
#9000000
0!
1"
1#
1$
0&
1'
1(
1)
b0111 +
#10000000
0$
1%
0)
1*
b0110 +
#11000000
0#
1$
0%
0(
1)
0*
b0101 +
#12000000
0$
0)
b0100 +
#13000000
0"
1#
1$
1%
0'
1(
1)
1*
b0011 +
#14000000
0$
0)
b0010 +
#15000000
0#
1$
0%
0(
1)
0*
b0001 +
#16000000
0$
0)
b0000 +
#17000000
