read -sv run_verilog_mid/adder_32b_10_91_640e686744c4572016d3c72fd90accb2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_91_640e686744c4572016d3c72fd90accb2_yosys.v
