--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml testBench7segctrl.twx testBench7segctrl.ncd -o
testBench7segctrl.twr testBench7segctrl.pcf -ucf SegController47testbench.ucf

Design file:              testBench7segctrl.ncd
Physical constraint file: testBench7segctrl.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    0.949(R)|    0.849(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN0         |    8.411(R)|clk_BUFGP         |   0.000|
AN1         |    8.707(R)|clk_BUFGP         |   0.000|
AN2         |    8.511(R)|clk_BUFGP         |   0.000|
AN3         |    9.489(R)|clk_BUFGP         |   0.000|
Ca          |   10.111(R)|clk_BUFGP         |   0.000|
Cb          |    9.990(R)|clk_BUFGP         |   0.000|
Cc          |   10.777(R)|clk_BUFGP         |   0.000|
Cd          |   10.689(R)|clk_BUFGP         |   0.000|
Ce          |   10.074(R)|clk_BUFGP         |   0.000|
Cf          |   10.759(R)|clk_BUFGP         |   0.000|
Cg          |    9.263(R)|clk_BUFGP         |   0.000|
DP          |   10.548(R)|clk_BUFGP         |   0.000|
Mod<0>      |    7.787(R)|clk_BUFGP         |   0.000|
Mod<1>      |    7.935(R)|clk_BUFGP         |   0.000|
tp          |    8.005(R)|clk_BUFGP         |   0.000|
zero        |    8.553(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.565|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Dp0            |DP             |    6.795|
Dp1            |DP             |    6.822|
Dp2            |DP             |    6.892|
Dp3            |DP             |    7.281|
---------------+---------------+---------+


Analysis completed Mon Mar 17 23:28:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



