

================================================================
== Vivado HLS Report for 'aes_decrypt'
================================================================
* Date:           Tue Dec  3 11:39:39 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.923 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2793|     2793| 27.930 us | 27.930 us |  2793|  2793|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_aes_invMain_fu_123  |aes_invMain  |     2710|     2710| 27.100 us | 27.100 us |  2710|  2710|   none  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |        8|        8|         2|          -|          -|     4|    no    |
        |- Loop 2     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 2.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    136|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|      -|    1102|   3486|    0|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    164|    -|
|Register         |        -|      -|      51|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|    1153|   3786|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|       1|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+------+------+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------+-------------+---------+-------+------+------+-----+
    |grp_aes_invMain_fu_123  |aes_invMain  |        3|      0|  1102|  3486|    0|
    +------------------------+-------------+---------+-------+------+------+-----+
    |Total                   |             |        3|      0|  1102|  3486|    0|
    +------------------------+-------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |block_U  |aes_encrypt_block  |        1|  0|   0|    0|    16|    8|     1|          128|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                   |        1|  0|   0|    0|    16|    8|     1|          128|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln77_1_fu_198_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln77_fu_176_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln93_1_fu_273_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln93_fu_263_p2    |     +    |      0|  0|  13|           4|           4|
    |i_14_fu_217_p2        |     +    |      0|  0|  12|           3|           1|
    |i_fu_142_p2           |     +    |      0|  0|  12|           3|           1|
    |j_5_fu_245_p2         |     +    |      0|  0|  12|           3|           1|
    |j_fu_170_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln72_fu_136_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln75_fu_164_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln88_fu_211_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln91_fu_239_p2   |   icmp   |      0|  0|   9|           3|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 136|          40|          36|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  44|          9|    1|          9|
    |block_address0  |  21|          4|    4|         16|
    |block_ce0       |  15|          3|    1|          3|
    |block_ce1       |   9|          2|    1|          2|
    |block_d0        |  15|          3|    8|         24|
    |block_we0       |  15|          3|    1|          3|
    |block_we1       |   9|          2|    1|          2|
    |i_0_reg_79      |   9|          2|    3|          6|
    |i_1_reg_101     |   9|          2|    3|          6|
    |j_0_reg_90      |   9|          2|    3|          6|
    |j_1_reg_112     |   9|          2|    3|          6|
    +----------------+----+-----------+-----+-----------+
    |Total           | 164|         34|   29|         83|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |add_ln77_1_reg_313                   |  4|   0|    4|          0|
    |add_ln93_1_reg_349                   |  4|   0|    4|          0|
    |ap_CS_fsm                            |  8|   0|    8|          0|
    |grp_aes_invMain_fu_123_ap_start_reg  |  1|   0|    1|          0|
    |i_0_reg_79                           |  3|   0|    3|          0|
    |i_14_reg_326                         |  3|   0|    3|          0|
    |i_1_reg_101                          |  3|   0|    3|          0|
    |i_reg_290                            |  3|   0|    3|          0|
    |j_0_reg_90                           |  3|   0|    3|          0|
    |j_1_reg_112                          |  3|   0|    3|          0|
    |j_5_reg_339                          |  3|   0|    3|          0|
    |j_reg_303                            |  3|   0|    3|          0|
    |shl_ln4_reg_331                      |  2|   0|    4|          2|
    |shl_ln_reg_295                       |  2|   0|    4|          2|
    |zext_ln72_reg_282                    |  3|   0|    4|          1|
    |zext_ln88_reg_318                    |  3|   0|    4|          1|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 51|   0|   57|          6|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  aes_decrypt | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  aes_decrypt | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  aes_decrypt | return value |
|ap_done            | out |    1| ap_ctrl_hs |  aes_decrypt | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  aes_decrypt | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  aes_decrypt | return value |
|input_r_address0   | out |    4|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    8|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    8|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%block = alloca [16 x i8], align 16" [../../refactored/decrypt.cpp:59]   --->   Operation 9 'alloca' 'block' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.loopexit1" [../../refactored/decrypt.cpp:72]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit1.loopexit ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i3 %i_0 to i4" [../../refactored/decrypt.cpp:72]   --->   Operation 12 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.13ns)   --->   "%icmp_ln72 = icmp eq i3 %i_0, -4" [../../refactored/decrypt.cpp:72]   --->   Operation 13 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [../../refactored/decrypt.cpp:72]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %2, label %.preheader1.preheader" [../../refactored/decrypt.cpp:72]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i3 %i_0 to i2" [../../refactored/decrypt.cpp:77]   --->   Operation 17 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln77, i2 0)" [../../refactored/decrypt.cpp:77]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %.preheader1" [../../refactored/decrypt.cpp:75]   --->   Operation 19 'br' <Predicate = (!icmp_ln72)> <Delay = 1.76>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "call fastcc void @aes_invMain([16 x i8]* %block)" [../../refactored/decrypt.cpp:85]   --->   Operation 20 'call' <Predicate = (icmp_ln72)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader1.preheader ]"   --->   Operation 21 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i3 %j_0 to i4" [../../refactored/decrypt.cpp:75]   --->   Operation 22 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.13ns)   --->   "%icmp_ln75 = icmp eq i3 %j_0, -4" [../../refactored/decrypt.cpp:75]   --->   Operation 23 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 24 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [../../refactored/decrypt.cpp:75]   --->   Operation 25 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.loopexit1.loopexit, label %1" [../../refactored/decrypt.cpp:75]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln77 = add i4 %zext_ln75, %shl_ln" [../../refactored/decrypt.cpp:77]   --->   Operation 27 'add' 'add_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i4 %add_ln77 to i64" [../../refactored/decrypt.cpp:77]   --->   Operation 28 'zext' 'zext_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [16 x i8]* %input_r, i64 0, i64 %zext_ln77" [../../refactored/decrypt.cpp:77]   --->   Operation 29 'getelementptr' 'input_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.32ns)   --->   "%input_load = load i8* %input_addr, align 1" [../../refactored/decrypt.cpp:77]   --->   Operation 30 'load' 'input_load' <Predicate = (!icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i3 %j_0 to i2" [../../refactored/decrypt.cpp:77]   --->   Operation 31 'trunc' 'trunc_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln77_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln77_1, i2 0)" [../../refactored/decrypt.cpp:77]   --->   Operation 32 'bitconcatenate' 'shl_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln77_1 = add i4 %shl_ln77_1, %zext_ln72" [../../refactored/decrypt.cpp:77]   --->   Operation 33 'add' 'add_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 34 'br' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 35 [1/2] (2.32ns)   --->   "%input_load = load i8* %input_addr, align 1" [../../refactored/decrypt.cpp:77]   --->   Operation 35 'load' 'input_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i4 %add_ln77_1 to i64" [../../refactored/decrypt.cpp:77]   --->   Operation 36 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln77_1" [../../refactored/decrypt.cpp:77]   --->   Operation 37 'getelementptr' 'block_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.32ns)   --->   "store i8 %input_load, i8* %block_addr, align 1" [../../refactored/decrypt.cpp:77]   --->   Operation 38 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader1" [../../refactored/decrypt.cpp:75]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.76>
ST_5 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @aes_invMain([16 x i8]* %block)" [../../refactored/decrypt.cpp:85]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (1.76ns)   --->   "br label %.loopexit" [../../refactored/decrypt.cpp:88]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %2 ], [ %i_14, %.loopexit.loopexit ]"   --->   Operation 42 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i3 %i_1 to i4" [../../refactored/decrypt.cpp:88]   --->   Operation 43 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.13ns)   --->   "%icmp_ln88 = icmp eq i3 %i_1, -4" [../../refactored/decrypt.cpp:88]   --->   Operation 44 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 45 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.65ns)   --->   "%i_14 = add i3 %i_1, 1" [../../refactored/decrypt.cpp:88]   --->   Operation 46 'add' 'i_14' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %4, label %.preheader.preheader" [../../refactored/decrypt.cpp:88]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %i_1 to i2" [../../refactored/decrypt.cpp:93]   --->   Operation 48 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln93, i2 0)" [../../refactored/decrypt.cpp:93]   --->   Operation 49 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.76ns)   --->   "br label %.preheader" [../../refactored/decrypt.cpp:91]   --->   Operation 50 'br' <Predicate = (!icmp_ln88)> <Delay = 1.76>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [../../refactored/decrypt.cpp:96]   --->   Operation 51 'ret' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.05>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %j_5, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 52 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i3 %j_1 to i4" [../../refactored/decrypt.cpp:91]   --->   Operation 53 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (1.13ns)   --->   "%icmp_ln91 = icmp eq i3 %j_1, -4" [../../refactored/decrypt.cpp:91]   --->   Operation 54 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 55 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.65ns)   --->   "%j_5 = add i3 %j_1, 1" [../../refactored/decrypt.cpp:91]   --->   Operation 56 'add' 'j_5' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %.loopexit.loopexit, label %3" [../../refactored/decrypt.cpp:91]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i3 %j_1 to i2" [../../refactored/decrypt.cpp:93]   --->   Operation 58 'trunc' 'trunc_ln93_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln93_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln93_1, i2 0)" [../../refactored/decrypt.cpp:93]   --->   Operation 59 'bitconcatenate' 'shl_ln93_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln93 = add i4 %shl_ln93_1, %zext_ln88" [../../refactored/decrypt.cpp:93]   --->   Operation 60 'add' 'add_ln93' <Predicate = (!icmp_ln91)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i4 %add_ln93 to i64" [../../refactored/decrypt.cpp:93]   --->   Operation 61 'zext' 'zext_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%block_addr_2 = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln93" [../../refactored/decrypt.cpp:93]   --->   Operation 62 'getelementptr' 'block_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (2.32ns)   --->   "%block_load = load i8* %block_addr_2, align 1" [../../refactored/decrypt.cpp:93]   --->   Operation 63 'load' 'block_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln93_1 = add i4 %zext_ln91, %shl_ln4" [../../refactored/decrypt.cpp:93]   --->   Operation 64 'add' 'add_ln93_1' <Predicate = (!icmp_ln91)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 65 'br' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.64>
ST_8 : Operation 66 [1/2] (2.32ns)   --->   "%block_load = load i8* %block_addr_2, align 1" [../../refactored/decrypt.cpp:93]   --->   Operation 66 'load' 'block_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i4 %add_ln93_1 to i64" [../../refactored/decrypt.cpp:93]   --->   Operation 67 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [16 x i8]* %output_r, i64 0, i64 %zext_ln93_1" [../../refactored/decrypt.cpp:93]   --->   Operation 68 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (2.32ns)   --->   "store i8 %block_load, i8* %output_addr, align 1" [../../refactored/decrypt.cpp:93]   --->   Operation 69 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader" [../../refactored/decrypt.cpp:91]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ expandedKey23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rsbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
block        (alloca           ) [ 001111111]
br_ln72      (br               ) [ 011110000]
i_0          (phi              ) [ 001000000]
zext_ln72    (zext             ) [ 000110000]
icmp_ln72    (icmp             ) [ 001110000]
empty        (speclooptripcount) [ 000000000]
i            (add              ) [ 011110000]
br_ln72      (br               ) [ 000000000]
trunc_ln77   (trunc            ) [ 000000000]
shl_ln       (bitconcatenate   ) [ 000110000]
br_ln75      (br               ) [ 001110000]
j_0          (phi              ) [ 000100000]
zext_ln75    (zext             ) [ 000000000]
icmp_ln75    (icmp             ) [ 001110000]
empty_38     (speclooptripcount) [ 000000000]
j            (add              ) [ 001110000]
br_ln75      (br               ) [ 000000000]
add_ln77     (add              ) [ 000000000]
zext_ln77    (zext             ) [ 000000000]
input_addr   (getelementptr    ) [ 000010000]
trunc_ln77_1 (trunc            ) [ 000000000]
shl_ln77_1   (bitconcatenate   ) [ 000000000]
add_ln77_1   (add              ) [ 000010000]
br_ln0       (br               ) [ 011110000]
input_load   (load             ) [ 000000000]
zext_ln77_1  (zext             ) [ 000000000]
block_addr   (getelementptr    ) [ 000000000]
store_ln77   (store            ) [ 000000000]
br_ln75      (br               ) [ 001110000]
call_ln85    (call             ) [ 000000000]
br_ln88      (br               ) [ 000001111]
i_1          (phi              ) [ 000000100]
zext_ln88    (zext             ) [ 000000011]
icmp_ln88    (icmp             ) [ 000000111]
empty_39     (speclooptripcount) [ 000000000]
i_14         (add              ) [ 000001111]
br_ln88      (br               ) [ 000000000]
trunc_ln93   (trunc            ) [ 000000000]
shl_ln4      (bitconcatenate   ) [ 000000011]
br_ln91      (br               ) [ 000000111]
ret_ln96     (ret              ) [ 000000000]
j_1          (phi              ) [ 000000010]
zext_ln91    (zext             ) [ 000000000]
icmp_ln91    (icmp             ) [ 000000111]
empty_40     (speclooptripcount) [ 000000000]
j_5          (add              ) [ 000000111]
br_ln91      (br               ) [ 000000000]
trunc_ln93_1 (trunc            ) [ 000000000]
shl_ln93_1   (bitconcatenate   ) [ 000000000]
add_ln93     (add              ) [ 000000000]
zext_ln93    (zext             ) [ 000000000]
block_addr_2 (getelementptr    ) [ 000000001]
add_ln93_1   (add              ) [ 000000001]
br_ln0       (br               ) [ 000001111]
block_load   (load             ) [ 000000000]
zext_ln93_1  (zext             ) [ 000000000]
output_addr  (getelementptr    ) [ 000000000]
store_ln93   (store            ) [ 000000000]
br_ln91      (br               ) [ 000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="expandedKey23">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rsbox">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_invMain"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="block_alloca_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="input_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="4" slack="0"/>
<pin id="36" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="4" slack="0"/>
<pin id="41" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="42" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="45" class="1004" name="block_addr_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="4" slack="0"/>
<pin id="49" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="0"/>
<pin id="53" dir="0" index="1" bw="8" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln77/4 block_load/7 "/>
</bind>
</comp>

<comp id="58" class="1004" name="block_addr_2_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr_2/7 "/>
</bind>
</comp>

<comp id="65" class="1004" name="output_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln93_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/8 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_0_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="1"/>
<pin id="81" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_0_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="j_0_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="1"/>
<pin id="92" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_0_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="i_1_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="1"/>
<pin id="103" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_1_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="3" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="112" class="1005" name="j_1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="1"/>
<pin id="114" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="j_1_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_aes_invMain_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="0" index="3" bw="8" slack="0"/>
<pin id="128" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln72_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln72_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="3" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln77_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="shl_ln_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln75_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln75_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="j_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln77_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="1"/>
<pin id="179" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln77_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln77_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77_1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="shl_ln77_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln77_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln77_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="1"/>
<pin id="201" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln77_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln88_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln88_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_14_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln93_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="shl_ln4_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="2" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln91_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/7 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln91_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="j_5_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln93_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93_1/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shl_ln93_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="2" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln93_1/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln93_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="3" slack="1"/>
<pin id="266" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln93_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln93_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="1"/>
<pin id="276" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln93_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/8 "/>
</bind>
</comp>

<comp id="282" class="1005" name="zext_ln72_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="1"/>
<pin id="284" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln72 "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="295" class="1005" name="shl_ln_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="1"/>
<pin id="297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="303" class="1005" name="j_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="308" class="1005" name="input_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="1"/>
<pin id="310" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="add_ln77_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="zext_ln88_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln88 "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_14_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="331" class="1005" name="shl_ln4_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln4 "/>
</bind>
</comp>

<comp id="339" class="1005" name="j_5_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="344" class="1005" name="block_addr_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="block_addr_2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="add_ln93_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="1"/>
<pin id="351" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln93_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="26" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="50"><net_src comp="26" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="56"><net_src comp="39" pin="3"/><net_sink comp="51" pin=1"/></net>

<net id="57"><net_src comp="45" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="64"><net_src comp="58" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="26" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="51" pin="3"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="135"><net_src comp="83" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="83" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="83" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="83" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="94" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="94" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="94" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="160" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="189"><net_src comp="94" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="210"><net_src comp="105" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="105" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="105" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="105" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="116" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="116" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="116" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="116" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="277"><net_src comp="235" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="285"><net_src comp="132" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="293"><net_src comp="142" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="298"><net_src comp="152" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="306"><net_src comp="170" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="311"><net_src comp="32" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="316"><net_src comp="198" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="321"><net_src comp="207" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="329"><net_src comp="217" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="334"><net_src comp="227" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="342"><net_src comp="245" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="347"><net_src comp="58" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="352"><net_src comp="273" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="278" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
	Port: expandedKey23 | {}
	Port: rsbox | {}
 - Input state : 
	Port: aes_decrypt : input_r | {3 4 }
	Port: aes_decrypt : expandedKey23 | {2 5 }
	Port: aes_decrypt : rsbox | {2 5 }
  - Chain level:
	State 1
	State 2
		zext_ln72 : 1
		icmp_ln72 : 1
		i : 1
		br_ln72 : 2
		trunc_ln77 : 1
		shl_ln : 2
	State 3
		zext_ln75 : 1
		icmp_ln75 : 1
		j : 1
		br_ln75 : 2
		add_ln77 : 2
		zext_ln77 : 3
		input_addr : 4
		input_load : 5
		trunc_ln77_1 : 1
		shl_ln77_1 : 2
		add_ln77_1 : 3
	State 4
		block_addr : 1
		store_ln77 : 2
	State 5
	State 6
		zext_ln88 : 1
		icmp_ln88 : 1
		i_14 : 1
		br_ln88 : 2
		trunc_ln93 : 1
		shl_ln4 : 2
	State 7
		zext_ln91 : 1
		icmp_ln91 : 1
		j_5 : 1
		br_ln91 : 2
		trunc_ln93_1 : 1
		shl_ln93_1 : 2
		add_ln93 : 3
		zext_ln93 : 4
		block_addr_2 : 5
		block_load : 6
		add_ln93_1 : 2
	State 8
		output_addr : 1
		store_ln93 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------|---------|---------|---------|---------|---------|
|   call   | grp_aes_invMain_fu_123 |    0    | 70.1656 |   1641  |   2122  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |        i_fu_142        |    0    |    0    |    0    |    12   |    0    |
|          |        j_fu_170        |    0    |    0    |    0    |    12   |    0    |
|          |     add_ln77_fu_176    |    0    |    0    |    0    |    13   |    0    |
|    add   |    add_ln77_1_fu_198   |    0    |    0    |    0    |    13   |    0    |
|          |       i_14_fu_217      |    0    |    0    |    0    |    12   |    0    |
|          |       j_5_fu_245       |    0    |    0    |    0    |    12   |    0    |
|          |     add_ln93_fu_263    |    0    |    0    |    0    |    13   |    0    |
|          |    add_ln93_1_fu_273   |    0    |    0    |    0    |    13   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |    icmp_ln72_fu_136    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |    icmp_ln75_fu_164    |    0    |    0    |    0    |    9    |    0    |
|          |    icmp_ln88_fu_211    |    0    |    0    |    0    |    9    |    0    |
|          |    icmp_ln91_fu_239    |    0    |    0    |    0    |    9    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |    zext_ln72_fu_132    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln75_fu_160    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln77_fu_181    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln77_1_fu_203   |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln88_fu_207    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln91_fu_235    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln93_fu_268    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln93_1_fu_278   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |    trunc_ln77_fu_148   |    0    |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln77_1_fu_186  |    0    |    0    |    0    |    0    |    0    |
|          |    trunc_ln93_fu_223   |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln93_1_fu_251  |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |      shl_ln_fu_152     |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|    shl_ln77_1_fu_190   |    0    |    0    |    0    |    0    |    0    |
|          |     shl_ln4_fu_227     |    0    |    0    |    0    |    0    |    0    |
|          |    shl_ln93_1_fu_255   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   Total  |                        |    0    | 70.1656 |   1641  |   2258  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|block|    1   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    1   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln77_1_reg_313 |    4   |
| add_ln93_1_reg_349 |    4   |
|block_addr_2_reg_344|    4   |
|     i_0_reg_79     |    3   |
|    i_14_reg_326    |    3   |
|     i_1_reg_101    |    3   |
|      i_reg_290     |    3   |
| input_addr_reg_308 |    4   |
|     j_0_reg_90     |    3   |
|     j_1_reg_112    |    3   |
|     j_5_reg_339    |    3   |
|      j_reg_303     |    3   |
|   shl_ln4_reg_331  |    4   |
|   shl_ln_reg_295   |    4   |
|  zext_ln72_reg_282 |    4   |
|  zext_ln88_reg_318 |    4   |
+--------------------+--------+
|        Total       |   56   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_39 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_51 |  p0  |   3  |   4  |   12   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   || 3.58375 ||    24   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   70   |  1641  |  2258  |    0   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   24   |    -   |
|  Register |    -   |    -   |   56   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   73   |  1697  |  2282  |    0   |
+-----------+--------+--------+--------+--------+--------+
