# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/KHJ/Desktop/LAB03/lab03_0319/lab03_0319.srcs/sources_1/new/my_add.v" --include "../../../../lab03_0319.srcs/sources_1/new" \
"../../../../lab03_0319.srcs/sim_1/new/tb_add.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
