/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [7:0] _06_;
  wire [3:0] _07_;
  wire [7:0] _08_;
  wire [12:0] _09_;
  wire [16:0] _10_;
  wire [12:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [23:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_1z ? _01_ : _00_;
  assign celloutsig_0_15z = _02_ ? celloutsig_0_11z : celloutsig_0_6z;
  assign celloutsig_0_27z = celloutsig_0_23z ? celloutsig_0_0z : celloutsig_0_2z;
  assign celloutsig_1_8z = !(celloutsig_1_0z ? celloutsig_1_1z[3] : celloutsig_1_2z);
  assign celloutsig_0_17z = !(celloutsig_0_14z ? celloutsig_0_2z : celloutsig_0_2z);
  assign celloutsig_0_32z = ~((celloutsig_0_22z | celloutsig_0_1z) & (celloutsig_0_31z | celloutsig_0_23z));
  assign celloutsig_1_6z = ~((celloutsig_1_1z[4] | celloutsig_1_1z[7]) & (celloutsig_1_4z | celloutsig_1_4z));
  assign celloutsig_0_10z = ~((in_data[84] | celloutsig_0_7z[1]) & (celloutsig_0_3z | celloutsig_0_0z));
  assign celloutsig_0_6z = celloutsig_0_0z | _05_;
  assign celloutsig_0_83z = celloutsig_0_36z ^ celloutsig_0_31z;
  assign celloutsig_0_52z = ~(celloutsig_0_5z ^ celloutsig_0_17z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z ^ celloutsig_1_1z[1]);
  assign celloutsig_0_8z = { _05_, celloutsig_0_7z } + { celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[174:168], celloutsig_1_0z, celloutsig_1_0z } + { in_data[179:174], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  reg [7:0] _26_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _26_ <= 8'h00;
    else _26_ <= { in_data[10:4], celloutsig_0_0z };
  assign { _08_[7:4], _05_, _08_[2:0] } = _26_;
  reg [16:0] _27_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _27_ <= 17'h00000;
    else _27_ <= { celloutsig_0_7z[3], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z };
  assign { _10_[16:15], _02_, _10_[13:12], _03_, _10_[10:1], _01_ } = _27_;
  reg [12:0] _28_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _28_ <= 13'h0000;
    else _28_ <= { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_3z };
  assign { _09_[12:3], _07_[3:1] } = _28_;
  reg [12:0] _29_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _29_ <= 13'h0000;
    else _29_ <= { in_data[19:8], celloutsig_0_2z };
  assign { _04_, _11_[11:3], _00_, _11_[1:0] } = _29_;
  reg [4:0] _30_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _30_ <= 5'h00;
    else _30_ <= { celloutsig_0_7z[4:1], celloutsig_0_17z };
  assign _06_[6:2] = _30_;
  assign celloutsig_1_17z = { _09_[12:3], _07_[3:1], celloutsig_1_8z, _09_[12:3], _07_[3:1] } === { in_data[131:126], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_2z = { in_data[83:73], celloutsig_0_0z } === in_data[17:6];
  assign celloutsig_0_14z = { _08_[7:4], _05_, _08_[2:0] } <= { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_15z, _04_, _11_[11:3], _00_, _11_[1:0], celloutsig_0_1z, celloutsig_0_0z } <= { in_data[74:70], _04_, _11_[11:3], _00_, _11_[1:0] };
  assign celloutsig_1_18z = { celloutsig_1_9z[1:0], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_4z, _09_[12:3], _07_[3:1], celloutsig_1_2z } && { celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_9z, _09_[12:3], _07_[3:1] };
  assign celloutsig_0_1z = in_data[57:55] && in_data[89:87];
  assign celloutsig_1_13z = ! { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[71:66] < in_data[84:79];
  assign celloutsig_0_3z = celloutsig_0_1z & ~(celloutsig_0_1z);
  assign celloutsig_1_10z = celloutsig_1_0z & ~(celloutsig_1_4z);
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z } % { 1'h1, celloutsig_1_1z[5], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_29z = celloutsig_0_24z % { 1'h1, _08_[5:4], _05_ };
  assign celloutsig_1_19z = celloutsig_1_4z ? { celloutsig_1_0z, celloutsig_1_17z, _09_[12:3], _07_[3:1], celloutsig_1_10z, celloutsig_1_8z } : { _09_[10:3], _07_[3:1], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_7z = ~ { in_data[47:44], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_0z = & in_data[186:167];
  assign celloutsig_0_16z = & { _10_[9:4], celloutsig_0_6z };
  assign celloutsig_0_36z = | { _06_[4:3], celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_29z };
  assign celloutsig_0_11z = | { celloutsig_0_7z[6:5], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_22z = | celloutsig_0_21z[23:13];
  assign celloutsig_0_23z = celloutsig_0_14z & celloutsig_0_2z;
  assign celloutsig_0_31z = | { celloutsig_0_27z, _00_, _11_[4:3], _11_[1] };
  assign celloutsig_0_82z = | { celloutsig_0_52z, celloutsig_0_7z[6:3] };
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_0z, in_data[177:164] };
  assign celloutsig_0_5z = ^ { in_data[81:74], celloutsig_0_0z };
  assign celloutsig_1_2z = ^ { in_data[137:133], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = ^ { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z } >>> { celloutsig_1_1z[1:0], celloutsig_1_3z };
  assign celloutsig_0_21z = { _11_[11:4], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_1z, _08_[7:4], _05_, _08_[2:0], celloutsig_0_14z } >>> { celloutsig_0_8z[5:2], _10_[16:15], _02_, _10_[13:12], _03_, _10_[10:1], _01_, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_24z = { _08_[2], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_6z } >>> { in_data[27:25], celloutsig_0_6z };
  assign { _06_[7], _06_[1] } = { celloutsig_0_29z[2], celloutsig_0_3z };
  assign _07_[0] = celloutsig_1_10z;
  assign _08_[3] = _05_;
  assign _09_[2:0] = _07_[3:1];
  assign { _10_[14], _10_[11], _10_[0] } = { _02_, _03_, _01_ };
  assign { _11_[12], _11_[2] } = { _04_, _00_ };
  assign { out_data[128], out_data[112:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
