$date
	Tue Feb 17 11:22:32 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simuli $end
$var wire 16 ! zout [15:0] $end
$var reg 8 " addr [7:0] $end
$var reg 1 # clk1 $end
$var reg 1 $ clk2 $end
$var reg 4 % func [3:0] $end
$var reg 4 & rd [3:0] $end
$var reg 4 ' rs1 [3:0] $end
$var reg 4 ( rs2 [3:0] $end
$var integer 32 ) k [31:0] $end
$scope module uut $end
$var wire 8 * addr [7:0] $end
$var wire 1 # clk1 $end
$var wire 1 $ clk2 $end
$var wire 4 + func [3:0] $end
$var wire 4 , rd [3:0] $end
$var wire 4 - rs1 [3:0] $end
$var wire 4 . rs2 [3:0] $end
$var wire 16 / zout [15:0] $end
$var reg 16 0 l1a [15:0] $end
$var reg 8 1 l1add [7:0] $end
$var reg 16 2 l1b [15:0] $end
$var reg 4 3 l1func [3:0] $end
$var reg 4 4 l1rd [3:0] $end
$var reg 8 5 l2add [7:0] $end
$var reg 4 6 l2rd [3:0] $end
$var reg 16 7 l2z [15:0] $end
$var reg 8 8 l3add [7:0] $end
$var reg 16 9 l3z [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
b10000 )
bx (
bx '
bx &
bx %
0$
1#
bx "
bx !
$end
#10
1$
0#
#20
0$
1#
b10 %
b10 +
b1111101 "
b1111101 *
b1010 &
b1010 ,
b1 (
b1 .
b110 '
b110 -
#22
b1111101 1
b1010 4
b10 3
b1 2
b110 0
#30
1$
0#
#32
b1111101 5
b1010 6
b110 7
#40
0$
1#
b11 %
b11 +
b1111110 "
b1111110 *
b1100 &
b1100 ,
b1000 (
b1000 .
b1001 '
b1001 -
#42
b1111110 1
b1100 4
b11 3
b1000 2
b1001 0
b1111101 8
b110 !
b110 /
b110 9
#50
1$
0#
#52
b1111110 5
b1100 6
b1001 7
#60
0$
1#
b100 %
b100 +
b1111101 "
b1111101 *
b1101 &
b1101 ,
b100 (
b100 .
b10 '
b10 -
#62
b1111110 8
b1001 !
b1001 /
b1001 9
b1111101 1
b1101 4
b100 3
b100 2
b10 0
#70
1$
0#
#72
b1111101 5
b1101 6
b100 7
#80
0$
1#
#82
b1111101 8
b100 !
b100 /
b100 9
#90
1$
0#
#100
0$
1#
#110
1$
0#
#120
0$
1#
