#   Basic Add logic gate
#   
#
#   in_1  -1-+---------\
#            |         -4- c_out
#   in_2  -2-+   add     |
#            |         -5- out_1
#   c_in  -3-+---------/
#
#

.chipsets:
input in_1
input in_2
input c_in
output c_out
output out_1
add gate

.links:
in_1:1 gate:1
in_2:1 gate:2
c_in:1 gate:3
gate:4 c_out:1
gate:5 out_1:1