#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x559373748a30 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x55937376f5a0_0 .var "error", 0 0;
v0x55937376f680_0 .var "error_R", 0 0;
v0x55937376f740_0 .var "error_c", 0 0;
v0x55937376f7e0_0 .var "error_s", 0 0;
v0x55937376f8a0_0 .var "error_z", 0 0;
v0x55937376f960_0 .var/i "errores", 31 0;
v0x55937376fa40_0 .var "t_A", 3 0;
v0x55937376fb00_0 .var "t_B", 3 0;
v0x55937376fc10_0 .var "t_Op", 1 0;
v0x55937376fcd0_0 .net "t_R", 3 0, L_0x559373773760;  1 drivers
v0x55937376fd90_0 .net "t_c", 0 0, L_0x5593737719a0;  1 drivers
v0x55937376fe80_0 .var "t_cin", 0 0;
v0x55937376ff70_0 .var "t_l", 0 0;
v0x559373770060_0 .net "t_s", 0 0, L_0x559373774520;  1 drivers
v0x559373770100_0 .net "t_z", 0 0, L_0x5593737741a0;  1 drivers
S_0x559373747d80 .scope task, "check" "check" 2 58, 2 58 0, S_0x559373748a30;
 .timescale -9 -11;
v0x559373729c50_0 .var "expected_R", 4 0;
v0x559373729950_0 .var "expected_c", 0 0;
v0x559373764d60_0 .var "expected_s", 0 0;
v0x559373764e00_0 .var "expected_z", 0 0;
TD_alu_tb.check ;
    %vpi_call 2 63 "$write", "tiempo=%0d A=%b B=%b c_in=%b L=%b OP=%b R=%b, Z=%b, C=%b, S=%b.", $time, v0x55937376fa40_0, v0x55937376fb00_0, v0x55937376fe80_0, v0x55937376ff70_0, v0x55937376fc10_0, v0x55937376fcd0_0, v0x559373770100_0, v0x55937376fd90_0, v0x559373770060_0 {0 0 0};
    %load/vec4 v0x55937376ff70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55937376fc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 73 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x55937376fc10_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x55937376fa40_0;
    %load/vec4 v0x55937376fb00_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x559373729c50_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x55937376fa40_0;
    %load/vec4 v0x55937376fb00_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x559373729c50_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x55937376fa40_0;
    %load/vec4 v0x55937376fb00_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x559373729c50_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x55937376fa40_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x559373729c50_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559373729950_0, 0, 1;
    %load/vec4 v0x559373729c50_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x559373764d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55937376f7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55937376f740_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55937376fc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 89 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x55937376fc10_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x55937376fa40_0;
    %pad/u 5;
    %load/vec4 v0x55937376fe80_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x559373729c50_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x55937376fa40_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %load/vec4 v0x55937376fe80_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x559373729c50_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x55937376fa40_0;
    %pad/u 5;
    %load/vec4 v0x55937376fb00_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55937376fe80_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x559373729c50_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x55937376fa40_0;
    %pad/u 5;
    %addi 1, 0, 5;
    %load/vec4 v0x55937376fe80_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x559373729c50_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x559373729c50_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x559373729950_0, 0, 1;
    %load/vec4 v0x559373729c50_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x559373764d60_0, 0, 1;
    %load/vec4 v0x559373764d60_0;
    %load/vec4 v0x559373770060_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x55937376f7e0_0, 0, 1;
    %load/vec4 v0x559373729950_0;
    %load/vec4 v0x55937376fd90_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x55937376f740_0, 0, 1;
T_0.1 ;
    %load/vec4 v0x559373729c50_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x559373764e00_0, 0, 1;
    %load/vec4 v0x559373729c50_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55937376fcd0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x55937376f680_0, 0, 1;
    %load/vec4 v0x559373764e00_0;
    %load/vec4 v0x559373770100_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x55937376f8a0_0, 0, 1;
    %load/vec4 v0x55937376f680_0;
    %load/vec4 v0x55937376f8a0_0;
    %or;
    %load/vec4 v0x55937376f7e0_0;
    %or;
    %load/vec4 v0x55937376f740_0;
    %or;
    %store/vec4 v0x55937376f5a0_0, 0, 1;
    %load/vec4 v0x55937376f5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x55937376f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55937376f960_0, 0, 32;
    %vpi_call 2 106 "$display", " ---- ERROR" {0 0 0};
    %load/vec4 v0x55937376f680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 108 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x559373729c50_0, 0, 4>, v0x55937376fcd0_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x55937376f8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 110 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x559373764e00_0, v0x559373770100_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x55937376f7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %vpi_call 2 112 "$display", "\011Flag de signo esperado %b, obtenido %b", v0x559373764d60_0, v0x559373770060_0 {0 0 0};
T_0.20 ;
    %load/vec4 v0x55937376f740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %vpi_call 2 114 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x559373729950_0, v0x55937376fd90_0 {0 0 0};
T_0.22 ;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 117 "$display", " ---- OK" {0 0 0};
T_0.15 ;
    %end;
S_0x559373764ec0 .scope module, "mat" "alu" 2 16, 3 1 0, S_0x559373748a30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "c_out";
    .port_info 3 /OUTPUT 1 "sign";
    .port_info 4 /INPUT 4 "A";
    .port_info 5 /INPUT 4 "B";
    .port_info 6 /INPUT 1 "c_in";
    .port_info 7 /INPUT 2 "ALUOP";
    .port_info 8 /INPUT 1 "l";
L_0x5593737703d0 .functor NOT 1, L_0x559373770330, C4<0>, C4<0>, C4<0>;
L_0x559373770490 .functor AND 1, L_0x559373770290, L_0x5593737703d0, C4<1>, C4<1>;
L_0x5593737705a0 .functor OR 1, v0x55937376ff70_0, L_0x559373770490, C4<0>, C4<0>;
L_0x559373770820 .functor NOT 1, L_0x559373770780, C4<0>, C4<0>, C4<0>;
L_0x559373770910 .functor AND 1, L_0x5593737706b0, L_0x559373770820, C4<1>, C4<1>;
L_0x559373770a20 .functor OR 1, v0x55937376ff70_0, L_0x559373770910, C4<0>, C4<0>;
L_0x559373770bb0 .functor NOT 1, v0x55937376ff70_0, C4<0>, C4<0>, C4<0>;
L_0x559373770f10 .functor NOT 1, L_0x559373770c20, C4<0>, C4<0>, C4<0>;
L_0x559373771020 .functor AND 1, L_0x559373770bb0, L_0x559373770f10, C4<1>, C4<1>;
L_0x5593737711d0 .functor AND 1, L_0x559373771020, L_0x559373771130, C4<1>, C4<1>;
L_0x559373773ac0 .functor NOT 1, L_0x559373773940, C4<0>, C4<0>, C4<0>;
L_0x559373773bd0 .functor NOT 1, L_0x559373773b30, C4<0>, C4<0>, C4<0>;
L_0x559373773cb0 .functor AND 1, L_0x559373773ac0, L_0x559373773bd0, C4<1>, C4<1>;
L_0x559373773e20 .functor NOT 1, L_0x559373773d20, C4<0>, C4<0>, C4<0>;
L_0x559373773c40 .functor AND 1, L_0x559373773cb0, L_0x559373773e20, C4<1>, C4<1>;
L_0x559373774050 .functor NOT 1, L_0x559373773fb0, C4<0>, C4<0>, C4<0>;
L_0x5593737741a0 .functor AND 1, L_0x559373773c40, L_0x559373774050, C4<1>, C4<1>;
v0x55937376cd80_0 .net "A", 3 0, v0x55937376fa40_0;  1 drivers
v0x55937376ceb0_0 .net "ALUOP", 1 0, v0x55937376fc10_0;  1 drivers
v0x55937376cf70_0 .net "B", 3 0, v0x55937376fb00_0;  1 drivers
v0x55937376d010_0 .net "OP1", 3 0, L_0x559373771480;  1 drivers
v0x55937376d0b0_0 .net "OP2", 3 0, L_0x559373771870;  1 drivers
v0x55937376d1c0_0 .net "R", 3 0, L_0x559373773760;  alias, 1 drivers
v0x55937376d280_0 .net *"_ivl_13", 0 0, L_0x5593737706b0;  1 drivers
v0x55937376d340_0 .net *"_ivl_15", 0 0, L_0x559373770780;  1 drivers
v0x55937376d420_0 .net *"_ivl_16", 0 0, L_0x559373770820;  1 drivers
v0x55937376d500_0 .net *"_ivl_18", 0 0, L_0x559373770910;  1 drivers
v0x55937376d5e0_0 .net *"_ivl_22", 0 0, L_0x559373770bb0;  1 drivers
v0x55937376d6c0_0 .net *"_ivl_25", 0 0, L_0x559373770c20;  1 drivers
v0x55937376d7a0_0 .net *"_ivl_26", 0 0, L_0x559373770f10;  1 drivers
v0x55937376d880_0 .net *"_ivl_28", 0 0, L_0x559373771020;  1 drivers
v0x55937376d960_0 .net *"_ivl_3", 0 0, L_0x559373770290;  1 drivers
v0x55937376da40_0 .net *"_ivl_31", 0 0, L_0x559373771130;  1 drivers
v0x55937376db20_0 .net *"_ivl_39", 0 0, L_0x559373773940;  1 drivers
v0x55937376dc00_0 .net *"_ivl_40", 0 0, L_0x559373773ac0;  1 drivers
v0x55937376dce0_0 .net *"_ivl_43", 0 0, L_0x559373773b30;  1 drivers
v0x55937376ddc0_0 .net *"_ivl_44", 0 0, L_0x559373773bd0;  1 drivers
v0x55937376dea0_0 .net *"_ivl_46", 0 0, L_0x559373773cb0;  1 drivers
v0x55937376df80_0 .net *"_ivl_49", 0 0, L_0x559373773d20;  1 drivers
v0x55937376e060_0 .net *"_ivl_5", 0 0, L_0x559373770330;  1 drivers
v0x55937376e140_0 .net *"_ivl_50", 0 0, L_0x559373773e20;  1 drivers
v0x55937376e220_0 .net *"_ivl_52", 0 0, L_0x559373773c40;  1 drivers
v0x55937376e300_0 .net *"_ivl_55", 0 0, L_0x559373773fb0;  1 drivers
v0x55937376e3e0_0 .net *"_ivl_56", 0 0, L_0x559373774050;  1 drivers
v0x55937376e4c0_0 .net *"_ivl_6", 0 0, L_0x5593737703d0;  1 drivers
L_0x7f74d823b180 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x55937376e5a0_0 .net *"_ivl_60", 0 0, L_0x7f74d823b180;  1 drivers
v0x55937376e680_0 .net *"_ivl_63", 0 0, L_0x559373774300;  1 drivers
v0x55937376e760_0 .net *"_ivl_8", 0 0, L_0x559373770490;  1 drivers
v0x55937376e840_0 .net "abajo", 3 0, L_0x5593737716d0;  1 drivers
v0x55937376e900_0 .net "add1", 0 0, L_0x5593737701a0;  1 drivers
v0x55937376ebb0_0 .net "arriba", 3 0, L_0x559373771390;  1 drivers
v0x55937376eca0_0 .net "c_in", 0 0, v0x55937376fe80_0;  1 drivers
v0x55937376ed40_0 .net "c_out", 0 0, L_0x5593737719a0;  alias, 1 drivers
v0x55937376ee10_0 .net "cpl", 0 0, L_0x5593737711d0;  1 drivers
v0x55937376eee0_0 .net "l", 0 0, v0x55937376ff70_0;  1 drivers
v0x55937376efb0_0 .net "op_1", 0 0, L_0x5593737705a0;  1 drivers
v0x55937376f080_0 .net "op_2", 0 0, L_0x559373770a20;  1 drivers
v0x55937376f150_0 .net "sign", 0 0, L_0x559373774520;  alias, 1 drivers
v0x55937376f1f0_0 .net "sum4_out", 3 0, L_0x559373771a40;  1 drivers
v0x55937376f2e0_0 .net "ul4_out", 3 0, L_0x5593737733b0;  1 drivers
v0x55937376f3d0_0 .net "zero", 0 0, L_0x5593737741a0;  alias, 1 drivers
L_0x5593737701a0 .part v0x55937376fc10_0, 0, 1;
L_0x559373770290 .part v0x55937376fc10_0, 1, 1;
L_0x559373770330 .part v0x55937376fc10_0, 0, 1;
L_0x5593737706b0 .part v0x55937376fc10_0, 1, 1;
L_0x559373770780 .part v0x55937376fc10_0, 0, 1;
L_0x559373770c20 .part v0x55937376fc10_0, 1, 1;
L_0x559373771130 .part v0x55937376fc10_0, 0, 1;
L_0x559373773940 .part L_0x559373773760, 3, 1;
L_0x559373773b30 .part L_0x559373773760, 2, 1;
L_0x559373773d20 .part L_0x559373773760, 1, 1;
L_0x559373773fb0 .part L_0x559373773760, 0, 1;
L_0x559373774300 .part L_0x559373773760, 3, 1;
L_0x559373774520 .functor MUXZ 1, L_0x559373774300, L_0x7f74d823b180, v0x55937376ff70_0, C4<>;
S_0x5593737651f0 .scope module, "compl_1" "compl1" 3 32, 4 1 0, S_0x559373764ec0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "Inp";
    .port_info 2 /INPUT 1 "cpl";
L_0x559373771770 .functor NOT 4, L_0x5593737716d0, C4<0000>, C4<0000>, C4<0000>;
v0x559373765440_0 .net "Inp", 3 0, L_0x5593737716d0;  alias, 1 drivers
v0x559373765540_0 .net "Out", 3 0, L_0x559373771870;  alias, 1 drivers
v0x559373765620_0 .net *"_ivl_0", 3 0, L_0x559373771770;  1 drivers
v0x5593737656e0_0 .net "cpl", 0 0, L_0x5593737711d0;  alias, 1 drivers
L_0x559373771870 .functor MUXZ 4, L_0x5593737716d0, L_0x559373771770, L_0x5593737711d0, C4<>;
S_0x559373765820 .scope module, "mux_1" "mux2_4" 3 27, 5 1 0, S_0x559373764ec0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
L_0x7f74d823b018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x559373765a70_0 .net "A", 3 0, L_0x7f74d823b018;  1 drivers
L_0x7f74d823b060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x559373765b50_0 .net "B", 3 0, L_0x7f74d823b060;  1 drivers
v0x559373765c30_0 .net "Out", 3 0, L_0x559373771390;  alias, 1 drivers
v0x559373765cf0_0 .net "s", 0 0, L_0x5593737701a0;  alias, 1 drivers
L_0x559373771390 .functor MUXZ 4, L_0x7f74d823b018, L_0x7f74d823b060, L_0x5593737701a0, C4<>;
S_0x559373765e30 .scope module, "mux_2" "mux2_4" 3 31, 5 1 0, S_0x559373764ec0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x5593737660b0_0 .net "A", 3 0, v0x55937376fa40_0;  alias, 1 drivers
v0x559373766190_0 .net "B", 3 0, v0x55937376fb00_0;  alias, 1 drivers
v0x559373766270_0 .net "Out", 3 0, L_0x5593737716d0;  alias, 1 drivers
v0x559373766370_0 .net "s", 0 0, L_0x559373770a20;  alias, 1 drivers
L_0x5593737716d0 .functor MUXZ 4, v0x55937376fa40_0, v0x55937376fb00_0, L_0x559373770a20, C4<>;
S_0x5593737664c0 .scope module, "mux_3" "mux2_4" 3 28, 5 1 0, S_0x559373764ec0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x559373766710_0 .net "A", 3 0, L_0x559373771390;  alias, 1 drivers
v0x559373766820_0 .net "B", 3 0, v0x55937376fa40_0;  alias, 1 drivers
v0x5593737668f0_0 .net "Out", 3 0, L_0x559373771480;  alias, 1 drivers
v0x5593737669c0_0 .net "s", 0 0, L_0x5593737705a0;  alias, 1 drivers
L_0x559373771480 .functor MUXZ 4, L_0x559373771390, v0x55937376fa40_0, L_0x5593737705a0, C4<>;
S_0x559373766b30 .scope module, "mux_4" "mux2_4" 3 41, 5 1 0, S_0x559373764ec0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x559373766dd0_0 .net "A", 3 0, L_0x559373771a40;  alias, 1 drivers
v0x559373766ed0_0 .net "B", 3 0, L_0x5593737733b0;  alias, 1 drivers
v0x559373766fb0_0 .net "Out", 3 0, L_0x559373773760;  alias, 1 drivers
v0x559373767070_0 .net "s", 0 0, v0x55937376ff70_0;  alias, 1 drivers
L_0x559373773760 .functor MUXZ 4, L_0x559373771a40, L_0x5593737733b0, v0x55937376ff70_0, C4<>;
S_0x5593737671e0 .scope module, "sum_1" "sum4_v2" 3 35, 6 1 0, S_0x559373764ec0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "c_in";
v0x5593737673c0_0 .net "A", 3 0, L_0x559373771480;  alias, 1 drivers
v0x5593737674d0_0 .net "B", 3 0, L_0x559373771870;  alias, 1 drivers
v0x5593737675a0_0 .net "S", 3 0, L_0x559373771a40;  alias, 1 drivers
L_0x7f74d823b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5593737676a0_0 .net *"_ivl_10", 0 0, L_0x7f74d823b0f0;  1 drivers
v0x559373767740_0 .net *"_ivl_11", 4 0, L_0x559373771c50;  1 drivers
v0x559373767870_0 .net *"_ivl_13", 4 0, L_0x559373771db0;  1 drivers
L_0x7f74d823b138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x559373767950_0 .net *"_ivl_16", 3 0, L_0x7f74d823b138;  1 drivers
v0x559373767a30_0 .net *"_ivl_17", 4 0, L_0x559373771f30;  1 drivers
v0x559373767b10_0 .net *"_ivl_3", 4 0, L_0x559373771ae0;  1 drivers
L_0x7f74d823b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559373767bf0_0 .net *"_ivl_6", 0 0, L_0x7f74d823b0a8;  1 drivers
v0x559373767cd0_0 .net *"_ivl_7", 4 0, L_0x559373771b80;  1 drivers
v0x559373767db0_0 .net "c_in", 0 0, v0x55937376fe80_0;  alias, 1 drivers
v0x559373767e70_0 .net "c_out", 0 0, L_0x5593737719a0;  alias, 1 drivers
L_0x5593737719a0 .part L_0x559373771f30, 4, 1;
L_0x559373771a40 .part L_0x559373771f30, 0, 4;
L_0x559373771ae0 .concat [ 4 1 0 0], L_0x559373771480, L_0x7f74d823b0a8;
L_0x559373771b80 .concat [ 4 1 0 0], L_0x559373771870, L_0x7f74d823b0f0;
L_0x559373771c50 .arith/sum 5, L_0x559373771ae0, L_0x559373771b80;
L_0x559373771db0 .concat [ 1 4 0 0], v0x55937376fe80_0, L_0x7f74d823b138;
L_0x559373771f30 .arith/sum 5, L_0x559373771c50, L_0x559373771db0;
S_0x559373767fd0 .scope module, "ul_4" "ul4" 3 38, 7 1 0, S_0x559373764ec0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 2 "S";
v0x55937376c9a0_0 .net "A", 3 0, L_0x559373771480;  alias, 1 drivers
v0x55937376cab0_0 .net "B", 3 0, L_0x559373771870;  alias, 1 drivers
v0x55937376cbc0_0 .net "Out", 3 0, L_0x5593737733b0;  alias, 1 drivers
v0x55937376cc60_0 .net "S", 1 0, v0x55937376fc10_0;  alias, 1 drivers
L_0x559373772430 .part L_0x559373771480, 0, 1;
L_0x5593737724d0 .part L_0x559373771870, 0, 1;
L_0x559373772990 .part L_0x559373771480, 1, 1;
L_0x559373772a30 .part L_0x559373771870, 1, 1;
L_0x559373772ef0 .part L_0x559373771480, 2, 1;
L_0x559373772f90 .part L_0x559373771870, 2, 1;
L_0x5593737733b0 .concat8 [ 1 1 1 1], v0x559373768bc0_0, v0x559373769d70_0, v0x55937376af40_0, v0x55937376c140_0;
L_0x559373773540 .part L_0x559373771480, 3, 1;
L_0x559373773630 .part L_0x559373771870, 3, 1;
S_0x5593737681d0 .scope module, "cl1" "cl" 7 5, 8 1 0, S_0x559373767fd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x559373771cf0 .functor AND 1, L_0x559373772430, L_0x5593737724d0, C4<1>, C4<1>;
L_0x5593737720c0 .functor OR 1, L_0x559373772430, L_0x5593737724d0, C4<0>, C4<0>;
L_0x559373772220 .functor XOR 1, L_0x559373772430, L_0x5593737724d0, C4<0>, C4<0>;
L_0x5593737722e0 .functor NOT 1, L_0x559373772430, C4<0>, C4<0>, C4<0>;
v0x559373768d40_0 .net "S", 1 0, v0x55937376fc10_0;  alias, 1 drivers
v0x559373768e20_0 .net "a", 0 0, L_0x559373772430;  1 drivers
v0x559373768ec0_0 .net "and_", 0 0, L_0x559373771cf0;  1 drivers
v0x559373768fc0_0 .net "b", 0 0, L_0x5593737724d0;  1 drivers
v0x559373769060_0 .net "inv_", 0 0, L_0x5593737722e0;  1 drivers
v0x559373769150_0 .net "or_", 0 0, L_0x5593737720c0;  1 drivers
v0x559373769220_0 .net "out", 0 0, v0x559373768bc0_0;  1 drivers
v0x5593737692f0_0 .net "xor_", 0 0, L_0x559373772220;  1 drivers
S_0x559373768470 .scope module, "mux1" "mux4" 8 10, 9 2 0, S_0x5593737681d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x559373768760_0 .net "S", 1 0, v0x55937376fc10_0;  alias, 1 drivers
v0x559373768860_0 .net "a", 0 0, L_0x559373771cf0;  alias, 1 drivers
v0x559373768920_0 .net "b", 0 0, L_0x5593737720c0;  alias, 1 drivers
v0x5593737689f0_0 .net "c", 0 0, L_0x559373772220;  alias, 1 drivers
v0x559373768ab0_0 .net "d", 0 0, L_0x5593737722e0;  alias, 1 drivers
v0x559373768bc0_0 .var "out", 0 0;
E_0x55937371bc40/0 .event edge, v0x559373768760_0, v0x559373768860_0, v0x559373768920_0, v0x5593737689f0_0;
E_0x55937371bc40/1 .event edge, v0x559373768ab0_0;
E_0x55937371bc40 .event/or E_0x55937371bc40/0, E_0x55937371bc40/1;
S_0x5593737693f0 .scope module, "cl2" "cl" 7 6, 8 1 0, S_0x559373767fd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x559373772600 .functor AND 1, L_0x559373772990, L_0x559373772a30, C4<1>, C4<1>;
L_0x559373772670 .functor OR 1, L_0x559373772990, L_0x559373772a30, C4<0>, C4<0>;
L_0x559373772780 .functor XOR 1, L_0x559373772990, L_0x559373772a30, C4<0>, C4<0>;
L_0x559373772840 .functor NOT 1, L_0x559373772990, C4<0>, C4<0>, C4<0>;
v0x559373769ef0_0 .net "S", 1 0, v0x55937376fc10_0;  alias, 1 drivers
v0x559373769fd0_0 .net "a", 0 0, L_0x559373772990;  1 drivers
v0x55937376a090_0 .net "and_", 0 0, L_0x559373772600;  1 drivers
v0x55937376a160_0 .net "b", 0 0, L_0x559373772a30;  1 drivers
v0x55937376a200_0 .net "inv_", 0 0, L_0x559373772840;  1 drivers
v0x55937376a2f0_0 .net "or_", 0 0, L_0x559373772670;  1 drivers
v0x55937376a3c0_0 .net "out", 0 0, v0x559373769d70_0;  1 drivers
v0x55937376a490_0 .net "xor_", 0 0, L_0x559373772780;  1 drivers
S_0x559373769640 .scope module, "mux1" "mux4" 8 10, 9 2 0, S_0x5593737693f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x559373769910_0 .net "S", 1 0, v0x55937376fc10_0;  alias, 1 drivers
v0x559373769a40_0 .net "a", 0 0, L_0x559373772600;  alias, 1 drivers
v0x559373769b00_0 .net "b", 0 0, L_0x559373772670;  alias, 1 drivers
v0x559373769ba0_0 .net "c", 0 0, L_0x559373772780;  alias, 1 drivers
v0x559373769c60_0 .net "d", 0 0, L_0x559373772840;  alias, 1 drivers
v0x559373769d70_0 .var "out", 0 0;
E_0x55937374ab40/0 .event edge, v0x559373768760_0, v0x559373769a40_0, v0x559373769b00_0, v0x559373769ba0_0;
E_0x55937374ab40/1 .event edge, v0x559373769c60_0;
E_0x55937374ab40 .event/or E_0x55937374ab40/0, E_0x55937374ab40/1;
S_0x55937376a590 .scope module, "cl3" "cl" 7 7, 8 1 0, S_0x559373767fd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x559373772b60 .functor AND 1, L_0x559373772ef0, L_0x559373772f90, C4<1>, C4<1>;
L_0x559373772bd0 .functor OR 1, L_0x559373772ef0, L_0x559373772f90, C4<0>, C4<0>;
L_0x559373772ce0 .functor XOR 1, L_0x559373772ef0, L_0x559373772f90, C4<0>, C4<0>;
L_0x559373772da0 .functor NOT 1, L_0x559373772ef0, C4<0>, C4<0>, C4<0>;
v0x55937376b100_0 .net "S", 1 0, v0x55937376fc10_0;  alias, 1 drivers
v0x55937376b1e0_0 .net "a", 0 0, L_0x559373772ef0;  1 drivers
v0x55937376b2a0_0 .net "and_", 0 0, L_0x559373772b60;  1 drivers
v0x55937376b370_0 .net "b", 0 0, L_0x559373772f90;  1 drivers
v0x55937376b410_0 .net "inv_", 0 0, L_0x559373772da0;  1 drivers
v0x55937376b500_0 .net "or_", 0 0, L_0x559373772bd0;  1 drivers
v0x55937376b5d0_0 .net "out", 0 0, v0x55937376af40_0;  1 drivers
v0x55937376b6a0_0 .net "xor_", 0 0, L_0x559373772ce0;  1 drivers
S_0x55937376a810 .scope module, "mux1" "mux4" 8 10, 9 2 0, S_0x55937376a590;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x55937376aac0_0 .net "S", 1 0, v0x55937376fc10_0;  alias, 1 drivers
v0x55937376ac30_0 .net "a", 0 0, L_0x559373772b60;  alias, 1 drivers
v0x55937376acf0_0 .net "b", 0 0, L_0x559373772bd0;  alias, 1 drivers
v0x55937376adc0_0 .net "c", 0 0, L_0x559373772ce0;  alias, 1 drivers
v0x55937376ae80_0 .net "d", 0 0, L_0x559373772da0;  alias, 1 drivers
v0x55937376af40_0 .var "out", 0 0;
E_0x55937374ac60/0 .event edge, v0x559373768760_0, v0x55937376ac30_0, v0x55937376acf0_0, v0x55937376adc0_0;
E_0x55937374ac60/1 .event edge, v0x55937376ae80_0;
E_0x55937374ac60 .event/or E_0x55937374ac60/0, E_0x55937374ac60/1;
S_0x55937376b7a0 .scope module, "cl4" "cl" 7 8, 8 1 0, S_0x559373767fd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x559373773070 .functor AND 1, L_0x559373773540, L_0x559373773630, C4<1>, C4<1>;
L_0x5593737730e0 .functor OR 1, L_0x559373773540, L_0x559373773630, C4<0>, C4<0>;
L_0x5593737731f0 .functor XOR 1, L_0x559373773540, L_0x559373773630, C4<0>, C4<0>;
L_0x5593737732d0 .functor NOT 1, L_0x559373773540, C4<0>, C4<0>, C4<0>;
v0x55937376c300_0 .net "S", 1 0, v0x55937376fc10_0;  alias, 1 drivers
v0x55937376c3e0_0 .net "a", 0 0, L_0x559373773540;  1 drivers
v0x55937376c4a0_0 .net "and_", 0 0, L_0x559373773070;  1 drivers
v0x55937376c570_0 .net "b", 0 0, L_0x559373773630;  1 drivers
v0x55937376c610_0 .net "inv_", 0 0, L_0x5593737732d0;  1 drivers
v0x55937376c700_0 .net "or_", 0 0, L_0x5593737730e0;  1 drivers
v0x55937376c7d0_0 .net "out", 0 0, v0x55937376c140_0;  1 drivers
v0x55937376c8a0_0 .net "xor_", 0 0, L_0x5593737731f0;  1 drivers
S_0x55937376b9f0 .scope module, "mux1" "mux4" 8 10, 9 2 0, S_0x55937376b7a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x55937376bd00_0 .net "S", 1 0, v0x55937376fc10_0;  alias, 1 drivers
v0x55937376bde0_0 .net "a", 0 0, L_0x559373773070;  alias, 1 drivers
v0x55937376bea0_0 .net "b", 0 0, L_0x5593737730e0;  alias, 1 drivers
v0x55937376bf70_0 .net "c", 0 0, L_0x5593737731f0;  alias, 1 drivers
v0x55937376c030_0 .net "d", 0 0, L_0x5593737732d0;  alias, 1 drivers
v0x55937376c140_0 .var "out", 0 0;
E_0x55937376bc70/0 .event edge, v0x559373768760_0, v0x55937376bde0_0, v0x55937376bea0_0, v0x55937376bf70_0;
E_0x55937376bc70/1 .event edge, v0x55937376c030_0;
E_0x55937376bc70 .event/or E_0x55937376bc70/0, E_0x55937376bc70/1;
    .scope S_0x559373768470;
T_1 ;
    %wait E_0x55937371bc40;
    %load/vec4 v0x559373768760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x559373768860_0;
    %store/vec4 v0x559373768bc0_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x559373768920_0;
    %store/vec4 v0x559373768bc0_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x5593737689f0_0;
    %store/vec4 v0x559373768bc0_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x559373768ab0_0;
    %store/vec4 v0x559373768bc0_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x559373769640;
T_2 ;
    %wait E_0x55937374ab40;
    %load/vec4 v0x559373769910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x559373769a40_0;
    %store/vec4 v0x559373769d70_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x559373769b00_0;
    %store/vec4 v0x559373769d70_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x559373769ba0_0;
    %store/vec4 v0x559373769d70_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x559373769c60_0;
    %store/vec4 v0x559373769d70_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55937376a810;
T_3 ;
    %wait E_0x55937374ac60;
    %load/vec4 v0x55937376aac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x55937376ac30_0;
    %store/vec4 v0x55937376af40_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x55937376acf0_0;
    %store/vec4 v0x55937376af40_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x55937376adc0_0;
    %store/vec4 v0x55937376af40_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x55937376ae80_0;
    %store/vec4 v0x55937376af40_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55937376b9f0;
T_4 ;
    %wait E_0x55937376bc70;
    %load/vec4 v0x55937376bd00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55937376bde0_0;
    %store/vec4 v0x55937376c140_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55937376bea0_0;
    %store/vec4 v0x55937376c140_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55937376bf70_0;
    %store/vec4 v0x55937376c140_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55937376c030_0;
    %store/vec4 v0x55937376c140_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x559373748a30;
T_5 ;
    %vpi_call 2 21 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55937376f960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55937376ff70_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55937376fc10_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55937376fe80_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55937376fa40_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55937376fb00_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %fork TD_alu_tb.check, S_0x559373747d80;
    %join;
    %delay 999, 0;
    %load/vec4 v0x55937376fb00_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55937376fb00_0, 0, 4;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55937376fa40_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55937376fa40_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55937376fe80_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55937376fe80_0, 0, 1;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55937376fc10_0;
    %addi 1, 0, 2;
    %store/vec4 v0x55937376fc10_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55937376ff70_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55937376ff70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 52 "$display", "Encontradas %d operaciones erroneas", v0x55937376f960_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "compl1.v";
    "mux2_4.v";
    "sum4_v2.v";
    "ul4.v";
    "cl.v";
    "mux4.v";
