#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfba060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfd1c40 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0xfb7f40 .functor NOT 1, L_0x102dc20, C4<0>, C4<0>, C4<0>;
L_0xfb90c0 .functor XOR 3, L_0x102d890, L_0x102d9c0, C4<000>, C4<000>;
L_0xfddd40 .functor XOR 3, L_0xfb90c0, L_0x102dab0, C4<000>, C4<000>;
v0x101b0f0_0 .net *"_ivl_10", 2 0, L_0x102dab0;  1 drivers
v0x101b1f0_0 .net *"_ivl_12", 2 0, L_0xfddd40;  1 drivers
v0x101b2d0_0 .net *"_ivl_2", 2 0, L_0x102d7f0;  1 drivers
v0x101b390_0 .net *"_ivl_4", 2 0, L_0x102d890;  1 drivers
v0x101b470_0 .net *"_ivl_6", 2 0, L_0x102d9c0;  1 drivers
v0x101b5a0_0 .net *"_ivl_8", 2 0, L_0xfb90c0;  1 drivers
v0x101b680_0 .var "clk", 0 0;
v0x101b720_0 .net "g_dut", 3 1, L_0x102ca90;  1 drivers
v0x101b7e0_0 .net "g_ref", 3 1, L_0x102c550;  1 drivers
v0x101b880_0 .net "r", 3 1, v0x10189f0_0;  1 drivers
v0x101b920_0 .net "resetn", 0 0, L_0xfb8180;  1 drivers
v0x101b9c0_0 .var/2u "stats1", 159 0;
v0x101baa0_0 .var/2u "strobe", 0 0;
v0x101bb60_0 .net "tb_match", 0 0, L_0x102dc20;  1 drivers
v0x101bc00_0 .net "tb_mismatch", 0 0, L_0xfb7f40;  1 drivers
v0x101bca0_0 .net "wavedrom_enable", 0 0, v0x1018d50_0;  1 drivers
v0x101bd40_0 .net "wavedrom_title", 511 0, v0x1018df0_0;  1 drivers
E_0xfcd230/0 .event negedge, v0x1017600_0;
E_0xfcd230/1 .event posedge, v0x1017600_0;
E_0xfcd230 .event/or E_0xfcd230/0, E_0xfcd230/1;
L_0x102d7f0 .concat [ 3 0 0 0], L_0x102c550;
L_0x102d890 .concat [ 3 0 0 0], L_0x102c550;
L_0x102d9c0 .concat [ 3 0 0 0], L_0x102ca90;
L_0x102dab0 .concat [ 3 0 0 0], L_0x102c550;
L_0x102dc20 .cmp/eeq 3, L_0x102d7f0, L_0xfddd40;
S_0xfd1dd0 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0xfd1c40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0xff5750 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xff5790 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xff57d0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xff5810 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0xfbf750_0 .net *"_ivl_12", 31 0, L_0x102c270;  1 drivers
L_0x7fb4779f10a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfc0b80_0 .net *"_ivl_15", 29 0, L_0x7fb4779f10a8;  1 drivers
L_0x7fb4779f10f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xfb7fb0_0 .net/2u *"_ivl_16", 31 0, L_0x7fb4779f10f0;  1 drivers
v0xfb8250_0 .net *"_ivl_18", 0 0, L_0x102c3b0;  1 drivers
v0xfb8510_0 .net *"_ivl_2", 31 0, L_0x101bf70;  1 drivers
v0xfb8d10_0 .net *"_ivl_23", 31 0, L_0x102c6e0;  1 drivers
L_0x7fb4779f1138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfb91d0_0 .net *"_ivl_26", 29 0, L_0x7fb4779f1138;  1 drivers
L_0x7fb4779f1180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1017150_0 .net/2u *"_ivl_27", 31 0, L_0x7fb4779f1180;  1 drivers
v0x1017230_0 .net *"_ivl_29", 0 0, L_0x102c860;  1 drivers
L_0x7fb4779f1018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1017380_0 .net *"_ivl_5", 29 0, L_0x7fb4779f1018;  1 drivers
L_0x7fb4779f1060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1017460_0 .net/2u *"_ivl_6", 31 0, L_0x7fb4779f1060;  1 drivers
v0x1017540_0 .net *"_ivl_8", 0 0, L_0x102c100;  1 drivers
v0x1017600_0 .net "clk", 0 0, v0x101b680_0;  1 drivers
v0x10176c0_0 .net "g", 3 1, L_0x102c550;  alias, 1 drivers
v0x10177a0_0 .var "next", 1 0;
v0x1017880_0 .net "r", 3 1, v0x10189f0_0;  alias, 1 drivers
v0x1017960_0 .net "resetn", 0 0, L_0xfb8180;  alias, 1 drivers
v0x1017b30_0 .var "state", 1 0;
E_0xfcce20 .event anyedge, v0x1017880_0, v0x1017b30_0;
E_0xfce0b0 .event posedge, v0x1017600_0;
L_0x101bf70 .concat [ 2 30 0 0], v0x1017b30_0, L_0x7fb4779f1018;
L_0x102c100 .cmp/eq 32, L_0x101bf70, L_0x7fb4779f1060;
L_0x102c270 .concat [ 2 30 0 0], v0x1017b30_0, L_0x7fb4779f10a8;
L_0x102c3b0 .cmp/eq 32, L_0x102c270, L_0x7fb4779f10f0;
L_0x102c550 .concat8 [ 1 1 1 0], L_0x102c100, L_0x102c3b0, L_0x102c860;
L_0x102c6e0 .concat [ 2 30 0 0], v0x1017b30_0, L_0x7fb4779f1138;
L_0x102c860 .cmp/eq 32, L_0x102c6e0, L_0x7fb4779f1180;
S_0x1017c90 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0xfd1c40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xfb8180 .functor NOT 1, v0x1018ac0_0, C4<0>, C4<0>, C4<0>;
v0x1018920_0 .net "clk", 0 0, v0x101b680_0;  alias, 1 drivers
v0x10189f0_0 .var "r", 3 1;
v0x1018ac0_0 .var "reset", 0 0;
v0x1018b90_0 .net "resetn", 0 0, L_0xfb8180;  alias, 1 drivers
v0x1018c60_0 .net "tb_match", 0 0, L_0x102dc20;  alias, 1 drivers
v0x1018d50_0 .var "wavedrom_enable", 0 0;
v0x1018df0_0 .var "wavedrom_title", 511 0;
S_0x1017f10 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0x1017c90;
 .timescale -12 -12;
v0x1018130_0 .var/2u "arfail", 0 0;
v0x1018210_0 .var "async", 0 0;
v0x10182d0_0 .var/2u "datafail", 0 0;
v0x1018370_0 .var/2u "srfail", 0 0;
E_0xffa750 .event negedge, v0x1017600_0;
TD_tb.stim1.reset_test ;
    %wait E_0xfce0b0;
    %wait E_0xfce0b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1018ac0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfce0b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xffa750;
    %load/vec4 v0x1018c60_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x10182d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1018ac0_0, 0;
    %wait E_0xfce0b0;
    %load/vec4 v0x1018c60_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1018130_0, 0, 1;
    %wait E_0xfce0b0;
    %load/vec4 v0x1018c60_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1018370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1018ac0_0, 0;
    %load/vec4 v0x1018370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1018130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1018210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x10182d0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1018210_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1018430 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0x1017c90;
 .timescale -12 -12;
v0x1018630_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1018710 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0x1017c90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1018f90 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0xfd1c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x1019170 .param/l "A" 0 4 9, C4<00>;
P_0x10191b0 .param/l "B" 0 4 10, C4<01>;
P_0x10191f0 .param/l "C" 0 4 11, C4<10>;
P_0x1019230 .param/l "D" 0 4 12, C4<11>;
L_0xfb8440 .functor AND 1, L_0x102cc20, L_0x102cff0, C4<1>, C4<1>;
L_0xfb8bc0 .functor AND 1, L_0xfb8440, L_0x102d420, C4<1>, C4<1>;
L_0x7fb4779f1210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10194f0_0 .net/2u *"_ivl_11", 1 0, L_0x7fb4779f1210;  1 drivers
v0x10195f0_0 .net *"_ivl_13", 0 0, L_0x102cc20;  1 drivers
v0x10196b0_0 .net *"_ivl_16", 0 0, L_0x102cd10;  1 drivers
v0x10197a0_0 .net *"_ivl_17", 31 0, L_0x102ce70;  1 drivers
L_0x7fb4779f1258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1019880_0 .net *"_ivl_20", 30 0, L_0x7fb4779f1258;  1 drivers
L_0x7fb4779f12a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10199b0_0 .net/2u *"_ivl_21", 31 0, L_0x7fb4779f12a0;  1 drivers
v0x1019a90_0 .net *"_ivl_23", 0 0, L_0x102cff0;  1 drivers
v0x1019b50_0 .net *"_ivl_26", 0 0, L_0xfb8440;  1 drivers
v0x1019c10_0 .net *"_ivl_28", 0 0, L_0x102d1f0;  1 drivers
v0x1019d80_0 .net *"_ivl_29", 31 0, L_0x102d290;  1 drivers
v0x1019e60_0 .net *"_ivl_3", 0 0, L_0x102c9f0;  1 drivers
L_0x7fb4779f12e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1019f40_0 .net *"_ivl_32", 30 0, L_0x7fb4779f12e8;  1 drivers
L_0x7fb4779f1330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x101a020_0 .net/2u *"_ivl_33", 31 0, L_0x7fb4779f1330;  1 drivers
v0x101a100_0 .net *"_ivl_35", 0 0, L_0x102d420;  1 drivers
v0x101a1c0_0 .net *"_ivl_38", 0 0, L_0xfb8bc0;  1 drivers
L_0x7fb4779f1378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x101a280_0 .net/2u *"_ivl_39", 0 0, L_0x7fb4779f1378;  1 drivers
L_0x7fb4779f13c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x101a360_0 .net/2u *"_ivl_41", 0 0, L_0x7fb4779f13c0;  1 drivers
v0x101a550_0 .net *"_ivl_43", 0 0, L_0x102d600;  1 drivers
L_0x7fb4779f11c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x101a630_0 .net *"_ivl_6", 0 0, L_0x7fb4779f11c8;  1 drivers
v0x101a710_0 .net "clk", 0 0, v0x101b680_0;  alias, 1 drivers
v0x101a7b0_0 .var "counter", 2 0;
v0x101a890_0 .net "g", 3 1, L_0x102ca90;  alias, 1 drivers
v0x101a970_0 .var "g_reg", 1 0;
v0x101aa50_0 .var "next_state", 1 0;
v0x101ab30_0 .net "r", 3 1, v0x10189f0_0;  alias, 1 drivers
v0x101ac40_0 .net "resetn", 0 0, L_0xfb8180;  alias, 1 drivers
v0x101ad30_0 .var "state", 1 0;
E_0xfaf9f0 .event anyedge, v0x1017880_0, v0x101ad30_0;
E_0x1019490/0 .event negedge, v0x1017960_0;
E_0x1019490/1 .event posedge, v0x1017600_0;
E_0x1019490 .event/or E_0x1019490/0, E_0x1019490/1;
L_0x102c9f0 .part v0x101a970_0, 1, 1;
L_0x102ca90 .concat8 [ 1 1 1 0], L_0x102c9f0, L_0x7fb4779f11c8, L_0x102d600;
L_0x102cc20 .cmp/eq 2, v0x101ad30_0, L_0x7fb4779f1210;
L_0x102cd10 .part v0x10189f0_0, 1, 1;
L_0x102ce70 .concat [ 1 31 0 0], L_0x102cd10, L_0x7fb4779f1258;
L_0x102cff0 .cmp/eq 32, L_0x102ce70, L_0x7fb4779f12a0;
L_0x102d1f0 .part v0x10189f0_0, 2, 1;
L_0x102d290 .concat [ 1 31 0 0], L_0x102d1f0, L_0x7fb4779f12e8;
L_0x102d420 .cmp/eq 32, L_0x102d290, L_0x7fb4779f1330;
L_0x102d600 .functor MUXZ 1, L_0x7fb4779f13c0, L_0x7fb4779f1378, L_0xfb8bc0, C4<>;
S_0x101ae90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0xfd1c40;
 .timescale -12 -12;
E_0x101b070 .event anyedge, v0x101baa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x101baa0_0;
    %nor/r;
    %assign/vec4 v0x101baa0_0, 0;
    %wait E_0x101b070;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1017c90;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1018ac0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x1018210_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1017f10;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xfce0b0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x10189f0_0, 0;
    %wait E_0xffa750;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1018710;
    %join;
    %wait E_0xfce0b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1018ac0_0, 0;
    %wait E_0xfce0b0;
    %wait E_0xfce0b0;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xffa750;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1018ac0_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x10189f0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xfd1dd0;
T_5 ;
    %wait E_0xfce0b0;
    %load/vec4 v0x1017960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1017b30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x10177a0_0;
    %assign/vec4 v0x1017b30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xfd1dd0;
T_6 ;
    %wait E_0xfcce20;
    %load/vec4 v0x1017b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x10177a0_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x1017880_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x10177a0_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x1017880_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x10177a0_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x1017880_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x10177a0_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10177a0_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x1017880_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0x10177a0_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x1017880_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0x10177a0_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x1017880_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0x10177a0_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1018f90;
T_7 ;
    %wait E_0x1019490;
    %load/vec4 v0x101ac40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x101ad30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x101a970_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x101a7b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x101aa50_0;
    %assign/vec4 v0x101ad30_0, 0;
    %load/vec4 v0x101a970_0;
    %assign/vec4 v0x101a970_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1018f90;
T_8 ;
    %wait E_0xfaf9f0;
    %load/vec4 v0x101ad30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x101aa50_0, 0, 2;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x101ab30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x101aa50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101a970_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101a970_0, 4, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x101ab30_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x101aa50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101a970_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101a970_0, 4, 1;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x101ab30_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x101aa50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101a970_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101a970_0, 4, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x101aa50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101a970_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101a970_0, 4, 1;
T_8.11 ;
T_8.9 ;
T_8.7 ;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x101ab30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.12, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %store/vec4 v0x101aa50_0, 0, 2;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x101ab30_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.14, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_8.15, 8;
T_8.14 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_8.15, 8;
 ; End of false expr.
    %blend;
T_8.15;
    %store/vec4 v0x101aa50_0, 0, 2;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x101ab30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.19, 4;
    %load/vec4 v0x101ab30_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.18, 9;
    %load/vec4 v0x101ab30_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.18;
    %flag_set/vec4 8;
    %jmp/0 T_8.16, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_8.17, 8;
T_8.16 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_8.17, 8;
 ; End of false expr.
    %blend;
T_8.17;
    %store/vec4 v0x101aa50_0, 0, 2;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xfd1c40;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x101b680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x101baa0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xfd1c40;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x101b680_0;
    %inv;
    %store/vec4 v0x101b680_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xfd1c40;
T_11 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1018920_0, v0x101bc00_0, v0x101b680_0, v0x101b920_0, v0x101b880_0, v0x101b7e0_0, v0x101b720_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xfd1c40;
T_12 ;
    %load/vec4 v0x101b9c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x101b9c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x101b9c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_12.1 ;
    %load/vec4 v0x101b9c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x101b9c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x101b9c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x101b9c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xfd1c40;
T_13 ;
    %wait E_0xfcd230;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x101b9c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101b9c0_0, 4, 32;
    %load/vec4 v0x101bb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x101b9c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101b9c0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x101b9c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101b9c0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x101b7e0_0;
    %load/vec4 v0x101b7e0_0;
    %load/vec4 v0x101b720_0;
    %xor;
    %load/vec4 v0x101b7e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x101b9c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101b9c0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x101b9c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101b9c0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/2013_q2afsm/iter7/response1/top_module.sv";
