/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_1z[3] ? celloutsig_0_5z : celloutsig_0_2z;
  assign celloutsig_0_2z = celloutsig_0_1z[6] ? celloutsig_0_1z[7] : in_data[14];
  assign celloutsig_1_12z = celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_4z[1];
  assign celloutsig_0_11z = ~((celloutsig_0_8z | celloutsig_0_5z) & celloutsig_0_8z);
  assign celloutsig_1_7z = ~((celloutsig_1_2z[2] | celloutsig_1_3z[1]) & in_data[141]);
  assign celloutsig_0_5z = ~((in_data[53] | celloutsig_0_3z) & (celloutsig_0_1z[10] | celloutsig_0_4z));
  assign celloutsig_0_8z = celloutsig_0_5z | in_data[27];
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[191];
  assign celloutsig_1_3z = { in_data[118:116], celloutsig_1_0z } & celloutsig_1_2z[6:3];
  assign celloutsig_0_10z = { in_data[74:73], celloutsig_0_7z } == { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_6z = { in_data[37:28], celloutsig_0_5z } > { in_data[13:8], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_13z = { celloutsig_1_8z[4:3], celloutsig_1_4z, celloutsig_1_4z } > { celloutsig_1_2z[5:1], celloutsig_1_2z[2], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_3z = in_data[93:88] <= { in_data[11:9], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_6z = { celloutsig_1_3z[1:0], celloutsig_1_1z } <= celloutsig_1_3z[2:0];
  assign celloutsig_0_4z = celloutsig_0_1z[14:9] || { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[181:179] % { 1'h1, celloutsig_1_2z[2], celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[121:115], celloutsig_1_0z } * { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_8z[7:3] = celloutsig_1_5z[5] ? in_data[112:108] : { celloutsig_1_5z[7:6], 1'h0, celloutsig_1_5z[4], celloutsig_1_7z };
  assign celloutsig_1_9z = celloutsig_1_1z ? { in_data[162], 1'h1, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z } : { in_data[153:147], celloutsig_1_0z, celloutsig_1_6z, 1'h0 };
  assign celloutsig_0_12z = | { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z[9:8], celloutsig_0_0z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_12z };
  assign celloutsig_1_0z = ^ in_data[190:181];
  assign celloutsig_1_19z = { celloutsig_1_2z[6:1], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_9z } >>> { in_data[164], celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[68:63], celloutsig_0_0z, celloutsig_0_0z } >>> { in_data[93:83], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[92:88];
  assign { celloutsig_1_2z[1], celloutsig_1_2z[2], celloutsig_1_2z[6:3] } = ~ { celloutsig_1_1z, celloutsig_1_0z, in_data[159:156] };
  assign celloutsig_1_2z[0] = celloutsig_1_2z[2];
  assign celloutsig_1_8z[2:0] = celloutsig_1_4z;
  assign { out_data[128], out_data[113:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
