$comment
	File created using the following command:
		vcd file lab1_test.msim.vcd -direction
$end
$date
	Thu Jan 24 01:54:00 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module seven_seg_decoder_vlg_vec_tst $end
$var reg 4 ! x [3:0] $end
$var wire 1 " hex_LEDs [6] $end
$var wire 1 # hex_LEDs [5] $end
$var wire 1 $ hex_LEDs [4] $end
$var wire 1 % hex_LEDs [3] $end
$var wire 1 & hex_LEDs [2] $end
$var wire 1 ' hex_LEDs [1] $end
$var wire 1 ( hex_LEDs [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 x[2]~input_o $end
$var wire 1 1 x[1]~input_o $end
$var wire 1 2 x[3]~input_o $end
$var wire 1 3 x[0]~input_o $end
$var wire 1 4 hex_LEDs~0_combout $end
$var wire 1 5 hex_LEDs~1_combout $end
$var wire 1 6 top_5_seg~0_combout $end
$var wire 1 7 WideOr3~0_combout $end
$var wire 1 8 WideOr2~0_combout $end
$var wire 1 9 WideOr1~0_combout $end
$var wire 1 : WideOr0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0(
0'
0&
0%
0$
0#
1"
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#10000
b1 !
13
19
18
17
1%
1$
1#
#20000
b11 !
b10 !
03
11
1:
08
07
16
14
1(
1&
0%
0$
0"
#30000
b11 !
13
18
06
15
1'
0&
1$
#40000
b111 !
b101 !
b100 !
03
01
10
09
17
05
04
0(
0'
1%
0#
#50000
b101 !
13
07
15
14
1(
1'
0%
#60000
b111 !
b110 !
03
11
08
04
0(
0$
#70000
b111 !
13
0:
19
18
17
14
1(
1%
1$
1#
1"
#80000
b1111 !
b1011 !
b1001 !
b1000 !
03
01
00
12
1:
09
08
07
05
0'
0%
0$
0#
0"
#90000
b1001 !
13
18
04
0(
1$
#100000
b1011 !
b1010 !
03
11
08
17
15
1'
1%
0$
#110000
b1011 !
13
05
14
1(
0'
#120000
b1111 !
b1101 !
b1100 !
03
01
10
19
04
0(
1#
#130000
b1101 !
13
09
0#
#140000
b1111 !
b1110 !
03
11
07
0%
#150000
b1111 !
13
0:
19
18
17
16
15
14
1(
1'
1&
1%
1$
1#
1"
#160000
