<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: ArmISA::ISA Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceArmISA.html">ArmISA</a>::<a class="el" href="structArmISA_1_1ISA.html">ISA</a>
  </div>
</div>
<div class="contents">
<h1>ArmISA::ISA Class Reference</h1><!-- doxytag: class="ArmISA::ISA" --><!-- doxytag: inherits="SimObject" -->
<p>Some registers aliase with others, and therefore need to be translated.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ArmISA::ISA:</div>
<div class="dynsection">
 <div class="center">
  <img src="structArmISA_1_1ISA.gif" usemap="#ArmISA::ISA_map" alt=""/>
  <map id="ArmISA::ISA_map" name="ArmISA::ISA_map">
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="105,56,200,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,95,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="105,0,200,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="210,0,305,24"/>
</map>
 </div>
</div>

<p><a href="classArmISA_1_1ISA-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA_1_1MiscRegInitializerEntry.html">MiscRegInitializerEntry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html">MiscRegLUTEntry</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register translation entry used in lookUpMiscReg.  <a href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef ArmISAParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a></td></tr>
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a4b762a304f8265af5fb8d74532bd3e41">clear</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a0e59e38fefa62795f88557c8c7c4e4d2">clear64</a> (const ArmISAParams *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a88660186b4803005fb5427577bdc4aa4">readMiscRegNoEffect</a> (int misc_reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a1a89f346ae6d1ebe6475c53151ee0187">readMiscReg</a> (int misc_reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a90cbf55664f2b0de9bea7be53a56cf2e">setMiscRegNoEffect</a> (int misc_reg, const <a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#adb4a00afe934b881dbb38647a608e14f">setMiscReg</a> (int misc_reg, const <a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> &amp;val, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a9980db027e8e850b706c3b42738e707e">flattenIntIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a1177cd00c81179369ba24dc0a33eaea4">flattenFloatIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a99c02597ec5cf78c73a539e75d26e933">flattenCCIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a17eaa0e5b086dd8f54241e876c510228">flattenMiscIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a92474105e1563c9f773213256385aec9">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a4c7d55b6590912b8473be88dad477a5e">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#afdaebe1ffe95d7f5ce9f64af69138b6a">startup</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#aefe151add401ddbd25a82009ff4802c3">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a696504da50402bd6ca90d15f68e4ea05">ISA</a> (<a class="el" href="structArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a> *p)</td></tr>
<tr><td colspan="2"><h2>Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#ae9bde810329001eee4820b6a26bb17b8">updateRegMap</a> (CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a1aa959f5c3a1167ba91011df43909098">getGenericTimer</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmSystem.html">ArmSystem</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">system</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1DummyISADevice.html">DummyISADevice</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a82cbfef5d12b06fa0fc183f672af6de9">dummyDevice</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dummy device for to handle non-existing <a class="el" href="structArmISA_1_1ISA.html" title="Some registers aliase with others, and therefore need to be translated.">ISA</a> devices.  <a href="#a82cbfef5d12b06fa0fc183f672af6de9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a3399d9bc3fccb0d7321b6db8ec32e12e">pmu</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a631d555a2dfda9c7167a550de6906822">timer</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">haveSecurity</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a3aebe12b75ff4d71745ec872dddd0ac2">haveLPAE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">haveVirtualization</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a2856f99be78123643814dc843efdd874">haveLargeAsid64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a04fff4c8211f75af68a8ebf37c75b4ee">physAddrRange64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; struct <br class="typebreak"/>
<a class="el" href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html">MiscRegLUTEntry</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a49d05393cb7ad28cf9b830e80c357029">lookUpMiscReg</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation table accessible via the value of the register.  <a href="#a49d05393cb7ad28cf9b830e80c357029"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a> [<a class="el" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a50d9ebc060a40ef44cecffa11e410038">intRegMap</a></td></tr>
<tr><td colspan="2"><h2>Static Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static struct <br class="typebreak"/>
<a class="el" href="structArmISA_1_1ISA_1_1MiscRegInitializerEntry.html">MiscRegInitializerEntry</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a7d7834c292c2d76f3737d4b950077b9e">MiscRegSwitch</a> [miscRegTranslateMax]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register table noting all translations.  <a href="#a7d7834c292c2d76f3737d4b950077b9e"></a><br/></td></tr>
<tr><td colspan="2"><h2>Private Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a919c233e38c9a5c63093a70b75150989">assert32</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a8ec36493a37e78ea73079559e2289ab3">assert64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a75a36d9a23fa7fed74f4be02097aac1b">tlbiVA</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> newVal, uint16_t <a class="el" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a>, bool secure_lookup, uint8_t target_el)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#ab7e5fdbd940d1cf766333f3c4795e35f">tlbiALL</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, bool secure_lookup, uint8_t target_el)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a61a1291114c38dfebfd9a2afa66efea7">tlbiALLN</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, bool hyp, uint8_t target_el)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a63c548a694ff3f8bd3244303ecdee6a9">tlbiMVA</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> newVal, bool secure_lookup, bool hyp, uint8_t target_el)</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Some registers aliase with others, and therefore need to be translated. </p>
<p>For each entry: The first value is the misc register that is to be looked up the second value is the lower part of the translation the third the upper part </p>

<p>Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00065">65</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="af7ac4951de0ff1086a3f2bd48e42de5f"></a><!-- doxytag: member="ArmISA::ISA::Params" ref="af7ac4951de0ff1086a3f2bd48e42de5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef ArmISAParams <a class="el" href="structArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">ArmISA::ISA::Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSimObject.html#a5ec10f06fd6e6061713b405aa822ae51">SimObject</a>.</p>

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00435">435</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a696504da50402bd6ca90d15f68e4ea05"></a><!-- doxytag: member="ArmISA::ISA::ISA" ref="a696504da50402bd6ca90d15f68e4ea05" args="(Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::ISA::ISA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8cc_source.html#l00127">127</a> of file <a class="el" href="arm_2isa_8cc_source.html">isa.cc</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a919c233e38c9a5c63093a70b75150989"></a><!-- doxytag: member="ArmISA::ISA::assert32" ref="a919c233e38c9a5c63093a70b75150989" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::assert32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00214">214</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01848">ArmISA::cpsr</a>, <a class="el" href="arch_2arm_2remote__gdb_8hh_source.html#l00079">ArmISA::M5_VAR_USED</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00057">ArmISA::MISCREG_CPSR</a>, and <a class="el" href="structArmISA_1_1ISA.html#a1a89f346ae6d1ebe6475c53151ee0187">readMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a8ec36493a37e78ea73079559e2289ab3"></a><!-- doxytag: member="ArmISA::ISA::assert64" ref="a8ec36493a37e78ea73079559e2289ab3" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::assert64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00219">219</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01848">ArmISA::cpsr</a>, <a class="el" href="arch_2arm_2remote__gdb_8hh_source.html#l00079">ArmISA::M5_VAR_USED</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00057">ArmISA::MISCREG_CPSR</a>, and <a class="el" href="structArmISA_1_1ISA.html#a1a89f346ae6d1ebe6475c53151ee0187">readMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b762a304f8265af5fb8d74532bd3e41"></a><!-- doxytag: member="ArmISA::ISA::clear" ref="a4b762a304f8265af5fb8d74532bd3e41" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::clear </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e59e38fefa62795f88557c8c7c4e4d2"></a><!-- doxytag: member="ArmISA::ISA::clear64" ref="a0e59e38fefa62795f88557c8c7c4e4d2" args="(const ArmISAParams *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::clear64 </td>
          <td>(</td>
          <td class="paramtype">const ArmISAParams *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a99c02597ec5cf78c73a539e75d26e933"></a><!-- doxytag: member="ArmISA::ISA::flattenCCIndex" ref="a99c02597ec5cf78c73a539e75d26e933" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::ISA::flattenCCIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00284">284</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1177cd00c81179369ba24dc0a33eaea4"></a><!-- doxytag: member="ArmISA::ISA::flattenFloatIndex" ref="a1177cd00c81179369ba24dc0a33eaea4" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::ISA::flattenFloatIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00277">277</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9980db027e8e850b706c3b42738e707e"></a><!-- doxytag: member="ArmISA::ISA::flattenIntIndex" ref="a9980db027e8e850b706c3b42738e707e" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::ISA::flattenIntIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00244">244</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01848">ArmISA::cpsr</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01382">ArmISA::el</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00567">ArmISA::EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00568">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00570">ArmISA::EL3</a>, <a class="el" href="intregs_8hh_source.html#l00471">ArmISA::flattenIntRegModeIndex()</a>, <a class="el" href="intregs_8hh_source.html#l00120">ArmISA::INTREG_SP0</a>, <a class="el" href="intregs_8hh_source.html#l00121">ArmISA::INTREG_SP1</a>, <a class="el" href="intregs_8hh_source.html#l00123">ArmISA::INTREG_SP3</a>, <a class="el" href="intregs_8hh_source.html#l00162">ArmISA::INTREG_SPX</a>, <a class="el" href="arm_2isa_8hh_source.html#l00170">intRegMap</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00057">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2isa_8hh_source.html#l00169">miscRegs</a>, <a class="el" href="intregs_8hh_source.html#l00126">ArmISA::NUM_ARCH_INTREGS</a>, <a class="el" href="intregs_8hh_source.html#l00125">ArmISA::NUM_INTREGS</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00667">ArmISA::opModeToEL()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="a17eaa0e5b086dd8f54241e876c510228"></a><!-- doxytag: member="ArmISA::ISA::flattenMiscIndex" ref="a17eaa0e5b086dd8f54241e876c510228" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::ISA::flattenMiscIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00291">291</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01848">ArmISA::cpsr</a>, <a class="el" href="arm_2isa_8hh_source.html#l00145">haveSecurity</a>, <a class="el" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00688">ArmISA::MISCREG_BANKED</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00057">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00306">ArmISA::MISCREG_MAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00312">ArmISA::MISCREG_MAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00686">ArmISA::MISCREG_MUTEX</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00309">ArmISA::MISCREG_NMRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00083">ArmISA::MISCREG_NMRR_MAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00084">ArmISA::MISCREG_NMRR_MAIR1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00085">ArmISA::MISCREG_NMRR_MAIR1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00295">ArmISA::MISCREG_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00290">ArmISA::MISCREG_PMSELR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00294">ArmISA::MISCREG_PMXEVTYPER</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00086">ArmISA::MISCREG_PMXEVTYPER_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00303">ArmISA::MISCREG_PRRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00080">ArmISA::MISCREG_PRRR_MAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00081">ArmISA::MISCREG_PRRR_MAIR0_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00082">ArmISA::MISCREG_PRRR_MAIR0_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00178">ArmISA::MISCREG_SCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_SPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00063">ArmISA::MISCREG_SPSR_ABT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00491">ArmISA::MISCREG_SPSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00502">ArmISA::MISCREG_SPSR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00509">ArmISA::MISCREG_SPSR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00059">ArmISA::MISCREG_SPSR_FIQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00064">ArmISA::MISCREG_SPSR_HYP</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00060">ArmISA::MISCREG_SPSR_IRQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00062">ArmISA::MISCREG_SPSR_MON</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00061">ArmISA::MISCREG_SPSR_SVC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00065">ArmISA::MISCREG_SPSR_UND</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00194">ArmISA::MISCREG_TTBCR</a>, <a class="el" href="miscregs_8cc_source.html#l00128">ArmISA::miscRegInfo</a>, <a class="el" href="arm_2isa_8hh_source.html#l00169">miscRegs</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">ArmISA::MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00574">ArmISA::MODE_EL0T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00576">ArmISA::MODE_EL1H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00575">ArmISA::MODE_EL1T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00578">ArmISA::MODE_EL2H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00577">ArmISA::MODE_EL2T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00580">ArmISA::MODE_EL3H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00579">ArmISA::MODE_EL3T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00582">ArmISA::MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00583">ArmISA::MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00585">ArmISA::MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00584">ArmISA::MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::MODE_UNDEFINED</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00581">ArmISA::MODE_USER</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="structArmISA_1_1ISA.html#a88660186b4803005fb5427577bdc4aa4">readMiscRegNoEffect()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00207">warn</a>.</p>

</div>
</div>
<a class="anchor" id="a1aa959f5c3a1167ba91011df43909098"></a><!-- doxytag: member="ArmISA::ISA::getGenericTimer" ref="a1aa959f5c3a1167ba91011df43909098" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a>&amp; ArmISA::ISA::getGenericTimer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aefe151add401ddbd25a82009ff4802c3"></a><!-- doxytag: member="ArmISA::ISA::params" ref="aefe151add401ddbd25a82009ff4802c3" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a>* ArmISA::ISA::params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSimObject.html#a43d73d4e5a424c32210e0135eb8db59d">SimObject</a>.</p>

</div>
</div>
<a class="anchor" id="a1a89f346ae6d1ebe6475c53151ee0187"></a><!-- doxytag: member="ArmISA::ISA::readMiscReg" ref="a1a89f346ae6d1ebe6475c53151ee0187" args="(int misc_reg, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> ArmISA::ISA::readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00214">assert32()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00219">assert64()</a>.</p>

</div>
</div>
<a class="anchor" id="a88660186b4803005fb5427577bdc4aa4"></a><!-- doxytag: member="ArmISA::ISA::readMiscRegNoEffect" ref="a88660186b4803005fb5427577bdc4aa4" args="(int misc_reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> ArmISA::ISA::readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00291">flattenMiscIndex()</a>, and <a class="el" href="pmu_8cc_source.html#l00356">ArmISA::PMU::isFiltered()</a>.</p>

</div>
</div>
<a class="anchor" id="a92474105e1563c9f773213256385aec9"></a><!-- doxytag: member="ArmISA::ISA::serialize" ref="a92474105e1563c9f773213256385aec9" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSerializable.html#af4c845a584ff629b4428a1ed02a586f5">Serializable</a>.</p>

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00405">405</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2isa_8hh_source.html#l00148">haveLargeAsid64</a>, <a class="el" href="arm_2isa_8hh_source.html#l00146">haveLPAE</a>, <a class="el" href="arm_2isa_8hh_source.html#l00145">haveSecurity</a>, <a class="el" href="arm_2isa_8hh_source.html#l00147">haveVirtualization</a>, <a class="el" href="arm_2isa_8hh_source.html#l00169">miscRegs</a>, <a class="el" href="arm_2registers_8hh_source.html#l00085">ArmISA::NumMiscRegs</a>, <a class="el" href="arm_2isa_8hh_source.html#l00149">physAddrRange64</a>, <a class="el" href="serialize_8hh_source.html#l00157">SERIALIZE_ARRAY</a>, and <a class="el" href="serialize_8hh_source.html#l00142">SERIALIZE_SCALAR</a>.</p>

</div>
</div>
<a class="anchor" id="adb4a00afe934b881dbb38647a608e14f"></a><!-- doxytag: member="ArmISA::ISA::setMiscReg" ref="adb4a00afe934b881dbb38647a608e14f" args="(int misc_reg, const MiscReg &amp;val, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a90cbf55664f2b0de9bea7be53a56cf2e"></a><!-- doxytag: member="ArmISA::ISA::setMiscRegNoEffect" ref="a90cbf55664f2b0de9bea7be53a56cf2e" args="(int misc_reg, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::setMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afdaebe1ffe95d7f5ce9f64af69138b6a"></a><!-- doxytag: member="ArmISA::ISA::startup" ref="afdaebe1ffe95d7f5ce9f64af69138b6a" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::startup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00430">430</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab7e5fdbd940d1cf766333f3c4795e35f"></a><!-- doxytag: member="ArmISA::ISA::tlbiALL" ref="ab7e5fdbd940d1cf766333f3c4795e35f" args="(ThreadContext *tc, bool secure_lookup, uint8_t target_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::tlbiALL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>secure_lookup</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a61a1291114c38dfebfd9a2afa66efea7"></a><!-- doxytag: member="ArmISA::ISA::tlbiALLN" ref="a61a1291114c38dfebfd9a2afa66efea7" args="(ThreadContext *tc, bool hyp, uint8_t target_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::tlbiALLN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>hyp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a63c548a694ff3f8bd3244303ecdee6a9"></a><!-- doxytag: member="ArmISA::ISA::tlbiMVA" ref="a63c548a694ff3f8bd3244303ecdee6a9" args="(ThreadContext *tc, MiscReg newVal, bool secure_lookup, bool hyp, uint8_t target_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::tlbiMVA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>&nbsp;</td>
          <td class="paramname"> <em>newVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>secure_lookup</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>hyp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a75a36d9a23fa7fed74f4be02097aac1b"></a><!-- doxytag: member="ArmISA::ISA::tlbiVA" ref="a75a36d9a23fa7fed74f4be02097aac1b" args="(ThreadContext *tc, MiscReg newVal, uint16_t asid, bool secure_lookup, uint8_t target_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::tlbiVA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>&nbsp;</td>
          <td class="paramname"> <em>newVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>asid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>secure_lookup</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c7d55b6590912b8473be88dad477a5e"></a><!-- doxytag: member="ArmISA::ISA::unserialize" ref="a4c7d55b6590912b8473be88dad477a5e" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSerializable.html#a5e83c7a6c6266d4e365f6ec7cb949caf">Serializable</a>.</p>

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00416">416</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2isa_8hh_source.html#l00148">haveLargeAsid64</a>, <a class="el" href="arm_2isa_8hh_source.html#l00146">haveLPAE</a>, <a class="el" href="arm_2isa_8hh_source.html#l00145">haveSecurity</a>, <a class="el" href="arm_2isa_8hh_source.html#l00147">haveVirtualization</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00057">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2isa_8hh_source.html#l00169">miscRegs</a>, <a class="el" href="arm_2registers_8hh_source.html#l00085">ArmISA::NumMiscRegs</a>, <a class="el" href="arm_2isa_8hh_source.html#l00149">physAddrRange64</a>, <a class="el" href="serialize_8hh_source.html#l00160">UNSERIALIZE_ARRAY</a>, <a class="el" href="serialize_8hh_source.html#l00144">UNSERIALIZE_SCALAR</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00173">updateRegMap()</a>.</p>

</div>
</div>
<a class="anchor" id="ae9bde810329001eee4820b6a26bb17b8"></a><!-- doxytag: member="ArmISA::ISA::updateRegMap" ref="ae9bde810329001eee4820b6a26bb17b8" args="(CPSR cpsr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ISA::updateRegMap </td>
          <td>(</td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00173">173</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>References <a class="el" href="intregs_8hh_source.html#l00306">ArmISA::IntReg64Map</a>, <a class="el" href="intregs_8hh_source.html#l00389">ArmISA::IntRegAbtMap</a>, <a class="el" href="intregs_8hh_source.html#l00443">ArmISA::IntRegFiqMap</a>, <a class="el" href="intregs_8hh_source.html#l00335">ArmISA::IntRegHypMap</a>, <a class="el" href="intregs_8hh_source.html#l00425">ArmISA::IntRegIrqMap</a>, <a class="el" href="arm_2isa_8hh_source.html#l00170">intRegMap</a>, <a class="el" href="intregs_8hh_source.html#l00371">ArmISA::IntRegMonMap</a>, <a class="el" href="intregs_8hh_source.html#l00353">ArmISA::IntRegSvcMap</a>, <a class="el" href="intregs_8hh_source.html#l00407">ArmISA::IntRegUndMap</a>, <a class="el" href="intregs_8hh_source.html#l00317">ArmISA::IntRegUsrMap</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">ArmISA::MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00582">ArmISA::MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00583">ArmISA::MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00585">ArmISA::MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00584">ArmISA::MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::MODE_UNDEFINED</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00581">ArmISA::MODE_USER</a>, and <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00416">unserialize()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a82cbfef5d12b06fa0fc183f672af6de9"></a><!-- doxytag: member="ArmISA::ISA::dummyDevice" ref="a82cbfef5d12b06fa0fc183f672af6de9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1DummyISADevice.html">DummyISADevice</a> <a class="el" href="structArmISA_1_1ISA.html#a82cbfef5d12b06fa0fc183f672af6de9">ArmISA::ISA::dummyDevice</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Dummy device for to handle non-existing <a class="el" href="structArmISA_1_1ISA.html" title="Some registers aliase with others, and therefore need to be translated.">ISA</a> devices. </p>

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00136">136</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a2856f99be78123643814dc843efdd874"></a><!-- doxytag: member="ArmISA::ISA::haveLargeAsid64" ref="a2856f99be78123643814dc843efdd874" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structArmISA_1_1ISA.html#a2856f99be78123643814dc843efdd874">ArmISA::ISA::haveLargeAsid64</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00148">148</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00405">serialize()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00416">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a3aebe12b75ff4d71745ec872dddd0ac2"></a><!-- doxytag: member="ArmISA::ISA::haveLPAE" ref="a3aebe12b75ff4d71745ec872dddd0ac2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structArmISA_1_1ISA.html#a3aebe12b75ff4d71745ec872dddd0ac2">ArmISA::ISA::haveLPAE</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00146">146</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00405">serialize()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00416">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b5cf38edef41a2219914fabbe91bca9"></a><!-- doxytag: member="ArmISA::ISA::haveSecurity" ref="a2b5cf38edef41a2219914fabbe91bca9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structArmISA_1_1ISA.html#a2b5cf38edef41a2219914fabbe91bca9">ArmISA::ISA::haveSecurity</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00145">145</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00291">flattenMiscIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00405">serialize()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00416">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a3682c749403746c279089e180b3a503e"></a><!-- doxytag: member="ArmISA::ISA::haveVirtualization" ref="a3682c749403746c279089e180b3a503e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structArmISA_1_1ISA.html#a3682c749403746c279089e180b3a503e">ArmISA::ISA::haveVirtualization</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00147">147</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00405">serialize()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00416">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a50d9ebc060a40ef44cecffa11e410038"></a><!-- doxytag: member="ArmISA::ISA::intRegMap" ref="a50d9ebc060a40ef44cecffa11e410038" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>* <a class="el" href="structArmISA_1_1ISA.html#a50d9ebc060a40ef44cecffa11e410038">ArmISA::ISA::intRegMap</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00170">170</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00244">flattenIntIndex()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00173">updateRegMap()</a>.</p>

</div>
</div>
<a class="anchor" id="a49d05393cb7ad28cf9b830e80c357029"></a><!-- doxytag: member="ArmISA::ISA::lookUpMiscReg" ref="a49d05393cb7ad28cf9b830e80c357029" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;struct <a class="el" href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html">MiscRegLUTEntry</a>&gt; <a class="el" href="structArmISA_1_1ISA.html#a49d05393cb7ad28cf9b830e80c357029">ArmISA::ISA::lookUpMiscReg</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Translation table accessible via the value of the register. </p>

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00167">167</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab52542b950526134ba96b9dc22a95030"></a><!-- doxytag: member="ArmISA::ISA::miscRegs" ref="ab52542b950526134ba96b9dc22a95030" args="[NumMiscRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> <a class="el" href="structArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">ArmISA::ISA::miscRegs</a>[<a class="el" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00169">169</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00244">flattenIntIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00291">flattenMiscIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00405">serialize()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00416">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d7834c292c2d76f3737d4b950077b9e"></a><!-- doxytag: member="ArmISA::ISA::MiscRegSwitch" ref="a7d7834c292c2d76f3737d4b950077b9e" args="[miscRegTranslateMax]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structArmISA_1_1ISA_1_1MiscRegInitializerEntry.html">MiscRegInitializerEntry</a> <a class="el" href="structArmISA_1_1ISA.html#a7d7834c292c2d76f3737d4b950077b9e">ArmISA::ISA::MiscRegSwitch</a>[miscRegTranslateMax]<code> [static, read, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Register table noting all translations. </p>

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00163">163</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a04fff4c8211f75af68a8ebf37c75b4ee"></a><!-- doxytag: member="ArmISA::ISA::physAddrRange64" ref="a04fff4c8211f75af68a8ebf37c75b4ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structArmISA_1_1ISA.html#a04fff4c8211f75af68a8ebf37c75b4ee">ArmISA::ISA::physAddrRange64</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00149">149</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00405">serialize()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00416">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a3399d9bc3fccb0d7321b6db8ec32e12e"></a><!-- doxytag: member="ArmISA::ISA::pmu" ref="a3399d9bc3fccb0d7321b6db8ec32e12e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a>* <a class="el" href="structArmISA_1_1ISA.html#a3399d9bc3fccb0d7321b6db8ec32e12e">ArmISA::ISA::pmu</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00139">139</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a2e13e022fad3518a8c0691b6f76ea857"></a><!-- doxytag: member="ArmISA::ISA::system" ref="a2e13e022fad3518a8c0691b6f76ea857" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmSystem.html">ArmSystem</a>* <a class="el" href="structArmISA_1_1ISA.html#a2e13e022fad3518a8c0691b6f76ea857">ArmISA::ISA::system</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00133">133</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a631d555a2dfda9c7167a550de6906822"></a><!-- doxytag: member="ArmISA::ISA::timer" ref="a631d555a2dfda9c7167a550de6906822" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unique_ptr&lt;<a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a>&gt; <a class="el" href="structArmISA_1_1ISA.html#a631d555a2dfda9c7167a550de6906822">ArmISA::ISA::timer</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00142">142</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/arm/<a class="el" href="arm_2isa_8cc_source.html">isa.cc</a></li>
<li>arch/arm/<a class="el" href="arm_2isa_8hh_source.html">isa.hh</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:24 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
