// Seed: 3015454552
module module_0;
  tri id_1 = 1 + ~(1 * 1);
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    output logic id_4,
    output supply0 id_5
    , id_15,
    output uwire id_6,
    input tri1 id_7,
    input wire id_8,
    input supply1 id_9,
    input tri id_10,
    input supply0 id_11,
    input tri0 id_12,
    output tri1 id_13
);
  always @(negedge id_9 != id_2 or 1 * 1)
    if (id_1) #1 id_6 = 1;
    else begin : LABEL_0
      id_4 = #id_16 1;
    end
  wire id_17;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_5#(.id_12(1)) = 1;
  assign id_13 = 1;
endmodule
