5 14 101 4 *
8 /home/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (signed6.vcd) 2 -o (signed6.cdd) 2 -v (signed6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 signed6.v 8 23 1
1 x 1 10 60012 1 0 4 0 5 49 1f 1f 0 0 0 0
3 0 foo "main.f" 0 signed6.v 26 41 1
2 1 34 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 c 2 28 1020014 1 0 4 0 5 49 1f 1f 0 0 0 0
1 a 3 30 107000a 1 0 3 0 4 17 0 f 0 0 0 0
1 b 4 31 107000a 1 0 3 0 4 17 0 f 0 0 0 0
4 1 1 0 0 34
3 1 foo.$u1 "main.f.$u1" 0 signed6.v 0 39 1
2 2 35 50008 1 0 61008 0 0 4 16 3 0
2 3 35 10001 0 1 1410 0 0 4 1 a
2 4 35 10008 1 37 1a 2 3
2 5 36 50008 1 0 61008 0 0 4 16 4 0
2 6 36 10001 0 1 1410 0 0 4 1 b
2 7 36 10008 1 37 1a 5 6
2 8 37 20002 1 0 1008 0 0 32 48 5 0
2 9 37 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 38 90009 1 1 1008 0 0 4 1 b
2 11 38 50005 1 1 1008 0 0 4 1 a
2 12 38 50009 1 7 1208 10 11 5 18 0 1f 18 4 3 0
2 13 38 10001 0 1 1410 0 0 5 33 c
2 14 38 10009 1 37 1a 12 13
4 14 0 0 0 38
4 9 0 14 0 37
4 7 0 9 9 36
4 4 11 7 7 35
3 1 main.$u0 "main.$u0" 0 signed6.v 0 21 1
