[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysBigSimEllip/slpp_all/surelog.log.

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/ecg.v:26:1: No timescale set for "point_scalar_mult".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/ecg.v:85:1: No timescale set for "point_add".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/ecg.v:162:1: No timescale set for "func9".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/ecg.v:183:1: No timescale set for "func10".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/ecg.v:225:1: No timescale set for "func11".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:22:1: No timescale set for "f3_add".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:38:1: No timescale set for "f3_sub".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:45:1: No timescale set for "f3_mult".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:57:1: No timescale set for "f3_add1".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:65:1: No timescale set for "f3_sub1".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:25:1: No timescale set for "f3m_mux3".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:39:1: No timescale set for "f3m_mux6".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:53:1: No timescale set for "f3m_add".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:65:1: No timescale set for "f3m_add3".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:75:1: No timescale set for "f3m_add4".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:86:1: No timescale set for "f3m_neg".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:99:1: No timescale set for "f3m_sub".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:111:1: No timescale set for "f3m_mult".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:156:1: No timescale set for "f3m_mult3".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:211:1: No timescale set for "f3m_cubic".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:473:1: No timescale set for "f3m_nine".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:486:1: No timescale set for "f3m_inv".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:559:1: No timescale set for "func1".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:572:1: No timescale set for "func2".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:579:1: No timescale set for "func3".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:596:1: No timescale set for "func4".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:610:1: No timescale set for "func5".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:622:1: No timescale set for "func7".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:638:1: No timescale set for "func8".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/fun.v:25:1: No timescale set for "func6".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:22:1: Compile module "work@f3_add".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:57:1: Compile module "work@f3_add1".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:45:1: Compile module "work@f3_mult".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:38:1: Compile module "work@f3_sub".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:65:1: Compile module "work@f3_sub1".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:53:1: Compile module "work@f3m_add".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:65:1: Compile module "work@f3m_add3".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:75:1: Compile module "work@f3m_add4".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:211:1: Compile module "work@f3m_cubic".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:486:1: Compile module "work@f3m_inv".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:111:1: Compile module "work@f3m_mult".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:156:1: Compile module "work@f3m_mult3".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:25:1: Compile module "work@f3m_mux3".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:39:1: Compile module "work@f3m_mux6".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:86:1: Compile module "work@f3m_neg".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:473:1: Compile module "work@f3m_nine".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:99:1: Compile module "work@f3m_sub".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:559:1: Compile module "work@func1".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/ecg.v:183:1: Compile module "work@func10".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/ecg.v:225:1: Compile module "work@func11".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:572:1: Compile module "work@func2".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:579:1: Compile module "work@func3".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:596:1: Compile module "work@func4".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:610:1: Compile module "work@func5".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/fun.v:25:1: Compile module "work@func6".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:622:1: Compile module "work@func7".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:638:1: Compile module "work@func8".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/ecg.v:162:1: Compile module "work@func9".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/ecg.v:85:1: Compile module "work@point_add".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/ecg.v:26:1: Compile module "work@point_scalar_mult".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:22:21: Implicit port type (wire) for "C".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:57:19: Implicit port type (wire) for "c".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:45:22: Implicit port type (wire) for "C".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:38:21: Implicit port type (wire) for "C".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3.v:65:19: Implicit port type (wire) for "c".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:53:22: Implicit port type (wire) for "C".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:65:29: Implicit port type (wire) for "c".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:75:33: Implicit port type (wire) for "c".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:25:41: Implicit port type (wire) for "out".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:39:65: Implicit port type (wire) for "out".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:86:19: Implicit port type (wire) for "c".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:99:22: Implicit port type (wire) for "C".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:559:23: Implicit port type (wire) for "out".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:572:17: Implicit port type (wire) for "out".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:579:17: Implicit port type (wire) for "C".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:596:21: Implicit port type (wire) for "C".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:610:17: Implicit port type (wire) for "C".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/fun.v:25:30: Implicit port type (wire) for "out".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/f3m.v:638:21: Implicit port type (wire) for "c".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/elliptic_curve_group/rtl/ecg.v:162:44: Implicit port type (wire) for "x3",
there are 2 more instances of this message.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                26
assignment                                           102
begin                                                 35
bit_select                                            29
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            2466
cont_assign                                          239
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                         26
function                                               9
gen_region                                             8
if_else                                               25
if_stmt                                               17
include_file_info                                      3
int_typespec                                           9
int_var                                                4
io_decl                                               11
logic_net                                            853
logic_typespec                                       853
logic_var                                              1
module_inst                                           30
operation                                            524
package                                                2
part_select                                          249
port                                                 147
range                                                758
ref_obj                                              681
ref_typespec                                         868
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysBigSimEllip/slpp_all/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 30
[   NOTE] : 20
