verilog xil_defaultlib  \
"../../../../stage1.gen/sources_1/ip/fft_data_path/data_path/data_path.srcs/sources_1/ip/mux2_0/src/mux2.v" \
"../../../../stage1.gen/sources_1/ip/fft_data_path/data_path/data_path.srcs/sources_1/ip/mux2_0/sim/mux2_0.v" \
"../../../../stage1.gen/sources_1/ip/fft_data_path/data_path/data_path.srcs/sources_1/ip/butterfly_full_ip_0/butterfly_full.srcs/sources_1/ip/adder_subtracter32_ip/src/full_adder.v" \
"../../../../stage1.gen/sources_1/ip/fft_data_path/data_path/data_path.srcs/sources_1/ip/butterfly_full_ip_0/butterfly_full.srcs/sources_1/ip/adder_subtracter32_ip/src/adder_subtracter32.v" \
"../../../../stage1.gen/sources_1/ip/fft_data_path/data_path/data_path.srcs/sources_1/ip/butterfly_full_ip_0/butterfly_full.srcs/sources_1/ip/adder_subtracter32_ip/sim/adder_subtracter32_ip.v" \
"../../../../stage1.gen/sources_1/ip/fft_data_path/data_path/data_path.srcs/sources_1/ip/butterfly_full_ip_0/src/butterfly_full.v" \
"../../../../stage1.gen/sources_1/ip/fft_data_path/data_path/data_path.srcs/sources_1/ip/butterfly_full_ip_0/sim/butterfly_full_ip_0.v" \
"../../../../stage1.gen/sources_1/ip/fft_data_path/data_path/data_path.srcs/sources_1/ip/demux2_0/src/demux2.v" \
"../../../../stage1.gen/sources_1/ip/fft_data_path/data_path/data_path.srcs/sources_1/ip/demux2_0/sim/demux2_0.v" \
"../../../../stage1.gen/sources_1/ip/fft_data_path/data_path/data_path.srcs/sources_1/ip/bram_results/sim/bram_results.v" \
"../../../../stage1.gen/sources_1/ip/fft_data_path/data_path/src/data_path.v" \
"../../../../stage1.gen/sources_1/ip/fft_data_path/sim/fft_data_path.v" \

verilog xil_defaultlib "glbl.v"

nosort
