0.7
2020.2
Dec 14 2023
12:31:07
/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/AudioCodecDemo.srcs/i2s_transmitter_sim/imports/new/clockSim.vhd,1712932468,vhdl,,,,clocksim,,,,,,,,
/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/AudioCodecDemo.srcs/sim_reciever/new/I2s_receiver_tb.vhd,1713437852,vhdl,,,,i2s_receiver_tb,,,,,,,,
/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/AudioCodecDemo.srcs/sources_1/imports/Embedded_system_design/temp/vhdl/i2c_configurator.vhd,1713270735,vhdl,,,,i2c_configurator,,,,,,,,
/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/AudioCodecDemo.srcs/sources_1/imports/Embedded_system_design/temp/vhdl/i2s_layer.vhd,1713442351,vhdl,,,,i2s_layer,,,,,,,,
/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/AudioCodecDemo.srcs/sources_1/imports/Embedded_system_design/temp/vhdl/top.vhd,1713389240,vhdl,/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/AudioCodecDemo.srcs/topsim/imports/testbench/top_tb.vhd,,,top,,,,,,,,
/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/AudioCodecDemo.srcs/sources_1/new/FIR.vhd,1713379044,vhdl,,,,fir,,,,,,,,
/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/AudioCodecDemo.srcs/sources_1/new/I2s_receiver.vhd,1713393527,vhdl,,,,i2s_receiver,,,,,,,,
/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/AudioCodecDemo.srcs/sources_1/new/i2s_transmitter.vhd,1713442147,vhdl,,,,i2s_transmitter,,,,,,,,
/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/AudioCodecDemo.srcs/sources_1/new/mclk_comp.vhd,1712259612,vhdl,,,,mclk_comp,,,,,,,,
/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/AudioCodecDemo.srcs/topsim/imports/testbench/top_tb.vhd,1713431152,vhdl,,,,top_tb,,,,,,,,
/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/AudioCodecDemo.srcs/topsim/new/top_tb.vhd,1712131448,vhdl,,,,,,,,,,,,
