$date
	Sun May 16 14:43:24 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2bit2_1_tb $end
$var wire 1 ! s $end
$var wire 2 " out2Gate [1:0] $end
$var wire 2 # out2Data [1:0] $end
$var wire 2 $ out2Behavioral [1:0] $end
$var wire 2 % b [1:0] $end
$var wire 2 & a [1:0] $end
$var reg 6 ' in [5:0] $end
$scope module muxBehavioral1bit2_1 $end
$var wire 2 ( d0 [1:0] $end
$var wire 2 ) d1 [1:0] $end
$var wire 1 ! sel $end
$var reg 2 * out [1:0] $end
$upscope $end
$scope module muxDataFlow1bit2_1 $end
$var wire 2 + d0 [1:0] $end
$var wire 2 , d1 [1:0] $end
$var wire 1 ! sel $end
$var wire 2 - out [1:0] $end
$upscope $end
$scope module muxGate1bit2_1 $end
$var wire 2 . d0 [1:0] $end
$var wire 2 / d1 [1:0] $end
$var wire 1 0 nSel $end
$var wire 1 ! sel $end
$var wire 2 1 out [1:0] $end
$var wire 2 2 min1 [1:0] $end
$var wire 2 3 min0 [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 3
b0 2
b0 1
10
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
0!
$end
#2
00
1!
b1 '
#4
10
b1 %
b1 )
b1 ,
b1 /
0!
b10 '
#6
b1 "
b1 1
b1 $
b1 *
b1 #
b1 -
00
b1 2
1!
b11 '
#8
b0 "
b0 1
b0 $
b0 *
b0 #
b0 -
10
b0 2
b10 %
b10 )
b10 ,
b10 /
0!
b100 '
#10
b10 "
b10 1
b10 $
b10 *
b10 #
b10 -
00
b10 2
1!
b101 '
#12
b0 "
b0 1
b0 $
b0 *
b0 #
b0 -
10
b0 2
b11 %
b11 )
b11 ,
b11 /
0!
b110 '
#14
b11 "
b11 1
b11 $
b11 *
b11 #
b11 -
00
b11 2
1!
b111 '
#16
b1 "
b1 1
b1 3
b1 $
b1 *
b1 #
b1 -
10
b0 2
b1 &
b1 (
b1 +
b1 .
b0 %
b0 )
b0 ,
b0 /
0!
b1000 '
#18
b0 "
b0 1
b0 3
b0 $
b0 *
b0 #
b0 -
00
1!
b1001 '
#20
b1 "
b1 1
b1 3
b1 $
b1 *
b1 #
b1 -
10
b1 %
b1 )
b1 ,
b1 /
0!
b1010 '
#22
b0 3
00
b1 2
1!
b1011 '
#24
b1 "
b1 1
b1 3
10
b0 2
b10 %
b10 )
b10 ,
b10 /
0!
b1100 '
#26
b10 "
b10 1
b0 3
b10 $
b10 *
b10 #
b10 -
00
b10 2
1!
b1101 '
#28
b1 "
b1 1
b1 3
b1 $
b1 *
b1 #
b1 -
10
b0 2
b11 %
b11 )
b11 ,
b11 /
0!
b1110 '
#30
b11 "
b11 1
b0 3
b11 $
b11 *
b11 #
b11 -
00
b11 2
1!
b1111 '
#32
b10 "
b10 1
b10 3
b10 $
b10 *
b10 #
b10 -
10
b0 2
b10 &
b10 (
b10 +
b10 .
b0 %
b0 )
b0 ,
b0 /
0!
b10000 '
#34
b0 "
b0 1
b0 3
b0 $
b0 *
b0 #
b0 -
00
1!
b10001 '
#36
b10 "
b10 1
b10 3
b10 $
b10 *
b10 #
b10 -
10
b1 %
b1 )
b1 ,
b1 /
0!
b10010 '
#38
b1 "
b1 1
b0 3
b1 $
b1 *
b1 #
b1 -
00
b1 2
1!
b10011 '
#40
b10 "
b10 1
b10 3
b10 $
b10 *
b10 #
b10 -
10
b0 2
b10 %
b10 )
b10 ,
b10 /
0!
b10100 '
#42
b0 3
00
b10 2
1!
b10101 '
#44
b10 "
b10 1
b10 3
10
b0 2
b11 %
b11 )
b11 ,
b11 /
0!
b10110 '
#46
b11 "
b11 1
b0 3
b11 $
b11 *
b11 #
b11 -
00
b11 2
1!
b10111 '
#48
b11 "
b11 1
b11 3
10
b0 2
b11 &
b11 (
b11 +
b11 .
b0 %
b0 )
b0 ,
b0 /
0!
b11000 '
#50
b0 "
b0 1
b0 3
b0 $
b0 *
b0 #
b0 -
00
1!
b11001 '
#52
b11 "
b11 1
b11 3
b11 $
b11 *
b11 #
b11 -
10
b1 %
b1 )
b1 ,
b1 /
0!
b11010 '
#54
b1 "
b1 1
b0 3
b1 $
b1 *
b1 #
b1 -
00
b1 2
1!
b11011 '
#56
b11 "
b11 1
b11 3
b11 $
b11 *
b11 #
b11 -
10
b0 2
b10 %
b10 )
b10 ,
b10 /
0!
b11100 '
#58
b10 "
b10 1
b0 3
b10 $
b10 *
b10 #
b10 -
00
b10 2
1!
b11101 '
#60
b11 "
b11 1
b11 3
b11 $
b11 *
b11 #
b11 -
10
b0 2
b11 %
b11 )
b11 ,
b11 /
0!
b11110 '
#62
b0 3
00
b11 2
1!
b11111 '
#64
b0 "
b0 1
b0 $
b0 *
b0 #
b0 -
10
b0 2
b0 &
b0 (
b0 +
b0 .
b0 %
b0 )
b0 ,
b0 /
0!
b100000 '
#66
00
1!
b100001 '
#68
10
b1 %
b1 )
b1 ,
b1 /
0!
b100010 '
#70
b1 "
b1 1
b1 $
b1 *
b1 #
b1 -
00
b1 2
1!
b100011 '
