

================================================================
== Vivado HLS Report for 'imgproc'
================================================================
* Date:           Fri Nov 23 08:52:17 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PCIE_Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.709|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------+-----+--------+-----+--------+---------+
        |                                                  |                      |    Latency   |   Interval   | Pipeline|
        |                     Instance                     |        Module        | min |   max  | min |   max  |   Type  |
        +--------------------------------------------------+----------------------+-----+--------+-----+--------+---------+
        |grp_Resize_fu_196                                 |Resize                |   39|  132391|   39|  132391|   none  |
        |grp_Block_Mat_exit2022_p_fu_208                   |Block_Mat_exit2022_p  |    ?|       ?|    ?|       ?|   none  |
        |grp_Array2D2Mat_fu_218                            |Array2D2Mat           |    1|   66564|    1|   66564|   none  |
        |grp_Mat2AXIvideo_fu_230                           |Mat2AXIvideo          |    1|   66821|    1|   66821|   none  |
        |grp_AXIvideo2Mat_fu_251                           |AXIvideo2Mat          |    3|   67594|    3|   67594|   none  |
        |StgValue_32_Block_Mat_exit20_pro_fu_274           |Block_Mat_exit20_pro  |    0|       0|    0|       0|   none  |
        |call_ret2_Block_Mat_exit2030_p_fu_284             |Block_Mat_exit2030_p  |    0|       0|    0|       0|   none  |
        |val_assign_loc_chann_Block_Mat_exit2027_p_fu_293  |Block_Mat_exit2027_p  |    0|       0|    0|       0|   none  |
        +--------------------------------------------------+----------------------+-----+--------+-----+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cols0_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %cols0)"   --->   Operation 14 'read' 'cols0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rows0_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %rows0)"   --->   Operation 15 'read' 'rows0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mat1_cols_V_c = alloca i32, align 4"   --->   Operation 16 'alloca' 'mat1_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mat1_rows_V_c = alloca i32, align 4"   --->   Operation 17 'alloca' 'mat1_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr1_cols_c44 = alloca i32, align 4"   --->   Operation 18 'alloca' 'arr1_cols_c44' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr1_rows_c43 = alloca i32, align 4"   --->   Operation 19 'alloca' 'arr1_rows_c43' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr1_cols_c = alloca i32, align 4"   --->   Operation 20 'alloca' 'arr1_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr1_rows_c = alloca i32, align 4"   --->   Operation 21 'alloca' 'arr1_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr0_cols_c = alloca i32, align 4"   --->   Operation 22 'alloca' 'arr0_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr0_rows_c = alloca i32, align 4"   --->   Operation 23 'alloca' 'arr0_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mat0_cols_V_c42 = alloca i32, align 4"   --->   Operation 24 'alloca' 'mat0_cols_V_c42' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mat0_rows_V_c41 = alloca i32, align 4"   --->   Operation 25 'alloca' 'mat0_rows_V_c41' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mat0_cols_V_c = alloca i32, align 4"   --->   Operation 26 'alloca' 'mat0_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mat0_rows_V_c = alloca i32, align 4"   --->   Operation 27 'alloca' 'mat0_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mat0_data_stream_0_s = alloca i8, align 1" [image_core.cpp:21]   --->   Operation 28 'alloca' 'mat0_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mat1_data_stream_0_s = alloca i8, align 1" [image_core.cpp:22]   --->   Operation 29 'alloca' 'mat1_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (1.99ns)   --->   "%arr0_val = alloca [65536 x i8], align 1" [image_core.cpp:23]   --->   Operation 30 'alloca' 'arr0_val' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 31 [1/1] (1.99ns)   --->   "%arr1_val = alloca [65536 x i8], align 1" [image_core.cpp:24]   --->   Operation 31 'alloca' 'arr1_val' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 32 [1/1] (3.83ns)   --->   "call fastcc void @Block_Mat.exit20_pro(i32 %rows0_read, i32 %cols0_read, i32* %mat0_rows_V_c, i32* %mat0_cols_V_c)"   --->   Operation 32 'call' <Predicate = true> <Delay = 3.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %S_AXIS_V_data_V, i1* %S_AXIS_V_keep_V, i1* %S_AXIS_V_strb_V, i1* %S_AXIS_V_user_V, i1* %S_AXIS_V_last_V, i1* %S_AXIS_V_id_V, i1* %S_AXIS_V_dest_V, i32* nocapture %mat0_rows_V_c, i32* nocapture %mat0_cols_V_c, i8* %mat0_data_stream_0_s, i32* %mat0_rows_V_c41, i32* %mat0_cols_V_c42)" [image_core.cpp:30]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %S_AXIS_V_data_V, i1* %S_AXIS_V_keep_V, i1* %S_AXIS_V_strb_V, i1* %S_AXIS_V_user_V, i1* %S_AXIS_V_last_V, i1* %S_AXIS_V_id_V, i1* %S_AXIS_V_dest_V, i32* nocapture %mat0_rows_V_c, i32* nocapture %mat0_cols_V_c, i8* %mat0_data_stream_0_s, i32* %mat0_rows_V_c41, i32* %mat0_cols_V_c42)" [image_core.cpp:30]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { float, i2 } @Block_Mat.exit2022_p(i32* %mat0_rows_V_c41, i32* %mat0_cols_V_c42, i8* %mat0_data_stream_0_s, [65536 x i8]* %arr0_val, i32* %arr0_rows_c, i32* %arr0_cols_c)"   --->   Operation 35 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { float, i2 } @Block_Mat.exit2022_p(i32* %mat0_rows_V_c41, i32* %mat0_cols_V_c42, i8* %mat0_data_stream_0_s, [65536 x i8]* %arr0_val, i32* %arr0_rows_c, i32* %arr0_cols_c)"   --->   Operation 36 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4_loc_channel = extractvalue { float, i2 } %call_ret, 0"   --->   Operation 37 'extractvalue' 'tmp_4_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_5_loc_channel = extractvalue { float, i2 } %call_ret, 1"   --->   Operation 38 'extractvalue' 'tmp_5_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 3.99>
ST_6 : Operation 39 [2/2] (3.99ns)   --->   "call fastcc void @Resize([65536 x i8]* %arr0_val, i32* %arr0_rows_c, i32* %arr0_cols_c, [65536 x i8]* %arr1_val, float %tmp_4_loc_channel, i2 %tmp_5_loc_channel, i32* %arr1_rows_c, i32* %arr1_cols_c)"   --->   Operation 39 'call' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @Resize([65536 x i8]* %arr0_val, i32* %arr0_rows_c, i32* %arr0_cols_c, [65536 x i8]* %arr1_val, float %tmp_4_loc_channel, i2 %tmp_5_loc_channel, i32* %arr1_rows_c, i32* %arr1_cols_c)"   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%val_assign_loc_chann = call fastcc i32 @Block_Mat.exit2027_p(i32* %arr1_rows_c, i32* %rows1, i32* %arr1_rows_c43)"   --->   Operation 41 'call' 'val_assign_loc_chann' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%call_ret2 = call fastcc { i32, i32 } @Block_Mat.exit2030_p(i32* %arr1_cols_c, i32* %cols1, i32 %val_assign_loc_chann, i32* %arr1_cols_c44)"   --->   Operation 42 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%param1_val_0_V = extractvalue { i32, i32 } %call_ret2, 0"   --->   Operation 43 'extractvalue' 'param1_val_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%param1_val_1_V = extractvalue { i32, i32 } %call_ret2, 1"   --->   Operation 44 'extractvalue' 'param1_val_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat([65536 x i8]* %arr1_val, i32* %arr1_rows_c43, i32* %arr1_cols_c44, i32 %param1_val_0_V, i32 %param1_val_1_V, i8* %mat1_data_stream_0_s, i32* %mat1_rows_V_c, i32* %mat1_cols_V_c)" [image_core.cpp:42]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat([65536 x i8]* %arr1_val, i32* %arr1_rows_c43, i32* %arr1_cols_c44, i32 %param1_val_0_V, i32 %param1_val_1_V, i8* %mat1_data_stream_0_s, i32* %mat1_rows_V_c, i32* %mat1_cols_V_c)" [image_core.cpp:42]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 47 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i32* nocapture %mat1_rows_V_c, i32* nocapture %mat1_cols_V_c, i8* %mat1_data_stream_0_s, i8* %M_AXIS_V_data_V, i1* %M_AXIS_V_keep_V, i1* %M_AXIS_V_strb_V, i1* %M_AXIS_V_user_V, i1* %M_AXIS_V_last_V, i1* %M_AXIS_V_id_V, i1* %M_AXIS_V_dest_V)" [image_core.cpp:43]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i32* nocapture %mat1_rows_V_c, i32* nocapture %mat1_cols_V_c, i8* %mat1_data_stream_0_s, i8* %M_AXIS_V_data_V, i1* %M_AXIS_V_keep_V, i1* %M_AXIS_V_strb_V, i1* %M_AXIS_V_user_V, i1* %M_AXIS_V_last_V, i1* %M_AXIS_V_id_V, i1* %M_AXIS_V_dest_V)" [image_core.cpp:43]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [image_core.cpp:12]   --->   Operation 49 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %S_AXIS_V_data_V), !map !201"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_keep_V), !map !205"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_strb_V), !map !209"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_user_V), !map !213"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_last_V), !map !217"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_id_V), !map !221"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_dest_V), !map !225"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %M_AXIS_V_data_V), !map !229"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_keep_V), !map !233"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_strb_V), !map !237"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_user_V), !map !241"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_last_V), !map !245"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_id_V), !map !249"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_dest_V), !map !253"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows0), !map !257"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols0), !map !263"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rows1), !map !267"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %cols1), !map !271"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @imgproc_str) nounwind"   --->   Operation 68 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @mat0_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %mat0_data_stream_0_s, i8* %mat0_data_stream_0_s)"   --->   Operation 69 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mat0_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @mat1_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %mat1_data_stream_0_s, i8* %mat1_data_stream_0_s)"   --->   Operation 71 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mat1_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %S_AXIS_V_data_V, i1* %S_AXIS_V_keep_V, i1* %S_AXIS_V_strb_V, i1* %S_AXIS_V_user_V, i1* %S_AXIS_V_last_V, i1* %S_AXIS_V_id_V, i1* %S_AXIS_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:13]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %M_AXIS_V_data_V, i1* %M_AXIS_V_keep_V, i1* %M_AXIS_V_strb_V, i1* %M_AXIS_V_user_V, i1* %M_AXIS_V_last_V, i1* %M_AXIS_V_id_V, i1* %M_AXIS_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:14]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows0, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:15]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols0, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:16]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows1, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:17]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols1, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:18]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:19]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @mat0_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %mat0_rows_V_c, i32* %mat0_rows_V_c)"   --->   Operation 80 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mat0_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @mat0_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %mat0_cols_V_c, i32* %mat0_cols_V_c)"   --->   Operation 82 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mat0_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @mat0_OC_rows_OC_V_c4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %mat0_rows_V_c41, i32* %mat0_rows_V_c41)"   --->   Operation 84 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mat0_rows_V_c41, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @mat0_OC_cols_OC_V_c4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %mat0_cols_V_c42, i32* %mat0_cols_V_c42)"   --->   Operation 86 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mat0_cols_V_c42, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @arr0_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %arr0_rows_c, i32* %arr0_rows_c)"   --->   Operation 88 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %arr0_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @arr0_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %arr0_cols_c, i32* %arr0_cols_c)"   --->   Operation 90 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %arr0_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @arr1_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %arr1_rows_c, i32* %arr1_rows_c)"   --->   Operation 92 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %arr1_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @arr1_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %arr1_cols_c, i32* %arr1_cols_c)"   --->   Operation 94 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %arr1_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @arr1_OC_rows_c43_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %arr1_rows_c43, i32* %arr1_rows_c43)"   --->   Operation 96 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %arr1_rows_c43, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @arr1_OC_cols_c44_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %arr1_cols_c44, i32* %arr1_cols_c44)"   --->   Operation 98 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %arr1_cols_c44, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @mat1_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %mat1_rows_V_c, i32* %mat1_rows_V_c)"   --->   Operation 100 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mat1_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @mat1_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %mat1_cols_V_c, i32* %mat1_cols_V_c)"   --->   Operation 102 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mat1_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [image_core.cpp:44]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ S_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols0_read           (read                ) [ 00000000000000]
rows0_read           (read                ) [ 00000000000000]
mat1_cols_V_c        (alloca              ) [ 00111111111111]
mat1_rows_V_c        (alloca              ) [ 00111111111111]
arr1_cols_c44        (alloca              ) [ 00111111111111]
arr1_rows_c43        (alloca              ) [ 00111111111111]
arr1_cols_c          (alloca              ) [ 00111111111111]
arr1_rows_c          (alloca              ) [ 00111111111111]
arr0_cols_c          (alloca              ) [ 00111111111111]
arr0_rows_c          (alloca              ) [ 00111111111111]
mat0_cols_V_c42      (alloca              ) [ 00111111111111]
mat0_rows_V_c41      (alloca              ) [ 00111111111111]
mat0_cols_V_c        (alloca              ) [ 01111111111111]
mat0_rows_V_c        (alloca              ) [ 01111111111111]
mat0_data_stream_0_s (alloca              ) [ 00111111111111]
mat1_data_stream_0_s (alloca              ) [ 00111111111111]
arr0_val             (alloca              ) [ 00111111000000]
arr1_val             (alloca              ) [ 00111111111000]
StgValue_32          (call                ) [ 00000000000000]
StgValue_34          (call                ) [ 00000000000000]
call_ret             (call                ) [ 00000000000000]
tmp_4_loc_channel    (extractvalue        ) [ 00000011000000]
tmp_5_loc_channel    (extractvalue        ) [ 00000011000000]
StgValue_40          (call                ) [ 00000000000000]
val_assign_loc_chann (call                ) [ 00000000000000]
call_ret2            (call                ) [ 00000000000000]
param1_val_0_V       (extractvalue        ) [ 00000000011000]
param1_val_1_V       (extractvalue        ) [ 00000000011000]
StgValue_46          (call                ) [ 00000000000000]
StgValue_48          (call                ) [ 00000000000000]
StgValue_49          (specdataflowpipeline) [ 00000000000000]
StgValue_50          (specbitsmap         ) [ 00000000000000]
StgValue_51          (specbitsmap         ) [ 00000000000000]
StgValue_52          (specbitsmap         ) [ 00000000000000]
StgValue_53          (specbitsmap         ) [ 00000000000000]
StgValue_54          (specbitsmap         ) [ 00000000000000]
StgValue_55          (specbitsmap         ) [ 00000000000000]
StgValue_56          (specbitsmap         ) [ 00000000000000]
StgValue_57          (specbitsmap         ) [ 00000000000000]
StgValue_58          (specbitsmap         ) [ 00000000000000]
StgValue_59          (specbitsmap         ) [ 00000000000000]
StgValue_60          (specbitsmap         ) [ 00000000000000]
StgValue_61          (specbitsmap         ) [ 00000000000000]
StgValue_62          (specbitsmap         ) [ 00000000000000]
StgValue_63          (specbitsmap         ) [ 00000000000000]
StgValue_64          (specbitsmap         ) [ 00000000000000]
StgValue_65          (specbitsmap         ) [ 00000000000000]
StgValue_66          (specbitsmap         ) [ 00000000000000]
StgValue_67          (specbitsmap         ) [ 00000000000000]
StgValue_68          (spectopmodule       ) [ 00000000000000]
empty                (specchannel         ) [ 00000000000000]
StgValue_70          (specinterface       ) [ 00000000000000]
empty_17             (specchannel         ) [ 00000000000000]
StgValue_72          (specinterface       ) [ 00000000000000]
StgValue_73          (specinterface       ) [ 00000000000000]
StgValue_74          (specinterface       ) [ 00000000000000]
StgValue_75          (specinterface       ) [ 00000000000000]
StgValue_76          (specinterface       ) [ 00000000000000]
StgValue_77          (specinterface       ) [ 00000000000000]
StgValue_78          (specinterface       ) [ 00000000000000]
StgValue_79          (specinterface       ) [ 00000000000000]
empty_18             (specchannel         ) [ 00000000000000]
StgValue_81          (specinterface       ) [ 00000000000000]
empty_19             (specchannel         ) [ 00000000000000]
StgValue_83          (specinterface       ) [ 00000000000000]
empty_20             (specchannel         ) [ 00000000000000]
StgValue_85          (specinterface       ) [ 00000000000000]
empty_21             (specchannel         ) [ 00000000000000]
StgValue_87          (specinterface       ) [ 00000000000000]
empty_22             (specchannel         ) [ 00000000000000]
StgValue_89          (specinterface       ) [ 00000000000000]
empty_23             (specchannel         ) [ 00000000000000]
StgValue_91          (specinterface       ) [ 00000000000000]
empty_24             (specchannel         ) [ 00000000000000]
StgValue_93          (specinterface       ) [ 00000000000000]
empty_25             (specchannel         ) [ 00000000000000]
StgValue_95          (specinterface       ) [ 00000000000000]
empty_26             (specchannel         ) [ 00000000000000]
StgValue_97          (specinterface       ) [ 00000000000000]
empty_27             (specchannel         ) [ 00000000000000]
StgValue_99          (specinterface       ) [ 00000000000000]
empty_28             (specchannel         ) [ 00000000000000]
StgValue_101         (specinterface       ) [ 00000000000000]
empty_29             (specchannel         ) [ 00000000000000]
StgValue_103         (specinterface       ) [ 00000000000000]
StgValue_104         (ret                 ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="S_AXIS_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="S_AXIS_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="S_AXIS_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="S_AXIS_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="S_AXIS_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="S_AXIS_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="S_AXIS_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_AXIS_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M_AXIS_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="M_AXIS_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="M_AXIS_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="M_AXIS_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="M_AXIS_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="M_AXIS_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rows1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cols1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit20_pro"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit2022_p"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Resize"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit2027_p"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit2030_p"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2D2Mat"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgproc_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat0_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat0_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat0_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat0_OC_rows_OC_V_c4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat0_OC_cols_OC_V_c4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr0_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr0_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr1_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr1_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr1_OC_rows_c43_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr1_OC_cols_c44_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="mat1_cols_V_c_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat1_cols_V_c/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mat1_rows_V_c_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat1_rows_V_c/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="arr1_cols_c44_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr1_cols_c44/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arr1_rows_c43_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr1_rows_c43/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arr1_cols_c_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr1_cols_c/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arr1_rows_c_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr1_rows_c/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arr0_cols_c_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr0_cols_c/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arr0_rows_c_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr0_rows_c/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mat0_cols_V_c42_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat0_cols_V_c42/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mat0_rows_V_c41_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat0_rows_V_c41/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mat0_cols_V_c_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat0_cols_V_c/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mat0_rows_V_c_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat0_rows_V_c/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mat0_data_stream_0_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat0_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mat1_data_stream_0_s_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat1_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="arr0_val_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr0_val/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="arr1_val_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr1_val/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="cols0_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols0_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="rows0_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows0_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_Resize_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="32" slack="5"/>
<pin id="200" dir="0" index="3" bw="32" slack="5"/>
<pin id="201" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="5" bw="32" slack="1"/>
<pin id="203" dir="0" index="6" bw="2" slack="1"/>
<pin id="204" dir="0" index="7" bw="32" slack="5"/>
<pin id="205" dir="0" index="8" bw="32" slack="5"/>
<pin id="206" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_39/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_Block_Mat_exit2022_p_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="34" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="3"/>
<pin id="211" dir="0" index="2" bw="32" slack="3"/>
<pin id="212" dir="0" index="3" bw="8" slack="3"/>
<pin id="213" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="5" bw="32" slack="3"/>
<pin id="215" dir="0" index="6" bw="32" slack="3"/>
<pin id="216" dir="1" index="7" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_Array2D2Mat_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="8"/>
<pin id="222" dir="0" index="3" bw="32" slack="8"/>
<pin id="223" dir="0" index="4" bw="32" slack="1"/>
<pin id="224" dir="0" index="5" bw="32" slack="1"/>
<pin id="225" dir="0" index="6" bw="8" slack="8"/>
<pin id="226" dir="0" index="7" bw="32" slack="8"/>
<pin id="227" dir="0" index="8" bw="32" slack="8"/>
<pin id="228" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_45/9 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_Mat2AXIvideo_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="10"/>
<pin id="233" dir="0" index="2" bw="32" slack="10"/>
<pin id="234" dir="0" index="3" bw="8" slack="10"/>
<pin id="235" dir="0" index="4" bw="8" slack="0"/>
<pin id="236" dir="0" index="5" bw="1" slack="0"/>
<pin id="237" dir="0" index="6" bw="1" slack="0"/>
<pin id="238" dir="0" index="7" bw="1" slack="0"/>
<pin id="239" dir="0" index="8" bw="1" slack="0"/>
<pin id="240" dir="0" index="9" bw="1" slack="0"/>
<pin id="241" dir="0" index="10" bw="1" slack="0"/>
<pin id="242" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_47/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_AXIvideo2Mat_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="0" index="3" bw="1" slack="0"/>
<pin id="256" dir="0" index="4" bw="1" slack="0"/>
<pin id="257" dir="0" index="5" bw="1" slack="0"/>
<pin id="258" dir="0" index="6" bw="1" slack="0"/>
<pin id="259" dir="0" index="7" bw="1" slack="0"/>
<pin id="260" dir="0" index="8" bw="32" slack="1"/>
<pin id="261" dir="0" index="9" bw="32" slack="1"/>
<pin id="262" dir="0" index="10" bw="8" slack="1"/>
<pin id="263" dir="0" index="11" bw="32" slack="1"/>
<pin id="264" dir="0" index="12" bw="32" slack="1"/>
<pin id="265" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_33/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="StgValue_32_Block_Mat_exit20_pro_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="0" index="3" bw="32" slack="0"/>
<pin id="279" dir="0" index="4" bw="32" slack="0"/>
<pin id="280" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="call_ret2_Block_Mat_exit2030_p_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="7"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="0" index="3" bw="32" slack="0"/>
<pin id="289" dir="0" index="4" bw="32" slack="7"/>
<pin id="290" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="val_assign_loc_chann_Block_Mat_exit2027_p_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="7"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="0" index="3" bw="32" slack="7"/>
<pin id="298" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="val_assign_loc_chann/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_4_loc_channel_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="34" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_4_loc_channel/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_5_loc_channel_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="34" slack="0"/>
<pin id="308" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_5_loc_channel/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="param1_val_0_V_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="param1_val_0_V/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="param1_val_1_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="param1_val_1_V/8 "/>
</bind>
</comp>

<comp id="318" class="1005" name="mat1_cols_V_c_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="8"/>
<pin id="320" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="mat1_cols_V_c "/>
</bind>
</comp>

<comp id="324" class="1005" name="mat1_rows_V_c_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="8"/>
<pin id="326" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="mat1_rows_V_c "/>
</bind>
</comp>

<comp id="330" class="1005" name="arr1_cols_c44_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="7"/>
<pin id="332" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arr1_cols_c44 "/>
</bind>
</comp>

<comp id="336" class="1005" name="arr1_rows_c43_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="7"/>
<pin id="338" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arr1_rows_c43 "/>
</bind>
</comp>

<comp id="342" class="1005" name="arr1_cols_c_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="5"/>
<pin id="344" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="arr1_cols_c "/>
</bind>
</comp>

<comp id="348" class="1005" name="arr1_rows_c_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="5"/>
<pin id="350" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="arr1_rows_c "/>
</bind>
</comp>

<comp id="354" class="1005" name="arr0_cols_c_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="3"/>
<pin id="356" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="arr0_cols_c "/>
</bind>
</comp>

<comp id="360" class="1005" name="arr0_rows_c_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="3"/>
<pin id="362" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="arr0_rows_c "/>
</bind>
</comp>

<comp id="366" class="1005" name="mat0_cols_V_c42_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat0_cols_V_c42 "/>
</bind>
</comp>

<comp id="372" class="1005" name="mat0_rows_V_c41_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat0_rows_V_c41 "/>
</bind>
</comp>

<comp id="378" class="1005" name="mat0_cols_V_c_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mat0_cols_V_c "/>
</bind>
</comp>

<comp id="384" class="1005" name="mat0_rows_V_c_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mat0_rows_V_c "/>
</bind>
</comp>

<comp id="390" class="1005" name="mat0_data_stream_0_s_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="1"/>
<pin id="392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mat0_data_stream_0_s "/>
</bind>
</comp>

<comp id="396" class="1005" name="mat1_data_stream_0_s_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="8"/>
<pin id="398" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="mat1_data_stream_0_s "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp_4_loc_channel_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_loc_channel "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_5_loc_channel_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="1"/>
<pin id="409" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_loc_channel "/>
</bind>
</comp>

<comp id="412" class="1005" name="param1_val_0_V_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="param1_val_0_V "/>
</bind>
</comp>

<comp id="417" class="1005" name="param1_val_1_V_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="param1_val_1_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="230" pin=4"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="230" pin=5"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="230" pin=6"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="230" pin=7"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="230" pin=8"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="230" pin=9"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="230" pin=10"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="267"><net_src comp="0" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="269"><net_src comp="4" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="251" pin=4"/></net>

<net id="271"><net_src comp="8" pin="0"/><net_sink comp="251" pin=5"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="251" pin=6"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="251" pin=7"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="190" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="184" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="299"><net_src comp="48" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="293" pin="4"/><net_sink comp="284" pin=3"/></net>

<net id="305"><net_src comp="208" pin="7"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="208" pin="7"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="284" pin="5"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="284" pin="5"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="120" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="218" pin=8"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="327"><net_src comp="124" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="218" pin=7"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="333"><net_src comp="128" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="218" pin=3"/></net>

<net id="339"><net_src comp="132" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="293" pin=3"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="345"><net_src comp="136" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="196" pin=8"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="351"><net_src comp="140" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="196" pin=7"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="357"><net_src comp="144" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="208" pin=6"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="196" pin=3"/></net>

<net id="363"><net_src comp="148" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="208" pin=5"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="369"><net_src comp="152" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="251" pin=12"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="375"><net_src comp="156" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="251" pin=11"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="381"><net_src comp="160" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="251" pin=9"/></net>

<net id="387"><net_src comp="164" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="274" pin=3"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="251" pin=8"/></net>

<net id="393"><net_src comp="168" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="251" pin=10"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="399"><net_src comp="172" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="218" pin=6"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="230" pin=3"/></net>

<net id="405"><net_src comp="302" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="196" pin=5"/></net>

<net id="410"><net_src comp="306" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="196" pin=6"/></net>

<net id="415"><net_src comp="310" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="420"><net_src comp="314" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="218" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_AXIS_V_data_V | {11 12 }
	Port: M_AXIS_V_keep_V | {11 12 }
	Port: M_AXIS_V_strb_V | {11 12 }
	Port: M_AXIS_V_user_V | {11 12 }
	Port: M_AXIS_V_last_V | {11 12 }
	Port: M_AXIS_V_id_V | {11 12 }
	Port: M_AXIS_V_dest_V | {11 12 }
	Port: rows1 | {8 }
	Port: cols1 | {8 }
 - Input state : 
	Port: imgproc : S_AXIS_V_data_V | {2 3 }
	Port: imgproc : S_AXIS_V_keep_V | {2 3 }
	Port: imgproc : S_AXIS_V_strb_V | {2 3 }
	Port: imgproc : S_AXIS_V_user_V | {2 3 }
	Port: imgproc : S_AXIS_V_last_V | {2 3 }
	Port: imgproc : S_AXIS_V_id_V | {2 3 }
	Port: imgproc : S_AXIS_V_dest_V | {2 3 }
	Port: imgproc : rows0 | {1 }
	Port: imgproc : cols0 | {1 }
  - Chain level:
	State 1
		StgValue_32 : 1
	State 2
	State 3
	State 4
	State 5
		tmp_4_loc_channel : 1
		tmp_5_loc_channel : 1
	State 6
	State 7
	State 8
		call_ret2 : 1
		param1_val_0_V : 2
		param1_val_1_V : 2
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                 grp_Resize_fu_196                |    40   |  5.0775 |   3071  |   4801  |
|          |          grp_Block_Mat_exit2022_p_fu_208         |    0    |  1.956  |   645   |   648   |
|          |              grp_Array2D2Mat_fu_218              |    0    |  0.978  |   361   |   661   |
|   call   |              grp_Mat2AXIvideo_fu_230             |    0    |  1.956  |   238   |   192   |
|          |              grp_AXIvideo2Mat_fu_251             |    0    |  0.978  |   252   |   125   |
|          |      StgValue_32_Block_Mat_exit20_pro_fu_274     |    0    |    0    |    0    |    39   |
|          |       call_ret2_Block_Mat_exit2030_p_fu_284      |    0    |    0    |    0    |    0    |
|          | val_assign_loc_chann_Block_Mat_exit2027_p_fu_293 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   read   |              cols0_read_read_fu_184              |    0    |    0    |    0    |    0    |
|          |              rows0_read_read_fu_190              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |             tmp_4_loc_channel_fu_302             |    0    |    0    |    0    |    0    |
|extractvalue|             tmp_5_loc_channel_fu_306             |    0    |    0    |    0    |    0    |
|          |               param1_val_0_V_fu_310              |    0    |    0    |    0    |    0    |
|          |               param1_val_1_V_fu_314              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    40   | 10.9455 |   4567  |   6466  |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|arr0_val|   32   |    0   |    0   |
|arr1_val|   32   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |   64   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     arr0_cols_c_reg_354    |   32   |
|     arr0_rows_c_reg_360    |   32   |
|    arr1_cols_c44_reg_330   |   32   |
|     arr1_cols_c_reg_342    |   32   |
|    arr1_rows_c43_reg_336   |   32   |
|     arr1_rows_c_reg_348    |   32   |
|   mat0_cols_V_c42_reg_366  |   32   |
|    mat0_cols_V_c_reg_378   |   32   |
|mat0_data_stream_0_s_reg_390|    8   |
|   mat0_rows_V_c41_reg_372  |   32   |
|    mat0_rows_V_c_reg_384   |   32   |
|    mat1_cols_V_c_reg_318   |   32   |
|mat1_data_stream_0_s_reg_396|    8   |
|    mat1_rows_V_c_reg_324   |   32   |
|   param1_val_0_V_reg_412   |   32   |
|   param1_val_1_V_reg_417   |   32   |
|  tmp_4_loc_channel_reg_402 |   32   |
|  tmp_5_loc_channel_reg_407 |    2   |
+----------------------------+--------+
|            Total           |   498  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   40   |   10   |  4567  |  6466  |
|   Memory  |   64   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   498  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   64   |   40   |   10   |  5065  |  6466  |
+-----------+--------+--------+--------+--------+--------+
