
<!--
This XML file (created on Wed Jan 17 13:41:12 2007) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>5.1</ver>
<schema>quartus_version_5.1_build_176.xsd</schema><license>
	<host_id>001560bde9e8</host_id>
	<nic_id>00166f75d1c4</nic_id>
	<cdrive_id>88de1224</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>5.1</version>
	<build>Build 176</build>
	<binary_type>32</binary_type>
	<module>quartus_tan.exe</module>
	<edition>Web Edition</edition>
	<compilation_end_time>Wed Jan 17 13:41:12 2007</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1729</cpu_freq>
	</cpu>
	<ram units="MB">1536</ram>
</machine>
<top_file>C:/Documents and Settings/kparchesco/Desktop/designtemplate/designtemplate</top_file>
<mep_data>
	<command_line>quartus_tan --read_settings_files=off --write_settings_files=off designtemplate -c designtemplate</command_line>
</mep_data>
<software_data>
	<smart_recompile>off</smart_recompile>
</software_data>
<messages>
	<warning>Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew</warning>
	<warning>Warning: Found pins functioning as undefined clocks and/or memory enables</warning>
	<warning>Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family</warning>
	<info>Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings</info>
	<info>Info: Elapsed time: 00:00:01</info>
	<info>Info: Processing ended: Wed Jan 17 13:41:12 2007</info>
	<info>Info: tco from clock &quot;CLK_Y&quot; to destination pin &quot;SEGG_Z&quot; through register &quot;lpm_counter0:inst1|lpm_counter:lpm_counter_component|dffs[0]&quot; is 14.500 ns</info>
	<info>Info: + Longest register to pin delay is 7.000 ns</info>
</messages>
<clock_settings_summary>
	<row>
		<clock_node_name>CLK_Y</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
</clock_settings_summary>
<performance>
	<nonclk>
		<type>Worst-case tco</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>14.500 ns</actual>
	</nonclk>
	<clk>
		<name>CLK_Y</name>
		<slack>N/A</slack>
		<required>None</required>
		<actual>76.92 MHz ( period = 13.000 ns )</actual>
	</clk>
</performance>
<compile_id>62145CCB</compile_id>
</talkback>
