<pre>
<h3>
<a href="https://verilogtorouting.org/" target="_blank">odin</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/generate.v.html" target="file-frame">third_party/tools/yosys/tests/simple/generate.v</a>


--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

PARSE_ERROR <a href="../../../../third_party/tools/yosys/tests/simple/generate.v.html" target="file-frame">third_party/tools/yosys/tests/simple/generate.v</a>::26 error in parsing: (syntax error, unexpected vFOR, expecting vENDGENERATE)
	for (i = 0; i < 8; i = i + 1) begin:gen3
PARSE_ERROR <a href="../../../../third_party/tools/yosys/tests/simple/generate.v.html" target="file-frame">third_party/tools/yosys/tests/simple/generate.v</a>::35 error in parsing: (syntax error, unexpected vEND)
	end
ERROR (4)::PARSE_ERROR <a href="../../../../third_party/tools/yosys/tests/simple/generate.v.html" target="file-frame">third_party/tools/yosys/tests/simple/generate.v</a>::45 Module already has input with this name clk
input clk;
Assertion failed()@[/home/travis/build/SymbiFlow/sv-tests/third_party/tools/odin_ii/ODIN_II/SRC/parse_making_ast.cpp]markAndProcessPortWith::514 


</pre>