#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 30 18:27:35 2021
# Process ID: 7596
# Current directory: C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl
# Command line: xsim.exe -mode tcl -source {xsim.dir/nqueens/xsim_script.tcl}
# Log file: C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/xsim.log
# Journal file: C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl\xsim.jou
#-----------------------------------------------------------
source xsim.dir/nqueens/xsim_script.tcl
# xsim {nqueens} -autoloadwcfg -tclbatch {nqueens.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source nqueens.tcl
## run all
Note: simulation done!
Time: 801175 ns  Iteration: 1  Process: /apatb_nqueens_top/generate_sim_done_proc  File: C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/nqueens.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 801175 ns  Iteration: 1  Process: /apatb_nqueens_top/generate_sim_done_proc  File: C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/nqueens.autotb.vhd
$finish called at time : 801175 ns
## quit
INFO: [Common 17-206] Exiting xsim at Mon Aug 30 18:27:41 2021...
