/****************************************************************************
 *
 *   Copyright (C) 2013 PX4 Development Team. All rights reserved.
 *   Author: Pavel Kirienko (pavel.kirienko@gmail.com)
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 * 3. Neither the name PX4 nor the names of its contributors may be
 *    used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 ****************************************************************************/

#include "pwm.h"
#include "adc.h"
#include "timer.h"
#include "irq.h"
#include <ch.h>
#include <hal.h>
#include <stdio.h>
#include <unistd.h>
#include <assert.h>
#include <math.h>
#include <stdbool.h>
#include <zubax_chibios/config/config.h>

#define PWM_TIMER_FREQUENCY     STM32_TIMCLK2
#if STM32_TIMCLK2 != STM32_TIMCLK1
# error "Invalid timer clock"
#endif


CONFIG_PARAM_INT("mot_pwm_hz",    60000, MOTOR_PWM_MIN_FREQUENCY, MOTOR_PWM_MAX_FREQUENCY)
CONFIG_PARAM_INT("mot_pwm_dt_ns",   600,                     400,                     800)

/**
 * Local constants, initialized once
 */
static uint16_t _pwm_top;
static uint16_t _pwm_half_top;
static uint16_t _pwm_min;
static uint16_t _adc_advance_ticks;
static uint16_t _adc_blanking_ticks;
static uint16_t _adc_sample_duration_ticks;


static int init_constants(unsigned frequency, const float pwm_dead_time_ns)
{
	ASSERT_ALWAYS(_pwm_top == 0);   // Make sure it was not initialized already

	/*
	 * PWM top, derived from frequency
	 */
	if (frequency < MOTOR_PWM_MIN_FREQUENCY || frequency > MOTOR_PWM_MAX_FREQUENCY) {
		return -1;
	}

	const int pwm_steps = PWM_TIMER_FREQUENCY / frequency;
	if ((pwm_steps < 2) || (pwm_steps > 65536)) {
		assert(0);
		return -1;
	}

	_pwm_top = pwm_steps - 1;
	_pwm_half_top = pwm_steps / 2;

	const int effective_steps = pwm_steps / 2;
	const float true_frequency = PWM_TIMER_FREQUENCY / (float)pwm_steps;
	const unsigned adc_period_usec = motor_adc_sampling_period_hnsec() / HNSEC_PER_USEC;
	printf("Motor: PWM freq: %f; Effective steps: %i; ADC period: %u usec\n",
		true_frequency, effective_steps, adc_period_usec);

	/*
	 * PWM min - Limited by MOTOR_ADC_SAMPLE_WINDOW_NANOSEC
	 */
	const float pwm_clock_period = 1.f / PWM_TIMER_FREQUENCY;
	const float pwm_min_duration =
		(MOTOR_ADC_SAMPLE_WINDOW_NANOSEC + MOTOR_ADC_MIN_BLANKING_TIME_NANOSEC + pwm_dead_time_ns) /
		1e9f;
	const float pwm_min_ticks_float = pwm_min_duration / pwm_clock_period;
	assert(pwm_min_ticks_float >= 0);

	_pwm_min = (uint16_t)pwm_min_ticks_float;
	if (_pwm_min > _pwm_half_top) {
		printf("Motor: Forcing PWM min = half = %u\n", (unsigned)_pwm_half_top);
		_pwm_min = _pwm_half_top;
	}

	/*
	 * ADC synchronization.
	 * ADC shall be triggered in the middle of a PWM cycle in order to catch the moment when the instant
	 * winding current matches with average winding current - this helps to eliminate the current ripple
	 * caused by the PWM switching. Thus we trigger ADC at the point ((pwm_value / 2) - adc_advance).
	 * Refer to "Synchronizing the On-Chip Analog-to-Digital Converter on 56F80x Devices" for some explanation.
	 */
	const float adc_trigger_advance = MOTOR_ADC_SYNC_ADVANCE_NANOSEC / 1e9f;
	const float adc_trigger_advance_ticks_float = adc_trigger_advance / pwm_clock_period;
	assert(adc_trigger_advance_ticks_float >= 0);
	assert(adc_trigger_advance_ticks_float < (_pwm_top * 0.4f));
	_adc_advance_ticks = (uint16_t)adc_trigger_advance_ticks_float;

	const float adc_blanking = (MOTOR_ADC_MIN_BLANKING_TIME_NANOSEC + pwm_dead_time_ns) / 1e9f;
	_adc_blanking_ticks = (uint16_t)(adc_blanking / pwm_clock_period);

	const float adc_sample_duration = MOTOR_ADC_SAMPLE_WINDOW_NANOSEC / 1e9f;
	_adc_sample_duration_ticks = (uint16_t)(adc_sample_duration / pwm_clock_period);

	if ((_adc_blanking_ticks + _adc_sample_duration_ticks) > _pwm_min) {
		const int new_blanking = (int)_pwm_min - (int)_adc_sample_duration_ticks;
		const uint16_t old_blanking = _adc_blanking_ticks;
		assert(new_blanking <= (int)old_blanking);

		if (new_blanking > 0) {
			_adc_blanking_ticks = new_blanking;
		} else {
			assert(!"Zero ADC blanking");
			_adc_blanking_ticks = 1;
		}

		printf("Motor: ADC blanking reduced from %u to %u ticks due to PWM frequency being too high\n",
		        (unsigned)old_blanking,
			(unsigned)_adc_blanking_ticks);
	}

	printf("Motor: PWM range [%u; %u], ADC: advance %u ticks, blanking %u ticks, sample %u ticks\n",
		(unsigned)_pwm_min,
		(unsigned)_pwm_top,
		(unsigned)_adc_advance_ticks,
		(unsigned)_adc_blanking_ticks,
		(unsigned)_adc_sample_duration_ticks);
	return 0;
}

static void init_timers(const float pwm_dead_time)
{
	ASSERT_ALWAYS(_pwm_top > 0);   // Make sure it was initialized

	chSysDisable();

	// TIM1
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
	RCC->APB2RSTR |=  RCC_APB2RSTR_TIM1RST;
	RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM1RST;

	// TIM2
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
	RCC->APB1RSTR |=  RCC_APB1RSTR_TIM2RST;
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM2RST;

	chSysEnable();

	// Reload value
	TIM2->ARR = TIM1->ARR = _pwm_top;

	// Left-aligned PWM, direction up (will be enabled later)
	TIM2->CR1 = TIM1->CR1 = 0;

	// Output idle state 0, unbuffered updates
	TIM1->CR2 = 0;

	/*
	 * OC channels
	 * TIM1 CC1, CC2, CC3 are used to control the FETs; TIM1 CC4 is not used.
	 * TIM2 CC2 is used to trigger the ADC conversion.
	 */
	// Phase A, phase B
	TIM1->CCMR1 =
		TIM_CCMR1_OC1PE | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 |
		TIM_CCMR1_OC2PE | TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1;

	// Phase C
	TIM1->CCMR2 =
		TIM_CCMR2_OC3PE | TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1;

	// ADC sync
	TIM2->CCMR1 =
		TIM_CCMR1_OC2PE | TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_0;

	// OC polarity (no inversion, all disabled except ADC sync)
	TIM1->CCER = 0;
	TIM2->CCER = TIM_CCER_CC2E;

	/*
	 * Dead time generator setup.
	 * DTS clock divider set 0, hence fDTS = input clock.
	 * DTG bit 7 must be 0, otherwise it will change multiplier which is not supported yet.
	 * At 72 MHz one tick ~ 13.9 nsec, max 127 * 13.9 ~ 1.764 usec, which is large enough.
	 */
	assert(isfinite(pwm_dead_time) && (pwm_dead_time > 0));
	const float pwm_dead_time_ticks_float = pwm_dead_time / (1.f / PWM_TIMER_FREQUENCY);
	assert(pwm_dead_time_ticks_float > 0);
	assert(pwm_dead_time_ticks_float < (_pwm_top * 0.2f));

	uint16_t dead_time_ticks = (uint16_t)pwm_dead_time_ticks_float;
	if (dead_time_ticks > 127) {
		assert(0);
		dead_time_ticks = 127;
	}
	printf("Motor: PWM dead time %u ticks\n", (unsigned)dead_time_ticks);

	TIM1->BDTR = TIM_BDTR_AOE | TIM_BDTR_MOE | dead_time_ticks;

	/*
	 * Default ADC sync config, will be adjusted dynamically
	 */
	TIM2->CCR2 = _adc_blanking_ticks;

	// Timers are configured now but not started yet. Starting is tricky because of synchronization, see below.
	TIM1->EGR = TIM_EGR_UG | TIM_EGR_COMG;
	TIM2->EGR = TIM_EGR_UG | TIM_EGR_COMG;
}

static void start_timers(void)
{
	const irqstate_t irqstate = irq_primask_save();

	// Make sure the timers are not running
	ASSERT_ALWAYS(!(TIM1->CR1 & TIM_CR1_CEN));
	ASSERT_ALWAYS(!(TIM2->CR1 & TIM_CR1_CEN));

	// Start synchronously
	TIM1->CR2 |= TIM_CR2_MMS_0;                   // TIM1 is master
	TIM2->SMCR = TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2; // TIM2 is slave

	TIM1->CR1 |= TIM_CR1_CEN;                     // Start all

	// Make sure the timers have started now
	ASSERT_ALWAYS(TIM1->CR1 & TIM_CR1_CEN);
	ASSERT_ALWAYS(TIM2->CR1 & TIM_CR1_CEN);

	// Configure the synchronous reset - TIM1 master, TIM2 slave
	TIM1->CR2 &= ~TIM_CR2_MMS;                    // Master, UG bit triggers TRGO
	TIM2->SMCR = TIM_SMCR_SMS_2;                  // Slave, TRGI triggers UG

	irq_primask_restore(irqstate);
}

int motor_pwm_init(void)
{
	const float dead_time_ns = configGet("mot_pwm_dt_ns");

	const int ret = init_constants(configGet("mot_pwm_hz"), dead_time_ns);
	if (ret) {
		return ret;
	}

	init_timers(dead_time_ns * 1e-9F);
	start_timers();

	motor_pwm_set_freewheeling();
	return 0;
}

uint32_t motor_adc_sampling_period_hnsec(void)
{
	return HNSEC_PER_SEC / (PWM_TIMER_FREQUENCY / ((int)_pwm_top + 1));
}

/**
 * Safely turns off all phases.
 * Assumes:
 *  - motor IRQs are disabled
 */
static void phase_reset_all_i(void)
{
	TIM1->CCER = 0;                                     // Disable CC outputs
	TIM1->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);  // Set FROZEN PWM mode
	TIM1->CCMR2 &= ~TIM_CCMR2_OC3M;
	TIM1->CCR1 = _pwm_half_top;                         // Reset CC registers
	TIM1->CCR2 = _pwm_half_top;                         // Note that we're resetting to half top, because that
	TIM1->CCR3 = _pwm_half_top;                         // helps to avoid bumps when turning the channel on
	TIM1->EGR = TIM_EGR_COMG;                           // Reload shadow registers
}

/**
 * Safely turns off one phase.
 * Assumes:
 *  - motor IRQs are disabled
 */
__attribute__((optimize(3)))
static inline void phase_reset_i(uint_fast8_t phase)
{
	if (phase == 0) {
		TIM1->CCER &= ~(TIM_CCER_CC1E | TIM_CCER_CC1NE); // disable CH1 and CH1N
		TIM1->CCMR1 &= ~TIM_CCMR1_OC1M;
	} else if (phase == 1) {
		TIM1->CCER &= ~(TIM_CCER_CC2E | TIM_CCER_CC2NE);
		TIM1->CCMR1 &= ~TIM_CCMR1_OC2M;
	} else {
		TIM1->CCER &= ~(TIM_CCER_CC3E | TIM_CCER_CC3NE);
		TIM1->CCMR2 &= ~TIM_CCMR2_OC3M;
	}
}

/**
 * Assumes:
 *  - motor IRQs are disabled
 */
__attribute__((optimize(3)))
static inline void phase_set_i(uint_fast8_t phase, uint_fast16_t pwm_val, bool inverted)
{
	// The channel must be enabled in the last order when it is fully configured
	if (phase == 0) {
		TIM1->CCR1 = pwm_val;
		if (inverted) {
			TIM1->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0;  // PWM mode 2 inverted
		} else {
			TIM1->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1;                 // PWM mode 1 non inverted
		}
		TIM1->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC1NE);  // enable CH1 and CH1N
	} else if (phase == 1) {
		TIM1->CCR2 = pwm_val;
		if (inverted) {
			TIM1->CCMR1 |= TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_0;
		} else {
			TIM1->CCMR1 |= TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1;
		}
		TIM1->CCER |= (TIM_CCER_CC2E | TIM_CCER_CC2NE);
	} else {
		TIM1->CCR3 = pwm_val;
		if (inverted) {
			TIM1->CCMR2 |= TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_0;
		} else {
			TIM1->CCMR2 |= TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1;
		}
		TIM1->CCER |= (TIM_CCER_CC3E | TIM_CCER_CC3NE);
	}
}

/**
 * Assumes:
 *  - motor IRQs are disabled
 */
__attribute__((optimize(3)))
static inline void phase_set_braking(uint_fast16_t pwm_val)
{
	// The channel must be enabled in the last order when it is fully configured
	// Phase A
	TIM1->CCR1 = pwm_val;
	TIM1->CCMR1 &= ~TIM_CCMR1_OC1M_0; // Set PWM mode 2
	TIM1->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1;
	TIM1->CCER &= ~TIM_CCER_CC1E; // Disable CH1 (FET_A_HIGH)
	TIM1->CCER |= TIM_CCER_CC1NE; // Enable CH1N (FET_A_LOW)
	// Phase B
	TIM1->CCR2 = pwm_val;
	TIM1->CCMR1 &= ~TIM_CCMR1_OC2M_0;
	TIM1->CCMR1 |= TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1;
	TIM1->CCER &= ~TIM_CCER_CC2E;
	TIM1->CCER |= TIM_CCER_CC2NE;
	// Phase C
	TIM1->CCR3 = pwm_val;
	TIM1->CCMR2 &= ~TIM_CCMR2_OC3M_0;
	TIM1->CCMR2 |= TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1;
	TIM1->CCER &= ~TIM_CCER_CC3E;
	TIM1->CCER |= TIM_CCER_CC3NE;
}

__attribute__((optimize(3)))
static inline void adjust_adc_sync(int pwm_val)
{
	const int min_advance = pwm_val - (int)_adc_sample_duration_ticks;
	assert(min_advance >= 1);

	int adc_trigger_value = (pwm_val / 2) - (int)_adc_advance_ticks;

	if (adc_trigger_value < (int)_adc_blanking_ticks) {
		adc_trigger_value = _adc_blanking_ticks;
	}

	if (adc_trigger_value > min_advance) {
		adc_trigger_value = min_advance;
	}

	TIM2->CCR2 = adc_trigger_value;
}

static inline void adjust_adc_sync_default(void)
{
	adjust_adc_sync(_pwm_half_top);
}

void motor_pwm_manip(const enum motor_pwm_phase_manip command[MOTOR_NUM_PHASES])
{
	irq_primask_disable();
	phase_reset_all_i();
	irq_primask_enable();

	for (int phase = 0; phase < MOTOR_NUM_PHASES; phase++) {
		if (command[phase] == MOTOR_PWM_MANIP_HIGH) {
			// We don't want to engage 100% duty cycle because the high side pump needs switching
			const int pwm_val = motor_pwm_compute_pwm_val(0.80f);
			irq_primask_disable();
			phase_set_i(phase, pwm_val, false);
			irq_primask_enable();
		} else if (command[phase] == MOTOR_PWM_MANIP_HALF) {
			irq_primask_disable();
			phase_set_i(phase, _pwm_half_top, false);
			irq_primask_enable();
		} else if (command[phase] == MOTOR_PWM_MANIP_LOW) {
			irq_primask_disable();
			phase_set_i(phase, 0, false);
			irq_primask_enable();
		} else if (command[phase] == MOTOR_PWM_MANIP_FLOATING) {
			// Nothing to do
		} else {
			assert(0);
		}
	}

	adjust_adc_sync(_pwm_half_top);  // Default for phase manip
}

void motor_pwm_set_freewheeling(void)
{
	irq_primask_disable();
	phase_reset_all_i();
	adjust_adc_sync_default();
	irq_primask_enable();
}

void motor_pwm_set_braking(float braking_strength)
{
	uint_fast16_t pwm_val = 0;
	pwm_val = (uint_fast16_t)(_pwm_top * braking_strength);
	irq_primask_disable();
	phase_set_braking(pwm_val + 1);
	irq_primask_enable();
	adjust_adc_sync(_pwm_half_top + (pwm_val / 2) + 1);
}

void motor_pwm_emergency(void)
{
	const irqstate_t irqstate = irq_primask_save();
	phase_reset_all_i();
	irq_primask_restore(irqstate);
}

int motor_pwm_compute_pwm_val(float duty_cycle)
{
	/*
	 * Normalize into [0; PWM_TOP] regardless of sign
	 */
	const float abs_duty_cycle = fabs(duty_cycle);
	uint_fast16_t int_duty_cycle = 0;
	if (abs_duty_cycle > 0.999) {
		int_duty_cycle = _pwm_top;
	} else {
		int_duty_cycle = (uint_fast16_t)(abs_duty_cycle * _pwm_top);
	}

	/*
	 * Compute the complementary duty cycle
	 * Ref. "Influence of PWM Schemes and Commutation Methods for DC and Brushless Motors and Drives", page 4.
	 */
	int output = 0;

	if (duty_cycle >= 0) {
		// Forward mode
		output = _pwm_top - ((_pwm_top - int_duty_cycle) / 2) + 1;

		assert(output > _pwm_half_top);
		assert(output <= (_pwm_top + 1));
	} else {
		// Braking mode
		output = (_pwm_top - int_duty_cycle) / 2;

		if (output < _pwm_min) {
			output = _pwm_min;
		}

		assert(output >= 0);
		assert(output <= _pwm_half_top);
	}

	return output;
}

__attribute__((optimize(3)))
void motor_pwm_set_step_from_isr(const struct motor_pwm_commutation_step* step, int pwm_val)
{
	phase_reset_i(step->floating);

	phase_set_i(step->positive, pwm_val, false);
	phase_set_i(step->negative, pwm_val, true);

	adjust_adc_sync(pwm_val);
}

void motor_pwm_beep(int frequency, int duration_msec)
{
	static const float DUTY_CYCLE = 0.01;
	static const int ACTIVE_USEC_MAX = 20;

	motor_pwm_set_freewheeling();

	frequency = (frequency < 100)  ? 100  : frequency;
	frequency = (frequency > 5000) ? 5000 : frequency;

	// TODO HACK: Longer beeps disrupt other processes, beeping should be done in a non-blocking way from ISR
	duration_msec = (duration_msec < 1)   ? 1   : duration_msec;
	duration_msec = (duration_msec > 100) ? 100 : duration_msec;

	/*
	 * Timing constants
	 */
	const int half_period_hnsec = (HNSEC_PER_SEC / frequency) / 2;

	int active_hnsec = half_period_hnsec * DUTY_CYCLE;

	if (active_hnsec > ACTIVE_USEC_MAX * HNSEC_PER_USEC) {
		active_hnsec = ACTIVE_USEC_MAX * HNSEC_PER_USEC;
	}

	const int idle_hnsec = half_period_hnsec - active_hnsec;

	const uint64_t end_time = motor_timer_hnsec() + duration_msec * HNSEC_PER_MSEC;

	/*
	 * FET round robin
	 * This way we can beep even if some FETs went bananas
	 */
	static unsigned _phase_sel;
	const int low_phase_first  = _phase_sel++ % MOTOR_NUM_PHASES;
	const int low_phase_second = _phase_sel++ % MOTOR_NUM_PHASES;
	const int high_phase       = _phase_sel++ % MOTOR_NUM_PHASES;
	_phase_sel++;              // We need to increment it not by multiple of 3
	assert(low_phase_first != high_phase && low_phase_second != high_phase);

	/*
	 * Commutations
	 * No high side pumping
	 */
	phase_set_i(low_phase_first, 0, false);
	phase_set_i(low_phase_second, 0, false);
	phase_set_i(high_phase, 0, false);

	while (end_time > motor_timer_hnsec()) {
		chSysSuspend();

		irq_primask_disable();
		phase_set_i(high_phase, _pwm_top, false);
		irq_primask_enable();

		motor_timer_hndelay(active_hnsec);

		irq_primask_disable();
		phase_set_i(high_phase, 0, false);
		irq_primask_enable();

		chSysEnable();

		motor_timer_hndelay(idle_hnsec);
	}

	motor_pwm_set_freewheeling();
}
