Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Nov 25 16:28:17 2024
| Host         : aringadre-IdeaPad-Flex-5-14ALC05 running 64-bit Linux Mint 22
| Command      : report_control_sets -verbose -file basys3_control_sets_placed.rpt
| Design       : basys3
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           12 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               3 |            3 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |             101 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_100_IBUF_BUFG                  | game_synchronizer/p_3_out[0]              |                                           |                1 |              1 |         1.00 |
|  clk_100_IBUF_BUFG                  | game_synchronizer/p_3_out[1]              |                                           |                1 |              1 |         1.00 |
|  clk_100_IBUF_BUFG                  | game_synchronizer/p_3_out[2]              |                                           |                1 |              1 |         1.00 |
|  clk_100M_to_clk_1k/clk_1k_o        |                                           | synchronizer_7seg/sync_data_o[0]          |                1 |              4 |         4.00 |
|  mmcm_100_to_25_175/inst/clk_25_175 | dinorun/next_frame_i015_out               | dinorun/score_counter/digit0_q[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  mmcm_100_to_25_175/inst/clk_25_175 | dinorun/score_counter/digit3_q            | dinorun/rst_ni0                           |                1 |              4 |         4.00 |
|  mmcm_100_to_25_175/inst/clk_25_175 | dinorun/flash_counter_q[4]_i_2_n_0        | dinorun/flash_counter_q[4]_i_1_n_0        |                2 |              5 |         2.50 |
|  mmcm_100_to_25_175/inst/clk_25_175 |                                           | dinorun/rst_ni0                           |                2 |              6 |         3.00 |
|  mmcm_100_to_25_175/inst/clk_25_175 | dinorun/bird/_41_/Y[0]                    | dinorun/rst_ni0                           |                1 |              6 |         6.00 |
|  mmcm_100_to_25_175/inst/clk_25_175 | dinorun/next_frame_i0                     | dinorun/rst_ni0                           |                1 |              8 |         8.00 |
|  mmcm_100_to_25_175/inst/clk_25_175 | dinorun/cactus2/cactus_x_q                | dinorun/rst_ni0                           |                2 |              8 |         4.00 |
|  mmcm_100_to_25_175/inst/clk_25_175 | dinorun/cactus/cactus_x_q                 | dinorun/rst_ni0                           |                3 |              8 |         2.67 |
|  clk_100_IBUF_BUFG                  |                                           |                                           |                4 |              9 |         2.25 |
|  mmcm_100_to_25_175/inst/clk_25_175 | dinorun/vga_timer/position_y_o[9]_i_2_n_0 | dinorun/vga_timer/position_y_o[9]_i_1_n_0 |                2 |             10 |         5.00 |
|  mmcm_100_to_25_175/inst/clk_25_175 |                                           | dinorun/vga_timer/position_x_o[9]_i_1_n_0 |                2 |             10 |         5.00 |
|  mmcm_100_to_25_175/inst/clk_25_175 |                                           |                                           |                8 |             10 |         1.25 |
|  mmcm_100_to_25_175/inst/clk_25_175 | dinorun/bird/_42_/Y[0]                    | dinorun/rst_ni0                           |                2 |             10 |         5.00 |
|  mmcm_100_to_25_175/inst/clk_25_175 | dinorun/lfsrNext                          | synchronizer_25_175/sync_data_o[0]        |                4 |             16 |         4.00 |
|  mmcm_100_to_25_175/inst/clk_25_175 | dinorun/next_frame_i015_out               | dinorun/rst_ni0                           |                3 |             16 |         5.33 |
|  clk_100_IBUF_BUFG                  |                                           | clk_100M_to_clk_1k/p_0_in                 |                6 |             18 |         3.00 |
|  mmcm_100_to_25_175/inst/clk_25_175 | dinorun/dino/_49_/Y[0]                    | dinorun/rst_ni0                           |                8 |             22 |         2.75 |
+-------------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


