
LCD_AGAIN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a08  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000c12c  08002b14  08002b14  00003b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ec40  0800ec40  00010018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800ec40  0800ec40  00010018  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800ec40  0800ec40  00010018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ec40  0800ec40  0000fc40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ec44  0800ec44  0000fc44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  0800ec48  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a1c  20000018  0800ec60  00010018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a34  0800ec60  00010a34  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006a1e  00000000  00000000  00010041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001986  00000000  00000000  00016a5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000740  00000000  00000000  000183e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00016c8a  00000000  00000000  00018b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00008a11  00000000  00000000  0002f7b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000819ea  00000000  00000000  000381c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000b9bad  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 0000055d  00000000  00000000  000b9bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001be4  00000000  00000000  000ba150  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000bbd34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08002afc 	.word	0x08002afc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08002afc 	.word	0x08002afc

0800014c <ST7789_Draw_Image_Double>:
 * @param x, y: Starting coordinates on LCD
 * @param small_w, small_h: Dimensions of the tiny source image (e.g., 120x50)
 * @param data: Pointer to the small image array
 */
void ST7789_Draw_Image_Double(uint16_t x, uint16_t y, uint16_t small_w, uint16_t small_h, uint16_t *data)
{
 800014c:	b590      	push	{r4, r7, lr}
 800014e:	b087      	sub	sp, #28
 8000150:	af00      	add	r7, sp, #0
 8000152:	4604      	mov	r4, r0
 8000154:	4608      	mov	r0, r1
 8000156:	4611      	mov	r1, r2
 8000158:	461a      	mov	r2, r3
 800015a:	4623      	mov	r3, r4
 800015c:	80fb      	strh	r3, [r7, #6]
 800015e:	4603      	mov	r3, r0
 8000160:	80bb      	strh	r3, [r7, #4]
 8000162:	460b      	mov	r3, r1
 8000164:	807b      	strh	r3, [r7, #2]
 8000166:	4613      	mov	r3, r2
 8000168:	803b      	strh	r3, [r7, #0]
    // Set the window to the LARGER size (double the width and height)
    ST7789_SetAddressWindow(x, y, x + (small_w * 2) - 1, y + (small_h * 2) - 1);
 800016a:	887b      	ldrh	r3, [r7, #2]
 800016c:	005b      	lsls	r3, r3, #1
 800016e:	b29a      	uxth	r2, r3
 8000170:	88fb      	ldrh	r3, [r7, #6]
 8000172:	4413      	add	r3, r2
 8000174:	b29b      	uxth	r3, r3
 8000176:	3b01      	subs	r3, #1
 8000178:	b29c      	uxth	r4, r3
 800017a:	883b      	ldrh	r3, [r7, #0]
 800017c:	005b      	lsls	r3, r3, #1
 800017e:	b29a      	uxth	r2, r3
 8000180:	88bb      	ldrh	r3, [r7, #4]
 8000182:	4413      	add	r3, r2
 8000184:	b29b      	uxth	r3, r3
 8000186:	3b01      	subs	r3, #1
 8000188:	b29b      	uxth	r3, r3
 800018a:	88b9      	ldrh	r1, [r7, #4]
 800018c:	88f8      	ldrh	r0, [r7, #6]
 800018e:	4622      	mov	r2, r4
 8000190:	f000 fc70 	bl	8000a74 <ST7789_SetAddressWindow>

    ST7789_Select();
 8000194:	2200      	movs	r2, #0
 8000196:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800019a:	4829      	ldr	r0, [pc, #164]	@ (8000240 <ST7789_Draw_Image_Double+0xf4>)
 800019c:	f001 fcbb 	bl	8001b16 <HAL_GPIO_WritePin>
    ST7789_DC_Set(); // Data mode
 80001a0:	2201      	movs	r2, #1
 80001a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80001a6:	4827      	ldr	r0, [pc, #156]	@ (8000244 <ST7789_Draw_Image_Double+0xf8>)
 80001a8:	f001 fcb5 	bl	8001b16 <HAL_GPIO_WritePin>

    for (uint16_t row = 0; row < small_h; row++)
 80001ac:	2300      	movs	r3, #0
 80001ae:	82fb      	strh	r3, [r7, #22]
 80001b0:	e038      	b.n	8000224 <ST7789_Draw_Image_Double+0xd8>
    {
        // We do everything in this loop twice to double the height
        for (int repeat_row = 0; repeat_row < 2; repeat_row++)
 80001b2:	2300      	movs	r3, #0
 80001b4:	613b      	str	r3, [r7, #16]
 80001b6:	e02f      	b.n	8000218 <ST7789_Draw_Image_Double+0xcc>
        {
            for (uint16_t col = 0; col < small_w; col++)
 80001b8:	2300      	movs	r3, #0
 80001ba:	81fb      	strh	r3, [r7, #14]
 80001bc:	e025      	b.n	800020a <ST7789_Draw_Image_Double+0xbe>
            {
                uint16_t color = data[row * small_w + col];
 80001be:	8afb      	ldrh	r3, [r7, #22]
 80001c0:	887a      	ldrh	r2, [r7, #2]
 80001c2:	fb03 f202 	mul.w	r2, r3, r2
 80001c6:	89fb      	ldrh	r3, [r7, #14]
 80001c8:	4413      	add	r3, r2
 80001ca:	005b      	lsls	r3, r3, #1
 80001cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80001ce:	4413      	add	r3, r2
 80001d0:	881b      	ldrh	r3, [r3, #0]
 80001d2:	81bb      	strh	r3, [r7, #12]
                // Byte swap for ST7789 (Big Endian)
                uint8_t color_bytes[] = { (uint8_t)(color >> 8), (uint8_t)(color & 0xFF) };
 80001d4:	89bb      	ldrh	r3, [r7, #12]
 80001d6:	0a1b      	lsrs	r3, r3, #8
 80001d8:	b29b      	uxth	r3, r3
 80001da:	b2db      	uxtb	r3, r3
 80001dc:	723b      	strb	r3, [r7, #8]
 80001de:	89bb      	ldrh	r3, [r7, #12]
 80001e0:	b2db      	uxtb	r3, r3
 80001e2:	727b      	strb	r3, [r7, #9]

                // Send the same pixel twice to double the width
                HAL_SPI_Transmit(&ST7789_SPI_PORT, color_bytes, 2, HAL_MAX_DELAY);
 80001e4:	f107 0108 	add.w	r1, r7, #8
 80001e8:	f04f 33ff 	mov.w	r3, #4294967295
 80001ec:	2202      	movs	r2, #2
 80001ee:	4816      	ldr	r0, [pc, #88]	@ (8000248 <ST7789_Draw_Image_Double+0xfc>)
 80001f0:	f002 f90c 	bl	800240c <HAL_SPI_Transmit>
                HAL_SPI_Transmit(&ST7789_SPI_PORT, color_bytes, 2, HAL_MAX_DELAY);
 80001f4:	f107 0108 	add.w	r1, r7, #8
 80001f8:	f04f 33ff 	mov.w	r3, #4294967295
 80001fc:	2202      	movs	r2, #2
 80001fe:	4812      	ldr	r0, [pc, #72]	@ (8000248 <ST7789_Draw_Image_Double+0xfc>)
 8000200:	f002 f904 	bl	800240c <HAL_SPI_Transmit>
            for (uint16_t col = 0; col < small_w; col++)
 8000204:	89fb      	ldrh	r3, [r7, #14]
 8000206:	3301      	adds	r3, #1
 8000208:	81fb      	strh	r3, [r7, #14]
 800020a:	89fa      	ldrh	r2, [r7, #14]
 800020c:	887b      	ldrh	r3, [r7, #2]
 800020e:	429a      	cmp	r2, r3
 8000210:	d3d5      	bcc.n	80001be <ST7789_Draw_Image_Double+0x72>
        for (int repeat_row = 0; repeat_row < 2; repeat_row++)
 8000212:	693b      	ldr	r3, [r7, #16]
 8000214:	3301      	adds	r3, #1
 8000216:	613b      	str	r3, [r7, #16]
 8000218:	693b      	ldr	r3, [r7, #16]
 800021a:	2b01      	cmp	r3, #1
 800021c:	ddcc      	ble.n	80001b8 <ST7789_Draw_Image_Double+0x6c>
    for (uint16_t row = 0; row < small_h; row++)
 800021e:	8afb      	ldrh	r3, [r7, #22]
 8000220:	3301      	adds	r3, #1
 8000222:	82fb      	strh	r3, [r7, #22]
 8000224:	8afa      	ldrh	r2, [r7, #22]
 8000226:	883b      	ldrh	r3, [r7, #0]
 8000228:	429a      	cmp	r2, r3
 800022a:	d3c2      	bcc.n	80001b2 <ST7789_Draw_Image_Double+0x66>
            }
        }
    }

    ST7789_UnSelect();
 800022c:	2201      	movs	r2, #1
 800022e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000232:	4803      	ldr	r0, [pc, #12]	@ (8000240 <ST7789_Draw_Image_Double+0xf4>)
 8000234:	f001 fc6f 	bl	8001b16 <HAL_GPIO_WritePin>
}
 8000238:	bf00      	nop
 800023a:	371c      	adds	r7, #28
 800023c:	46bd      	mov	sp, r7
 800023e:	bd90      	pop	{r4, r7, pc}
 8000240:	40010c00 	.word	0x40010c00
 8000244:	40010800 	.word	0x40010800
 8000248:	20000034 	.word	0x20000034

0800024c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b086      	sub	sp, #24
 8000250:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000252:	f000 ff43 	bl	80010dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000256:	f000 fa35 	bl	80006c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800025a:	f000 fac7 	bl	80007ec <MX_GPIO_Init>
  MX_DMA_Init();
 800025e:	f000 faa7 	bl	80007b0 <MX_DMA_Init>
  MX_SPI1_Init();
 8000262:	f000 fa6f 	bl	8000744 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8000266:	2201      	movs	r2, #1
 8000268:	2104      	movs	r1, #4
 800026a:	48aa      	ldr	r0, [pc, #680]	@ (8000514 <main+0x2c8>)
 800026c:	f001 fc53 	bl	8001b16 <HAL_GPIO_WritePin>
  ST7789_Init();
 8000270:	f000 fc60 	bl	8000b34 <ST7789_Init>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000274:	2200      	movs	r2, #0
 8000276:	2104      	movs	r1, #4
 8000278:	48a6      	ldr	r0, [pc, #664]	@ (8000514 <main+0x2c8>)
 800027a:	f001 fc4c 	bl	8001b16 <HAL_GPIO_WritePin>

  // Background
  ST7789_Fill_Color(WHITEISH);
 800027e:	f64b 60ff 	movw	r0, #48895	@ 0xbeff
 8000282:	f000 fd05 	bl	8000c90 <ST7789_Fill_Color>
  #define ARE_YOU_SURE 2
  #define SUPER_SURE 3
  #define SUPER_DUPER_SURE 4
  #define PLEASE_SAY_YES 5
  */
  int16_t* c = NULL;
 8000286:	2300      	movs	r3, #0
 8000288:	603b      	str	r3, [r7, #0]
  uint8_t state = VALENTINE;
 800028a:	2300      	movs	r3, #0
 800028c:	71fb      	strb	r3, [r7, #7]
  while (1)
  {
	switch(state) {
 800028e:	79fb      	ldrb	r3, [r7, #7]
 8000290:	2b04      	cmp	r3, #4
 8000292:	d8fc      	bhi.n	800028e <main+0x42>
 8000294:	a201      	add	r2, pc, #4	@ (adr r2, 800029c <main+0x50>)
 8000296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800029a:	bf00      	nop
 800029c:	080002b1 	.word	0x080002b1
 80002a0:	0800039f 	.word	0x0800039f
 80002a4:	0800047d 	.word	0x0800047d
 80002a8:	08000561 	.word	0x08000561
 80002ac:	08000615 	.word	0x08000615
	  case(VALENTINE):
		ST7789_WriteString(30, 10, "Will you be", Font_16x26, RED, WHITE);
 80002b0:	4b99      	ldr	r3, [pc, #612]	@ (8000518 <main+0x2cc>)
 80002b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80002b6:	9202      	str	r2, [sp, #8]
 80002b8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80002bc:	9201      	str	r2, [sp, #4]
 80002be:	685a      	ldr	r2, [r3, #4]
 80002c0:	9200      	str	r2, [sp, #0]
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a95      	ldr	r2, [pc, #596]	@ (800051c <main+0x2d0>)
 80002c6:	210a      	movs	r1, #10
 80002c8:	201e      	movs	r0, #30
 80002ca:	f000 fd97 	bl	8000dfc <ST7789_WriteString>
		ST7789_WriteString(20, 40, "My Valentine?", Font_16x26, RED, WHITE);
 80002ce:	4b92      	ldr	r3, [pc, #584]	@ (8000518 <main+0x2cc>)
 80002d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80002d4:	9202      	str	r2, [sp, #8]
 80002d6:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80002da:	9201      	str	r2, [sp, #4]
 80002dc:	685a      	ldr	r2, [r3, #4]
 80002de:	9200      	str	r2, [sp, #0]
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	4a8f      	ldr	r2, [pc, #572]	@ (8000520 <main+0x2d4>)
 80002e4:	2128      	movs	r1, #40	@ 0x28
 80002e6:	2014      	movs	r0, #20
 80002e8:	f000 fd88 	bl	8000dfc <ST7789_WriteString>
		ST7789_WriteString(100, 70, "<3", Font_16x26, RED, WHITE);
 80002ec:	4b8a      	ldr	r3, [pc, #552]	@ (8000518 <main+0x2cc>)
 80002ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80002f2:	9202      	str	r2, [sp, #8]
 80002f4:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80002f8:	9201      	str	r2, [sp, #4]
 80002fa:	685a      	ldr	r2, [r3, #4]
 80002fc:	9200      	str	r2, [sp, #0]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a88      	ldr	r2, [pc, #544]	@ (8000524 <main+0x2d8>)
 8000302:	2146      	movs	r1, #70	@ 0x46
 8000304:	2064      	movs	r0, #100	@ 0x64
 8000306:	f000 fd79 	bl	8000dfc <ST7789_WriteString>
		ST7789_WriteString(10, 150, "YES<3    NO</3", Font_16x26, RED, WHITE);
 800030a:	4b83      	ldr	r3, [pc, #524]	@ (8000518 <main+0x2cc>)
 800030c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000310:	9202      	str	r2, [sp, #8]
 8000312:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8000316:	9201      	str	r2, [sp, #4]
 8000318:	685a      	ldr	r2, [r3, #4]
 800031a:	9200      	str	r2, [sp, #0]
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	4a82      	ldr	r2, [pc, #520]	@ (8000528 <main+0x2dc>)
 8000320:	2196      	movs	r1, #150	@ 0x96
 8000322:	200a      	movs	r0, #10
 8000324:	f000 fd6a 	bl	8000dfc <ST7789_WriteString>

		c = cat1;
 8000328:	4b80      	ldr	r3, [pc, #512]	@ (800052c <main+0x2e0>)
 800032a:	603b      	str	r3, [r7, #0]
		ST7789_Draw_Image_Double(0, 180, 120, 50, (uint16_t *)c);
 800032c:	683b      	ldr	r3, [r7, #0]
 800032e:	9300      	str	r3, [sp, #0]
 8000330:	2332      	movs	r3, #50	@ 0x32
 8000332:	2278      	movs	r2, #120	@ 0x78
 8000334:	21b4      	movs	r1, #180	@ 0xb4
 8000336:	2000      	movs	r0, #0
 8000338:	f7ff ff08 	bl	800014c <ST7789_Draw_Image_Double>
		HAL_Delay(50);
 800033c:	2032      	movs	r0, #50	@ 0x32
 800033e:	f000 ff2f 	bl	80011a0 <HAL_Delay>
		c = cat2;
 8000342:	4b7b      	ldr	r3, [pc, #492]	@ (8000530 <main+0x2e4>)
 8000344:	603b      	str	r3, [r7, #0]
		ST7789_Draw_Image_Double(0, 180, 120, 50, (uint16_t *)c);
 8000346:	683b      	ldr	r3, [r7, #0]
 8000348:	9300      	str	r3, [sp, #0]
 800034a:	2332      	movs	r3, #50	@ 0x32
 800034c:	2278      	movs	r2, #120	@ 0x78
 800034e:	21b4      	movs	r1, #180	@ 0xb4
 8000350:	2000      	movs	r0, #0
 8000352:	f7ff fefb 	bl	800014c <ST7789_Draw_Image_Double>

		if (HAL_GPIO_ReadPin(YBUTTON_PIN_GPIO_Port, YBUTTON_PIN_Pin) == 0) {
 8000356:	2180      	movs	r1, #128	@ 0x80
 8000358:	486e      	ldr	r0, [pc, #440]	@ (8000514 <main+0x2c8>)
 800035a:	f001 fbc5 	bl	8001ae8 <HAL_GPIO_ReadPin>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d109      	bne.n	8000378 <main+0x12c>
			state = YES;
 8000364:	2301      	movs	r3, #1
 8000366:	71fb      	strb	r3, [r7, #7]
			ST7789_Fill_Color(WHITEISH);
 8000368:	f64b 60ff 	movw	r0, #48895	@ 0xbeff
 800036c:	f000 fc90 	bl	8000c90 <ST7789_Fill_Color>
			HAL_Delay(200);
 8000370:	20c8      	movs	r0, #200	@ 0xc8
 8000372:	f000 ff15 	bl	80011a0 <HAL_Delay>
		} else if (HAL_GPIO_ReadPin(NBUTTON_PIN_GPIO_Port, NBUTTON_PIN_Pin) == 0) {
			state = ARE_YOU_SURE;
			ST7789_Fill_Color(WHITEISH);
			HAL_Delay(200);
		}
		break;
 8000376:	e18e      	b.n	8000696 <main+0x44a>
		} else if (HAL_GPIO_ReadPin(NBUTTON_PIN_GPIO_Port, NBUTTON_PIN_Pin) == 0) {
 8000378:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800037c:	4865      	ldr	r0, [pc, #404]	@ (8000514 <main+0x2c8>)
 800037e:	f001 fbb3 	bl	8001ae8 <HAL_GPIO_ReadPin>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	f040 8186 	bne.w	8000696 <main+0x44a>
			state = ARE_YOU_SURE;
 800038a:	2302      	movs	r3, #2
 800038c:	71fb      	strb	r3, [r7, #7]
			ST7789_Fill_Color(WHITEISH);
 800038e:	f64b 60ff 	movw	r0, #48895	@ 0xbeff
 8000392:	f000 fc7d 	bl	8000c90 <ST7789_Fill_Color>
			HAL_Delay(200);
 8000396:	20c8      	movs	r0, #200	@ 0xc8
 8000398:	f000 ff02 	bl	80011a0 <HAL_Delay>
		break;
 800039c:	e17b      	b.n	8000696 <main+0x44a>

	  case(YES):
		ST7789_WriteString(60, 10, "YIPPEE!!", Font_16x26, RED, WHITE);
 800039e:	4b5e      	ldr	r3, [pc, #376]	@ (8000518 <main+0x2cc>)
 80003a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80003a4:	9202      	str	r2, [sp, #8]
 80003a6:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80003aa:	9201      	str	r2, [sp, #4]
 80003ac:	685a      	ldr	r2, [r3, #4]
 80003ae:	9200      	str	r2, [sp, #0]
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	4a60      	ldr	r2, [pc, #384]	@ (8000534 <main+0x2e8>)
 80003b4:	210a      	movs	r1, #10
 80003b6:	203c      	movs	r0, #60	@ 0x3c
 80003b8:	f000 fd20 	bl	8000dfc <ST7789_WriteString>
		ST7789_WriteString(40, 40, "I LOVE YOU", Font_16x26, RED, WHITE);
 80003bc:	4b56      	ldr	r3, [pc, #344]	@ (8000518 <main+0x2cc>)
 80003be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80003c2:	9202      	str	r2, [sp, #8]
 80003c4:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80003c8:	9201      	str	r2, [sp, #4]
 80003ca:	685a      	ldr	r2, [r3, #4]
 80003cc:	9200      	str	r2, [sp, #0]
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4a59      	ldr	r2, [pc, #356]	@ (8000538 <main+0x2ec>)
 80003d2:	2128      	movs	r1, #40	@ 0x28
 80003d4:	2028      	movs	r0, #40	@ 0x28
 80003d6:	f000 fd11 	bl	8000dfc <ST7789_WriteString>
		ST7789_WriteString(10, 70, "SOSOSO MUCH!!!", Font_16x26, RED, WHITE);
 80003da:	4b4f      	ldr	r3, [pc, #316]	@ (8000518 <main+0x2cc>)
 80003dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80003e0:	9202      	str	r2, [sp, #8]
 80003e2:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80003e6:	9201      	str	r2, [sp, #4]
 80003e8:	685a      	ldr	r2, [r3, #4]
 80003ea:	9200      	str	r2, [sp, #0]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	4a53      	ldr	r2, [pc, #332]	@ (800053c <main+0x2f0>)
 80003f0:	2146      	movs	r1, #70	@ 0x46
 80003f2:	200a      	movs	r0, #10
 80003f4:	f000 fd02 	bl	8000dfc <ST7789_WriteString>
		ST7789_WriteString(20, 100, "MWAMWAMWAMWA", Font_16x26, RED, WHITE);
 80003f8:	4b47      	ldr	r3, [pc, #284]	@ (8000518 <main+0x2cc>)
 80003fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80003fe:	9202      	str	r2, [sp, #8]
 8000400:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8000404:	9201      	str	r2, [sp, #4]
 8000406:	685a      	ldr	r2, [r3, #4]
 8000408:	9200      	str	r2, [sp, #0]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	4a4c      	ldr	r2, [pc, #304]	@ (8000540 <main+0x2f4>)
 800040e:	2164      	movs	r1, #100	@ 0x64
 8000410:	2014      	movs	r0, #20
 8000412:	f000 fcf3 	bl	8000dfc <ST7789_WriteString>
		ST7789_WriteString(10, 130, "<3<3<3<3<3<3<3", Font_16x26, RED, WHITE);
 8000416:	4b40      	ldr	r3, [pc, #256]	@ (8000518 <main+0x2cc>)
 8000418:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800041c:	9202      	str	r2, [sp, #8]
 800041e:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8000422:	9201      	str	r2, [sp, #4]
 8000424:	685a      	ldr	r2, [r3, #4]
 8000426:	9200      	str	r2, [sp, #0]
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	4a46      	ldr	r2, [pc, #280]	@ (8000544 <main+0x2f8>)
 800042c:	2182      	movs	r1, #130	@ 0x82
 800042e:	200a      	movs	r0, #10
 8000430:	f000 fce4 	bl	8000dfc <ST7789_WriteString>
		ST7789_WriteString(10, 160, "YAYAYAYAYYAYAY", Font_16x26, RED, WHITE);
 8000434:	4b38      	ldr	r3, [pc, #224]	@ (8000518 <main+0x2cc>)
 8000436:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800043a:	9202      	str	r2, [sp, #8]
 800043c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8000440:	9201      	str	r2, [sp, #4]
 8000442:	685a      	ldr	r2, [r3, #4]
 8000444:	9200      	str	r2, [sp, #0]
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a3f      	ldr	r2, [pc, #252]	@ (8000548 <main+0x2fc>)
 800044a:	21a0      	movs	r1, #160	@ 0xa0
 800044c:	200a      	movs	r0, #10
 800044e:	f000 fcd5 	bl	8000dfc <ST7789_WriteString>
		c = catheart;
 8000452:	4b3e      	ldr	r3, [pc, #248]	@ (800054c <main+0x300>)
 8000454:	603b      	str	r3, [r7, #0]
		ST7789_Draw_Image_Double(20, 190, 50, 50, (uint16_t *)c);
 8000456:	683b      	ldr	r3, [r7, #0]
 8000458:	9300      	str	r3, [sp, #0]
 800045a:	2332      	movs	r3, #50	@ 0x32
 800045c:	2232      	movs	r2, #50	@ 0x32
 800045e:	21be      	movs	r1, #190	@ 0xbe
 8000460:	2014      	movs	r0, #20
 8000462:	f7ff fe73 	bl	800014c <ST7789_Draw_Image_Double>
		c = catroses;
 8000466:	4b3a      	ldr	r3, [pc, #232]	@ (8000550 <main+0x304>)
 8000468:	603b      	str	r3, [r7, #0]
		ST7789_Draw_Image_Double(120, 190, 50, 50, (uint16_t *)c);
 800046a:	683b      	ldr	r3, [r7, #0]
 800046c:	9300      	str	r3, [sp, #0]
 800046e:	2332      	movs	r3, #50	@ 0x32
 8000470:	2232      	movs	r2, #50	@ 0x32
 8000472:	21be      	movs	r1, #190	@ 0xbe
 8000474:	2078      	movs	r0, #120	@ 0x78
 8000476:	f7ff fe69 	bl	800014c <ST7789_Draw_Image_Double>
		break;
 800047a:	e114      	b.n	80006a6 <main+0x45a>
	  case(ARE_YOU_SURE):
		ST7789_WriteString(10, 30, "Are you sure??", Font_16x26, RED, WHITE);
 800047c:	4b26      	ldr	r3, [pc, #152]	@ (8000518 <main+0x2cc>)
 800047e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000482:	9202      	str	r2, [sp, #8]
 8000484:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8000488:	9201      	str	r2, [sp, #4]
 800048a:	685a      	ldr	r2, [r3, #4]
 800048c:	9200      	str	r2, [sp, #0]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a30      	ldr	r2, [pc, #192]	@ (8000554 <main+0x308>)
 8000492:	211e      	movs	r1, #30
 8000494:	200a      	movs	r0, #10
 8000496:	f000 fcb1 	bl	8000dfc <ST7789_WriteString>
	  	c = catplead;
 800049a:	4b2f      	ldr	r3, [pc, #188]	@ (8000558 <main+0x30c>)
 800049c:	603b      	str	r3, [r7, #0]
	  	ST7789_Draw_Image_Double(70, 95, 50, 50, (uint16_t *)c);
 800049e:	683b      	ldr	r3, [r7, #0]
 80004a0:	9300      	str	r3, [sp, #0]
 80004a2:	2332      	movs	r3, #50	@ 0x32
 80004a4:	2232      	movs	r2, #50	@ 0x32
 80004a6:	215f      	movs	r1, #95	@ 0x5f
 80004a8:	2046      	movs	r0, #70	@ 0x46
 80004aa:	f7ff fe4f 	bl	800014c <ST7789_Draw_Image_Double>
	  	ST7789_WriteString(20, 250, "YES!!    NO!!", Font_16x26, RED, WHITE);
 80004ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000518 <main+0x2cc>)
 80004b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80004b4:	9202      	str	r2, [sp, #8]
 80004b6:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80004ba:	9201      	str	r2, [sp, #4]
 80004bc:	685a      	ldr	r2, [r3, #4]
 80004be:	9200      	str	r2, [sp, #0]
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	4a26      	ldr	r2, [pc, #152]	@ (800055c <main+0x310>)
 80004c4:	21fa      	movs	r1, #250	@ 0xfa
 80004c6:	2014      	movs	r0, #20
 80004c8:	f000 fc98 	bl	8000dfc <ST7789_WriteString>

		if (HAL_GPIO_ReadPin(YBUTTON_PIN_GPIO_Port, YBUTTON_PIN_Pin) == 0) {
 80004cc:	2180      	movs	r1, #128	@ 0x80
 80004ce:	4811      	ldr	r0, [pc, #68]	@ (8000514 <main+0x2c8>)
 80004d0:	f001 fb0a 	bl	8001ae8 <HAL_GPIO_ReadPin>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d109      	bne.n	80004ee <main+0x2a2>
			state = SUPER_DUPER_SURE;
 80004da:	2303      	movs	r3, #3
 80004dc:	71fb      	strb	r3, [r7, #7]
			ST7789_Fill_Color(WHITEISH);
 80004de:	f64b 60ff 	movw	r0, #48895	@ 0xbeff
 80004e2:	f000 fbd5 	bl	8000c90 <ST7789_Fill_Color>
			HAL_Delay(200);
 80004e6:	20c8      	movs	r0, #200	@ 0xc8
 80004e8:	f000 fe5a 	bl	80011a0 <HAL_Delay>
		} else if (HAL_GPIO_ReadPin(NBUTTON_PIN_GPIO_Port, NBUTTON_PIN_Pin) == 0) {
			state = VALENTINE;
			ST7789_Fill_Color(WHITEISH);
			HAL_Delay(200);
 		}
		break;
 80004ec:	e0d5      	b.n	800069a <main+0x44e>
		} else if (HAL_GPIO_ReadPin(NBUTTON_PIN_GPIO_Port, NBUTTON_PIN_Pin) == 0) {
 80004ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004f2:	4808      	ldr	r0, [pc, #32]	@ (8000514 <main+0x2c8>)
 80004f4:	f001 faf8 	bl	8001ae8 <HAL_GPIO_ReadPin>
 80004f8:	4603      	mov	r3, r0
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	f040 80cd 	bne.w	800069a <main+0x44e>
			state = VALENTINE;
 8000500:	2300      	movs	r3, #0
 8000502:	71fb      	strb	r3, [r7, #7]
			ST7789_Fill_Color(WHITEISH);
 8000504:	f64b 60ff 	movw	r0, #48895	@ 0xbeff
 8000508:	f000 fbc2 	bl	8000c90 <ST7789_Fill_Color>
			HAL_Delay(200);
 800050c:	20c8      	movs	r0, #200	@ 0xc8
 800050e:	f000 fe47 	bl	80011a0 <HAL_Delay>
		break;
 8000512:	e0c2      	b.n	800069a <main+0x44e>
 8000514:	40010c00 	.word	0x40010c00
 8000518:	20000000 	.word	0x20000000
 800051c:	08002b14 	.word	0x08002b14
 8000520:	08002b20 	.word	0x08002b20
 8000524:	08002b30 	.word	0x08002b30
 8000528:	08002b34 	.word	0x08002b34
 800052c:	0800403c 	.word	0x0800403c
 8000530:	08006f1c 	.word	0x08006f1c
 8000534:	08002b44 	.word	0x08002b44
 8000538:	08002b50 	.word	0x08002b50
 800053c:	08002b5c 	.word	0x08002b5c
 8000540:	08002b6c 	.word	0x08002b6c
 8000544:	08002b7c 	.word	0x08002b7c
 8000548:	08002b8c 	.word	0x08002b8c
 800054c:	0800b184 	.word	0x0800b184
 8000550:	0800d894 	.word	0x0800d894
 8000554:	08002b9c 	.word	0x08002b9c
 8000558:	0800c50c 	.word	0x0800c50c
 800055c:	08002bac 	.word	0x08002bac

	  case(SUPER_DUPER_SURE):
		ST7789_WriteString(30, 30, "SUPER DUPER", Font_16x26, RED, WHITE);
 8000560:	4b51      	ldr	r3, [pc, #324]	@ (80006a8 <main+0x45c>)
 8000562:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000566:	9202      	str	r2, [sp, #8]
 8000568:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800056c:	9201      	str	r2, [sp, #4]
 800056e:	685a      	ldr	r2, [r3, #4]
 8000570:	9200      	str	r2, [sp, #0]
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a4d      	ldr	r2, [pc, #308]	@ (80006ac <main+0x460>)
 8000576:	211e      	movs	r1, #30
 8000578:	201e      	movs	r0, #30
 800057a:	f000 fc3f 	bl	8000dfc <ST7789_WriteString>
	  	ST7789_WriteString(10, 60, "SURE??????????", Font_16x26, RED, WHITE);
 800057e:	4b4a      	ldr	r3, [pc, #296]	@ (80006a8 <main+0x45c>)
 8000580:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000584:	9202      	str	r2, [sp, #8]
 8000586:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800058a:	9201      	str	r2, [sp, #4]
 800058c:	685a      	ldr	r2, [r3, #4]
 800058e:	9200      	str	r2, [sp, #0]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4a47      	ldr	r2, [pc, #284]	@ (80006b0 <main+0x464>)
 8000594:	213c      	movs	r1, #60	@ 0x3c
 8000596:	200a      	movs	r0, #10
 8000598:	f000 fc30 	bl	8000dfc <ST7789_WriteString>
	    c = catcheeks;
 800059c:	4b45      	ldr	r3, [pc, #276]	@ (80006b4 <main+0x468>)
 800059e:	603b      	str	r3, [r7, #0]
		ST7789_Draw_Image_Double(70, 115, 50, 50, (uint16_t *)c);
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	9300      	str	r3, [sp, #0]
 80005a4:	2332      	movs	r3, #50	@ 0x32
 80005a6:	2232      	movs	r2, #50	@ 0x32
 80005a8:	2173      	movs	r1, #115	@ 0x73
 80005aa:	2046      	movs	r0, #70	@ 0x46
 80005ac:	f7ff fdce 	bl	800014c <ST7789_Draw_Image_Double>
		ST7789_WriteString(20, 250, "YES!!    NO!!", Font_16x26, RED, WHITE);
 80005b0:	4b3d      	ldr	r3, [pc, #244]	@ (80006a8 <main+0x45c>)
 80005b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80005b6:	9202      	str	r2, [sp, #8]
 80005b8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80005bc:	9201      	str	r2, [sp, #4]
 80005be:	685a      	ldr	r2, [r3, #4]
 80005c0:	9200      	str	r2, [sp, #0]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a3c      	ldr	r2, [pc, #240]	@ (80006b8 <main+0x46c>)
 80005c6:	21fa      	movs	r1, #250	@ 0xfa
 80005c8:	2014      	movs	r0, #20
 80005ca:	f000 fc17 	bl	8000dfc <ST7789_WriteString>
		if (HAL_GPIO_ReadPin(YBUTTON_PIN_GPIO_Port, YBUTTON_PIN_Pin) == 0) {
 80005ce:	2180      	movs	r1, #128	@ 0x80
 80005d0:	483a      	ldr	r0, [pc, #232]	@ (80006bc <main+0x470>)
 80005d2:	f001 fa89 	bl	8001ae8 <HAL_GPIO_ReadPin>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d109      	bne.n	80005f0 <main+0x3a4>
			state = PLEASE_SAY_YES;
 80005dc:	2304      	movs	r3, #4
 80005de:	71fb      	strb	r3, [r7, #7]
			ST7789_Fill_Color(WHITEISH);
 80005e0:	f64b 60ff 	movw	r0, #48895	@ 0xbeff
 80005e4:	f000 fb54 	bl	8000c90 <ST7789_Fill_Color>
			HAL_Delay(200);
 80005e8:	20c8      	movs	r0, #200	@ 0xc8
 80005ea:	f000 fdd9 	bl	80011a0 <HAL_Delay>
		} else if (HAL_GPIO_ReadPin(NBUTTON_PIN_GPIO_Port, NBUTTON_PIN_Pin) == 0) {
			state = VALENTINE;
			ST7789_Fill_Color(WHITEISH);
			HAL_Delay(200);
		}
		break;
 80005ee:	e056      	b.n	800069e <main+0x452>
		} else if (HAL_GPIO_ReadPin(NBUTTON_PIN_GPIO_Port, NBUTTON_PIN_Pin) == 0) {
 80005f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005f4:	4831      	ldr	r0, [pc, #196]	@ (80006bc <main+0x470>)
 80005f6:	f001 fa77 	bl	8001ae8 <HAL_GPIO_ReadPin>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d14e      	bne.n	800069e <main+0x452>
			state = VALENTINE;
 8000600:	2300      	movs	r3, #0
 8000602:	71fb      	strb	r3, [r7, #7]
			ST7789_Fill_Color(WHITEISH);
 8000604:	f64b 60ff 	movw	r0, #48895	@ 0xbeff
 8000608:	f000 fb42 	bl	8000c90 <ST7789_Fill_Color>
			HAL_Delay(200);
 800060c:	20c8      	movs	r0, #200	@ 0xc8
 800060e:	f000 fdc7 	bl	80011a0 <HAL_Delay>
		break;
 8000612:	e044      	b.n	800069e <main+0x452>

	  case(PLEASE_SAY_YES):
		ST7789_WriteString(10, 10, "PLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLSPLS", Font_16x26, RED, WHITE);
 8000614:	4b24      	ldr	r3, [pc, #144]	@ (80006a8 <main+0x45c>)
 8000616:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800061a:	9202      	str	r2, [sp, #8]
 800061c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8000620:	9201      	str	r2, [sp, #4]
 8000622:	685a      	ldr	r2, [r3, #4]
 8000624:	9200      	str	r2, [sp, #0]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a25      	ldr	r2, [pc, #148]	@ (80006c0 <main+0x474>)
 800062a:	210a      	movs	r1, #10
 800062c:	200a      	movs	r0, #10
 800062e:	f000 fbe5 	bl	8000dfc <ST7789_WriteString>
	  	ST7789_WriteString(20, 250, "YES!!    NO!!", Font_16x26, RED, WHITE);
 8000632:	4b1d      	ldr	r3, [pc, #116]	@ (80006a8 <main+0x45c>)
 8000634:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000638:	9202      	str	r2, [sp, #8]
 800063a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800063e:	9201      	str	r2, [sp, #4]
 8000640:	685a      	ldr	r2, [r3, #4]
 8000642:	9200      	str	r2, [sp, #0]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4a1c      	ldr	r2, [pc, #112]	@ (80006b8 <main+0x46c>)
 8000648:	21fa      	movs	r1, #250	@ 0xfa
 800064a:	2014      	movs	r0, #20
 800064c:	f000 fbd6 	bl	8000dfc <ST7789_WriteString>
		if (HAL_GPIO_ReadPin(YBUTTON_PIN_GPIO_Port, YBUTTON_PIN_Pin) == 0) {
 8000650:	2180      	movs	r1, #128	@ 0x80
 8000652:	481a      	ldr	r0, [pc, #104]	@ (80006bc <main+0x470>)
 8000654:	f001 fa48 	bl	8001ae8 <HAL_GPIO_ReadPin>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d109      	bne.n	8000672 <main+0x426>
			state = YES;
 800065e:	2301      	movs	r3, #1
 8000660:	71fb      	strb	r3, [r7, #7]
			ST7789_Fill_Color(WHITEISH);
 8000662:	f64b 60ff 	movw	r0, #48895	@ 0xbeff
 8000666:	f000 fb13 	bl	8000c90 <ST7789_Fill_Color>
			HAL_Delay(200);
 800066a:	20c8      	movs	r0, #200	@ 0xc8
 800066c:	f000 fd98 	bl	80011a0 <HAL_Delay>
		} else if (HAL_GPIO_ReadPin(NBUTTON_PIN_GPIO_Port, NBUTTON_PIN_Pin) == 0) {
			state = PLEASE_SAY_YES;
			ST7789_Fill_Color(WHITEISH);
			HAL_Delay(200);
		}
		break;
 8000670:	e017      	b.n	80006a2 <main+0x456>
		} else if (HAL_GPIO_ReadPin(NBUTTON_PIN_GPIO_Port, NBUTTON_PIN_Pin) == 0) {
 8000672:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000676:	4811      	ldr	r0, [pc, #68]	@ (80006bc <main+0x470>)
 8000678:	f001 fa36 	bl	8001ae8 <HAL_GPIO_ReadPin>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d10f      	bne.n	80006a2 <main+0x456>
			state = PLEASE_SAY_YES;
 8000682:	2304      	movs	r3, #4
 8000684:	71fb      	strb	r3, [r7, #7]
			ST7789_Fill_Color(WHITEISH);
 8000686:	f64b 60ff 	movw	r0, #48895	@ 0xbeff
 800068a:	f000 fb01 	bl	8000c90 <ST7789_Fill_Color>
			HAL_Delay(200);
 800068e:	20c8      	movs	r0, #200	@ 0xc8
 8000690:	f000 fd86 	bl	80011a0 <HAL_Delay>
		break;
 8000694:	e005      	b.n	80006a2 <main+0x456>
		break;
 8000696:	bf00      	nop
 8000698:	e5f9      	b.n	800028e <main+0x42>
		break;
 800069a:	bf00      	nop
 800069c:	e5f7      	b.n	800028e <main+0x42>
		break;
 800069e:	bf00      	nop
 80006a0:	e5f5      	b.n	800028e <main+0x42>
		break;
 80006a2:	bf00      	nop
 80006a4:	e5f3      	b.n	800028e <main+0x42>
	switch(state) {
 80006a6:	e5f2      	b.n	800028e <main+0x42>
 80006a8:	20000000 	.word	0x20000000
 80006ac:	08002bbc 	.word	0x08002bbc
 80006b0:	08002bc8 	.word	0x08002bc8
 80006b4:	08009dfc 	.word	0x08009dfc
 80006b8:	08002bac 	.word	0x08002bac
 80006bc:	40010c00 	.word	0x40010c00
 80006c0:	08002bd8 	.word	0x08002bd8

080006c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b090      	sub	sp, #64	@ 0x40
 80006c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ca:	f107 0318 	add.w	r3, r7, #24
 80006ce:	2228      	movs	r2, #40	@ 0x28
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f002 f9e5 	bl	8002aa2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d8:	1d3b      	adds	r3, r7, #4
 80006da:	2200      	movs	r2, #0
 80006dc:	601a      	str	r2, [r3, #0]
 80006de:	605a      	str	r2, [r3, #4]
 80006e0:	609a      	str	r2, [r3, #8]
 80006e2:	60da      	str	r2, [r3, #12]
 80006e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e6:	2302      	movs	r3, #2
 80006e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ea:	2301      	movs	r3, #1
 80006ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ee:	2310      	movs	r3, #16
 80006f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f2:	2302      	movs	r3, #2
 80006f4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80006f6:	2300      	movs	r3, #0
 80006f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80006fa:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80006fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000700:	f107 0318 	add.w	r3, r7, #24
 8000704:	4618      	mov	r0, r3
 8000706:	f001 fa1f 	bl	8001b48 <HAL_RCC_OscConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000710:	f000 f8dc 	bl	80008cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000714:	230f      	movs	r3, #15
 8000716:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000718:	2302      	movs	r3, #2
 800071a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000720:	2300      	movs	r3, #0
 8000722:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000724:	2300      	movs	r3, #0
 8000726:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	2101      	movs	r1, #1
 800072c:	4618      	mov	r0, r3
 800072e:	f001 fc8d 	bl	800204c <HAL_RCC_ClockConfig>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000738:	f000 f8c8 	bl	80008cc <Error_Handler>
  }
}
 800073c:	bf00      	nop
 800073e:	3740      	adds	r7, #64	@ 0x40
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}

08000744 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000748:	4b17      	ldr	r3, [pc, #92]	@ (80007a8 <MX_SPI1_Init+0x64>)
 800074a:	4a18      	ldr	r2, [pc, #96]	@ (80007ac <MX_SPI1_Init+0x68>)
 800074c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800074e:	4b16      	ldr	r3, [pc, #88]	@ (80007a8 <MX_SPI1_Init+0x64>)
 8000750:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000754:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000756:	4b14      	ldr	r3, [pc, #80]	@ (80007a8 <MX_SPI1_Init+0x64>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800075c:	4b12      	ldr	r3, [pc, #72]	@ (80007a8 <MX_SPI1_Init+0x64>)
 800075e:	2200      	movs	r2, #0
 8000760:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000762:	4b11      	ldr	r3, [pc, #68]	@ (80007a8 <MX_SPI1_Init+0x64>)
 8000764:	2202      	movs	r2, #2
 8000766:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000768:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <MX_SPI1_Init+0x64>)
 800076a:	2201      	movs	r2, #1
 800076c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800076e:	4b0e      	ldr	r3, [pc, #56]	@ (80007a8 <MX_SPI1_Init+0x64>)
 8000770:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000774:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000776:	4b0c      	ldr	r3, [pc, #48]	@ (80007a8 <MX_SPI1_Init+0x64>)
 8000778:	2200      	movs	r2, #0
 800077a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800077c:	4b0a      	ldr	r3, [pc, #40]	@ (80007a8 <MX_SPI1_Init+0x64>)
 800077e:	2200      	movs	r2, #0
 8000780:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000782:	4b09      	ldr	r3, [pc, #36]	@ (80007a8 <MX_SPI1_Init+0x64>)
 8000784:	2200      	movs	r2, #0
 8000786:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000788:	4b07      	ldr	r3, [pc, #28]	@ (80007a8 <MX_SPI1_Init+0x64>)
 800078a:	2200      	movs	r2, #0
 800078c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800078e:	4b06      	ldr	r3, [pc, #24]	@ (80007a8 <MX_SPI1_Init+0x64>)
 8000790:	220a      	movs	r2, #10
 8000792:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000794:	4804      	ldr	r0, [pc, #16]	@ (80007a8 <MX_SPI1_Init+0x64>)
 8000796:	f001 fdb5 	bl	8002304 <HAL_SPI_Init>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80007a0:	f000 f894 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007a4:	bf00      	nop
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	20000034 	.word	0x20000034
 80007ac:	40013000 	.word	0x40013000

080007b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007b6:	4b0c      	ldr	r3, [pc, #48]	@ (80007e8 <MX_DMA_Init+0x38>)
 80007b8:	695b      	ldr	r3, [r3, #20]
 80007ba:	4a0b      	ldr	r2, [pc, #44]	@ (80007e8 <MX_DMA_Init+0x38>)
 80007bc:	f043 0301 	orr.w	r3, r3, #1
 80007c0:	6153      	str	r3, [r2, #20]
 80007c2:	4b09      	ldr	r3, [pc, #36]	@ (80007e8 <MX_DMA_Init+0x38>)
 80007c4:	695b      	ldr	r3, [r3, #20]
 80007c6:	f003 0301 	and.w	r3, r3, #1
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80007ce:	2200      	movs	r2, #0
 80007d0:	2100      	movs	r1, #0
 80007d2:	200d      	movs	r0, #13
 80007d4:	f000 fddf 	bl	8001396 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80007d8:	200d      	movs	r0, #13
 80007da:	f000 fdf8 	bl	80013ce <HAL_NVIC_EnableIRQ>

}
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	40021000 	.word	0x40021000

080007ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b086      	sub	sp, #24
 80007f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f2:	f107 0308 	add.w	r3, r7, #8
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]
 80007fe:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000800:	4b2f      	ldr	r3, [pc, #188]	@ (80008c0 <MX_GPIO_Init+0xd4>)
 8000802:	699b      	ldr	r3, [r3, #24]
 8000804:	4a2e      	ldr	r2, [pc, #184]	@ (80008c0 <MX_GPIO_Init+0xd4>)
 8000806:	f043 0304 	orr.w	r3, r3, #4
 800080a:	6193      	str	r3, [r2, #24]
 800080c:	4b2c      	ldr	r3, [pc, #176]	@ (80008c0 <MX_GPIO_Init+0xd4>)
 800080e:	699b      	ldr	r3, [r3, #24]
 8000810:	f003 0304 	and.w	r3, r3, #4
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000818:	4b29      	ldr	r3, [pc, #164]	@ (80008c0 <MX_GPIO_Init+0xd4>)
 800081a:	699b      	ldr	r3, [r3, #24]
 800081c:	4a28      	ldr	r2, [pc, #160]	@ (80008c0 <MX_GPIO_Init+0xd4>)
 800081e:	f043 0308 	orr.w	r3, r3, #8
 8000822:	6193      	str	r3, [r2, #24]
 8000824:	4b26      	ldr	r3, [pc, #152]	@ (80008c0 <MX_GPIO_Init+0xd4>)
 8000826:	699b      	ldr	r3, [r3, #24]
 8000828:	f003 0308 	and.w	r3, r3, #8
 800082c:	603b      	str	r3, [r7, #0]
 800082e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|CS_PIN_Pin, GPIO_PIN_RESET);
 8000830:	2200      	movs	r2, #0
 8000832:	f244 0104 	movw	r1, #16388	@ 0x4004
 8000836:	4823      	ldr	r0, [pc, #140]	@ (80008c4 <MX_GPIO_Init+0xd8>)
 8000838:	f001 f96d 	bl	8001b16 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DC_PIN_Pin|RST_PIN_Pin|BL_PIN_Pin, GPIO_PIN_RESET);
 800083c:	2200      	movs	r2, #0
 800083e:	f44f 51a8 	mov.w	r1, #5376	@ 0x1500
 8000842:	4821      	ldr	r0, [pc, #132]	@ (80008c8 <MX_GPIO_Init+0xdc>)
 8000844:	f001 f967 	bl	8001b16 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000848:	2301      	movs	r3, #1
 800084a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800084c:	2300      	movs	r3, #0
 800084e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000850:	2302      	movs	r3, #2
 8000852:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000854:	f107 0308 	add.w	r3, r7, #8
 8000858:	4619      	mov	r1, r3
 800085a:	481b      	ldr	r0, [pc, #108]	@ (80008c8 <MX_GPIO_Init+0xdc>)
 800085c:	f000 ffc0 	bl	80017e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 CS_PIN_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|CS_PIN_Pin;
 8000860:	f244 0304 	movw	r3, #16388	@ 0x4004
 8000864:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000866:	2301      	movs	r3, #1
 8000868:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	2300      	movs	r3, #0
 800086c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086e:	2302      	movs	r3, #2
 8000870:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000872:	f107 0308 	add.w	r3, r7, #8
 8000876:	4619      	mov	r1, r3
 8000878:	4812      	ldr	r0, [pc, #72]	@ (80008c4 <MX_GPIO_Init+0xd8>)
 800087a:	f000 ffb1 	bl	80017e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DC_PIN_Pin RST_PIN_Pin BL_PIN_Pin */
  GPIO_InitStruct.Pin = DC_PIN_Pin|RST_PIN_Pin|BL_PIN_Pin;
 800087e:	f44f 53a8 	mov.w	r3, #5376	@ 0x1500
 8000882:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000884:	2301      	movs	r3, #1
 8000886:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088c:	2302      	movs	r3, #2
 800088e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000890:	f107 0308 	add.w	r3, r7, #8
 8000894:	4619      	mov	r1, r3
 8000896:	480c      	ldr	r0, [pc, #48]	@ (80008c8 <MX_GPIO_Init+0xdc>)
 8000898:	f000 ffa2 	bl	80017e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB7 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 800089c:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80008a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008a6:	2301      	movs	r3, #1
 80008a8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008aa:	f107 0308 	add.w	r3, r7, #8
 80008ae:	4619      	mov	r1, r3
 80008b0:	4804      	ldr	r0, [pc, #16]	@ (80008c4 <MX_GPIO_Init+0xd8>)
 80008b2:	f000 ff95 	bl	80017e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008b6:	bf00      	nop
 80008b8:	3718      	adds	r7, #24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40021000 	.word	0x40021000
 80008c4:	40010c00 	.word	0x40010c00
 80008c8:	40010800 	.word	0x40010800

080008cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d0:	b672      	cpsid	i
}
 80008d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <Error_Handler+0x8>

080008d8 <ST7789_WriteCommand>:
 * @brief Write command to ST7789 controller
 * @param cmd -> command to write
 * @return none
 */
void ST7789_WriteCommand(uint8_t cmd)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 80008e2:	2200      	movs	r2, #0
 80008e4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008e8:	480c      	ldr	r0, [pc, #48]	@ (800091c <ST7789_WriteCommand+0x44>)
 80008ea:	f001 f914 	bl	8001b16 <HAL_GPIO_WritePin>
	ST7789_DC_Clr();
 80008ee:	2200      	movs	r2, #0
 80008f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008f4:	480a      	ldr	r0, [pc, #40]	@ (8000920 <ST7789_WriteCommand+0x48>)
 80008f6:	f001 f90e 	bl	8001b16 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80008fa:	1df9      	adds	r1, r7, #7
 80008fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000900:	2201      	movs	r2, #1
 8000902:	4808      	ldr	r0, [pc, #32]	@ (8000924 <ST7789_WriteCommand+0x4c>)
 8000904:	f001 fd82 	bl	800240c <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8000908:	2201      	movs	r2, #1
 800090a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800090e:	4803      	ldr	r0, [pc, #12]	@ (800091c <ST7789_WriteCommand+0x44>)
 8000910:	f001 f901 	bl	8001b16 <HAL_GPIO_WritePin>
}
 8000914:	bf00      	nop
 8000916:	3708      	adds	r7, #8
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40010c00 	.word	0x40010c00
 8000920:	40010800 	.word	0x40010800
 8000924:	20000034 	.word	0x20000034

08000928 <ST7789_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	6039      	str	r1, [r7, #0]
	ST7789_Select();
 8000932:	2200      	movs	r2, #0
 8000934:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000938:	4820      	ldr	r0, [pc, #128]	@ (80009bc <ST7789_WriteData+0x94>)
 800093a:	f001 f8ec 	bl	8001b16 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 800093e:	2201      	movs	r2, #1
 8000940:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000944:	481e      	ldr	r0, [pc, #120]	@ (80009c0 <ST7789_WriteData+0x98>)
 8000946:	f001 f8e6 	bl	8001b16 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once

	while (buff_size > 0) {
 800094a:	e02a      	b.n	80009a2 <ST7789_WriteData+0x7a>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000952:	4293      	cmp	r3, r2
 8000954:	bf28      	it	cs
 8000956:	4613      	movcs	r3, r2
 8000958:	81fb      	strh	r3, [r7, #14]
		#ifdef USE_DMA
			if (DMA_MIN_SIZE <= buff_size)
 800095a:	4b1a      	ldr	r3, [pc, #104]	@ (80009c4 <ST7789_WriteData+0x9c>)
 800095c:	881b      	ldrh	r3, [r3, #0]
 800095e:	461a      	mov	r2, r3
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	4293      	cmp	r3, r2
 8000964:	d30e      	bcc.n	8000984 <ST7789_WriteData+0x5c>
			{
				HAL_SPI_Transmit_DMA(&ST7789_SPI_PORT, buff, chunk_size);
 8000966:	89fb      	ldrh	r3, [r7, #14]
 8000968:	461a      	mov	r2, r3
 800096a:	6879      	ldr	r1, [r7, #4]
 800096c:	4816      	ldr	r0, [pc, #88]	@ (80009c8 <ST7789_WriteData+0xa0>)
 800096e:	f001 fe91 	bl	8002694 <HAL_SPI_Transmit_DMA>
				while (ST7789_SPI_PORT.hdmatx->State != HAL_DMA_STATE_READY)
 8000972:	bf00      	nop
 8000974:	4b14      	ldr	r3, [pc, #80]	@ (80009c8 <ST7789_WriteData+0xa0>)
 8000976:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000978:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800097c:	b2db      	uxtb	r3, r3
 800097e:	2b01      	cmp	r3, #1
 8000980:	d1f8      	bne.n	8000974 <ST7789_WriteData+0x4c>
 8000982:	e006      	b.n	8000992 <ST7789_WriteData+0x6a>
				{}
			}
			else
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8000984:	89fa      	ldrh	r2, [r7, #14]
 8000986:	f04f 33ff 	mov.w	r3, #4294967295
 800098a:	6879      	ldr	r1, [r7, #4]
 800098c:	480e      	ldr	r0, [pc, #56]	@ (80009c8 <ST7789_WriteData+0xa0>)
 800098e:	f001 fd3d 	bl	800240c <HAL_SPI_Transmit>
		#else
			HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
		#endif
		buff += chunk_size;
 8000992:	89fb      	ldrh	r3, [r7, #14]
 8000994:	687a      	ldr	r2, [r7, #4]
 8000996:	4413      	add	r3, r2
 8000998:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 800099a:	89fb      	ldrh	r3, [r7, #14]
 800099c:	683a      	ldr	r2, [r7, #0]
 800099e:	1ad3      	subs	r3, r2, r3
 80009a0:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d1d1      	bne.n	800094c <ST7789_WriteData+0x24>
	}

	ST7789_UnSelect();
 80009a8:	2201      	movs	r2, #1
 80009aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009ae:	4803      	ldr	r0, [pc, #12]	@ (80009bc <ST7789_WriteData+0x94>)
 80009b0:	f001 f8b1 	bl	8001b16 <HAL_GPIO_WritePin>
}
 80009b4:	bf00      	nop
 80009b6:	3710      	adds	r7, #16
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40010c00 	.word	0x40010c00
 80009c0:	40010800 	.word	0x40010800
 80009c4:	20000008 	.word	0x20000008
 80009c8:	20000034 	.word	0x20000034

080009cc <ST7789_WriteSmallData>:
 * @brief Write data to ST7789 controller, simplify for 8bit data.
 * data -> data to write
 * @return none
 */
void ST7789_WriteSmallData(uint8_t data)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	4603      	mov	r3, r0
 80009d4:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 80009d6:	2200      	movs	r2, #0
 80009d8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009dc:	480c      	ldr	r0, [pc, #48]	@ (8000a10 <ST7789_WriteSmallData+0x44>)
 80009de:	f001 f89a 	bl	8001b16 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 80009e2:	2201      	movs	r2, #1
 80009e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009e8:	480a      	ldr	r0, [pc, #40]	@ (8000a14 <ST7789_WriteSmallData+0x48>)
 80009ea:	f001 f894 	bl	8001b16 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 80009ee:	1df9      	adds	r1, r7, #7
 80009f0:	f04f 33ff 	mov.w	r3, #4294967295
 80009f4:	2201      	movs	r2, #1
 80009f6:	4808      	ldr	r0, [pc, #32]	@ (8000a18 <ST7789_WriteSmallData+0x4c>)
 80009f8:	f001 fd08 	bl	800240c <HAL_SPI_Transmit>
	ST7789_UnSelect();
 80009fc:	2201      	movs	r2, #1
 80009fe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a02:	4803      	ldr	r0, [pc, #12]	@ (8000a10 <ST7789_WriteSmallData+0x44>)
 8000a04:	f001 f887 	bl	8001b16 <HAL_GPIO_WritePin>
}
 8000a08:	bf00      	nop
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40010c00 	.word	0x40010c00
 8000a14:	40010800 	.word	0x40010800
 8000a18:	20000034 	.word	0x20000034

08000a1c <ST7789_SetRotation>:
 * @brief Set the rotation direction of the display
 * @param m -> rotation parameter(please refer it in st7789.h)
 * @return none
 */
void ST7789_SetRotation(uint8_t m)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4603      	mov	r3, r0
 8000a24:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 8000a26:	2036      	movs	r0, #54	@ 0x36
 8000a28:	f7ff ff56 	bl	80008d8 <ST7789_WriteCommand>
	switch (m) {
 8000a2c:	79fb      	ldrb	r3, [r7, #7]
 8000a2e:	2b03      	cmp	r3, #3
 8000a30:	d81a      	bhi.n	8000a68 <ST7789_SetRotation+0x4c>
 8000a32:	a201      	add	r2, pc, #4	@ (adr r2, 8000a38 <ST7789_SetRotation+0x1c>)
 8000a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a38:	08000a49 	.word	0x08000a49
 8000a3c:	08000a51 	.word	0x08000a51
 8000a40:	08000a59 	.word	0x08000a59
 8000a44:	08000a61 	.word	0x08000a61
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 8000a48:	20c0      	movs	r0, #192	@ 0xc0
 8000a4a:	f7ff ffbf 	bl	80009cc <ST7789_WriteSmallData>
		break;
 8000a4e:	e00c      	b.n	8000a6a <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8000a50:	20a0      	movs	r0, #160	@ 0xa0
 8000a52:	f7ff ffbb 	bl	80009cc <ST7789_WriteSmallData>
		break;
 8000a56:	e008      	b.n	8000a6a <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 8000a58:	2000      	movs	r0, #0
 8000a5a:	f7ff ffb7 	bl	80009cc <ST7789_WriteSmallData>
		break;
 8000a5e:	e004      	b.n	8000a6a <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8000a60:	2060      	movs	r0, #96	@ 0x60
 8000a62:	f7ff ffb3 	bl	80009cc <ST7789_WriteSmallData>
		break;
 8000a66:	e000      	b.n	8000a6a <ST7789_SetRotation+0x4e>
	default:
		break;
 8000a68:	bf00      	nop
	}
}
 8000a6a:	bf00      	nop
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop

08000a74 <ST7789_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8000a74:	b590      	push	{r4, r7, lr}
 8000a76:	b087      	sub	sp, #28
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4604      	mov	r4, r0
 8000a7c:	4608      	mov	r0, r1
 8000a7e:	4611      	mov	r1, r2
 8000a80:	461a      	mov	r2, r3
 8000a82:	4623      	mov	r3, r4
 8000a84:	80fb      	strh	r3, [r7, #6]
 8000a86:	4603      	mov	r3, r0
 8000a88:	80bb      	strh	r3, [r7, #4]
 8000a8a:	460b      	mov	r3, r1
 8000a8c:	807b      	strh	r3, [r7, #2]
 8000a8e:	4613      	mov	r3, r2
 8000a90:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 8000a92:	2200      	movs	r2, #0
 8000a94:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a98:	4825      	ldr	r0, [pc, #148]	@ (8000b30 <ST7789_SetAddressWindow+0xbc>)
 8000a9a:	f001 f83c 	bl	8001b16 <HAL_GPIO_WritePin>
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 8000a9e:	88fb      	ldrh	r3, [r7, #6]
 8000aa0:	82fb      	strh	r3, [r7, #22]
 8000aa2:	887b      	ldrh	r3, [r7, #2]
 8000aa4:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 8000aa6:	88bb      	ldrh	r3, [r7, #4]
 8000aa8:	3314      	adds	r3, #20
 8000aaa:	827b      	strh	r3, [r7, #18]
 8000aac:	883b      	ldrh	r3, [r7, #0]
 8000aae:	3314      	adds	r3, #20
 8000ab0:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 8000ab2:	202a      	movs	r0, #42	@ 0x2a
 8000ab4:	f7ff ff10 	bl	80008d8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 8000ab8:	8afb      	ldrh	r3, [r7, #22]
 8000aba:	0a1b      	lsrs	r3, r3, #8
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	733b      	strb	r3, [r7, #12]
 8000ac2:	8afb      	ldrh	r3, [r7, #22]
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	737b      	strb	r3, [r7, #13]
 8000ac8:	8abb      	ldrh	r3, [r7, #20]
 8000aca:	0a1b      	lsrs	r3, r3, #8
 8000acc:	b29b      	uxth	r3, r3
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	73bb      	strb	r3, [r7, #14]
 8000ad2:	8abb      	ldrh	r3, [r7, #20]
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 8000ad8:	f107 030c 	add.w	r3, r7, #12
 8000adc:	2104      	movs	r1, #4
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff ff22 	bl	8000928 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 8000ae4:	202b      	movs	r0, #43	@ 0x2b
 8000ae6:	f7ff fef7 	bl	80008d8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 8000aea:	8a7b      	ldrh	r3, [r7, #18]
 8000aec:	0a1b      	lsrs	r3, r3, #8
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	723b      	strb	r3, [r7, #8]
 8000af4:	8a7b      	ldrh	r3, [r7, #18]
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	727b      	strb	r3, [r7, #9]
 8000afa:	8a3b      	ldrh	r3, [r7, #16]
 8000afc:	0a1b      	lsrs	r3, r3, #8
 8000afe:	b29b      	uxth	r3, r3
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	72bb      	strb	r3, [r7, #10]
 8000b04:	8a3b      	ldrh	r3, [r7, #16]
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 8000b0a:	f107 0308 	add.w	r3, r7, #8
 8000b0e:	2104      	movs	r1, #4
 8000b10:	4618      	mov	r0, r3
 8000b12:	f7ff ff09 	bl	8000928 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 8000b16:	202c      	movs	r0, #44	@ 0x2c
 8000b18:	f7ff fede 	bl	80008d8 <ST7789_WriteCommand>
	ST7789_UnSelect();
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b22:	4803      	ldr	r0, [pc, #12]	@ (8000b30 <ST7789_SetAddressWindow+0xbc>)
 8000b24:	f000 fff7 	bl	8001b16 <HAL_GPIO_WritePin>
}
 8000b28:	bf00      	nop
 8000b2a:	371c      	adds	r7, #28
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd90      	pop	{r4, r7, pc}
 8000b30:	40010c00 	.word	0x40010c00

08000b34 <ST7789_Init>:
 * @brief Initialize ST7789 controller
 * @param none
 * @return none
 */
void ST7789_Init(void)
{
 8000b34:	b590      	push	{r4, r7, lr}
 8000b36:	b08b      	sub	sp, #44	@ 0x2c
 8000b38:	af00      	add	r7, sp, #0
	#ifdef USE_DMA
		memset(disp_buf, 0, sizeof(disp_buf));
 8000b3a:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8000b3e:	2100      	movs	r1, #0
 8000b40:	484e      	ldr	r0, [pc, #312]	@ (8000c7c <ST7789_Init+0x148>)
 8000b42:	f001 ffae 	bl	8002aa2 <memset>
	#endif
	HAL_Delay(10);
 8000b46:	200a      	movs	r0, #10
 8000b48:	f000 fb2a 	bl	80011a0 <HAL_Delay>
    ST7789_RST_Clr();
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b52:	484b      	ldr	r0, [pc, #300]	@ (8000c80 <ST7789_Init+0x14c>)
 8000b54:	f000 ffdf 	bl	8001b16 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000b58:	200a      	movs	r0, #10
 8000b5a:	f000 fb21 	bl	80011a0 <HAL_Delay>
    ST7789_RST_Set();
 8000b5e:	2201      	movs	r2, #1
 8000b60:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b64:	4846      	ldr	r0, [pc, #280]	@ (8000c80 <ST7789_Init+0x14c>)
 8000b66:	f000 ffd6 	bl	8001b16 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000b6a:	2032      	movs	r0, #50	@ 0x32
 8000b6c:	f000 fb18 	bl	80011a0 <HAL_Delay>

    HAL_GPIO_WritePin(BL_PIN_GPIO_Port, BL_PIN_Pin, GPIO_PIN_SET);
 8000b70:	2201      	movs	r2, #1
 8000b72:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b76:	4842      	ldr	r0, [pc, #264]	@ (8000c80 <ST7789_Init+0x14c>)
 8000b78:	f000 ffcd 	bl	8001b16 <HAL_GPIO_WritePin>
    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 8000b7c:	203a      	movs	r0, #58	@ 0x3a
 8000b7e:	f7ff feab 	bl	80008d8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 8000b82:	2055      	movs	r0, #85	@ 0x55
 8000b84:	f7ff ff22 	bl	80009cc <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 8000b88:	20b2      	movs	r0, #178	@ 0xb2
 8000b8a:	f7ff fea5 	bl	80008d8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 8000b8e:	4a3d      	ldr	r2, [pc, #244]	@ (8000c84 <ST7789_Init+0x150>)
 8000b90:	f107 0320 	add.w	r3, r7, #32
 8000b94:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b98:	6018      	str	r0, [r3, #0]
 8000b9a:	3304      	adds	r3, #4
 8000b9c:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 8000b9e:	f107 0320 	add.w	r3, r7, #32
 8000ba2:	2105      	movs	r1, #5
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f7ff febf 	bl	8000928 <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 8000baa:	2000      	movs	r0, #0
 8000bac:	f7ff ff36 	bl	8000a1c <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0XB7);				//	Gate Control
 8000bb0:	20b7      	movs	r0, #183	@ 0xb7
 8000bb2:	f7ff fe91 	bl	80008d8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 8000bb6:	2035      	movs	r0, #53	@ 0x35
 8000bb8:	f7ff ff08 	bl	80009cc <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 8000bbc:	20bb      	movs	r0, #187	@ 0xbb
 8000bbe:	f7ff fe8b 	bl	80008d8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 8000bc2:	2019      	movs	r0, #25
 8000bc4:	f7ff ff02 	bl	80009cc <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 8000bc8:	20c0      	movs	r0, #192	@ 0xc0
 8000bca:	f7ff fe85 	bl	80008d8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 8000bce:	202c      	movs	r0, #44	@ 0x2c
 8000bd0:	f7ff fefc 	bl	80009cc <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 8000bd4:	20c2      	movs	r0, #194	@ 0xc2
 8000bd6:	f7ff fe7f 	bl	80008d8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f7ff fef6 	bl	80009cc <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 8000be0:	20c3      	movs	r0, #195	@ 0xc3
 8000be2:	f7ff fe79 	bl	80008d8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 8000be6:	2012      	movs	r0, #18
 8000be8:	f7ff fef0 	bl	80009cc <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 8000bec:	20c4      	movs	r0, #196	@ 0xc4
 8000bee:	f7ff fe73 	bl	80008d8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 8000bf2:	2020      	movs	r0, #32
 8000bf4:	f7ff feea 	bl	80009cc <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 8000bf8:	20c6      	movs	r0, #198	@ 0xc6
 8000bfa:	f7ff fe6d 	bl	80008d8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 8000bfe:	200f      	movs	r0, #15
 8000c00:	f7ff fee4 	bl	80009cc <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 8000c04:	20d0      	movs	r0, #208	@ 0xd0
 8000c06:	f7ff fe67 	bl	80008d8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 8000c0a:	20a4      	movs	r0, #164	@ 0xa4
 8000c0c:	f7ff fede 	bl	80009cc <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 8000c10:	20a1      	movs	r0, #161	@ 0xa1
 8000c12:	f7ff fedb 	bl	80009cc <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 8000c16:	20e0      	movs	r0, #224	@ 0xe0
 8000c18:	f7ff fe5e 	bl	80008d8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c88 <ST7789_Init+0x154>)
 8000c1e:	f107 0410 	add.w	r4, r7, #16
 8000c22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c24:	c407      	stmia	r4!, {r0, r1, r2}
 8000c26:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8000c28:	f107 0310 	add.w	r3, r7, #16
 8000c2c:	210e      	movs	r1, #14
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff fe7a 	bl	8000928 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 8000c34:	20e1      	movs	r0, #225	@ 0xe1
 8000c36:	f7ff fe4f 	bl	80008d8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 8000c3a:	4b14      	ldr	r3, [pc, #80]	@ (8000c8c <ST7789_Init+0x158>)
 8000c3c:	463c      	mov	r4, r7
 8000c3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c40:	c407      	stmia	r4!, {r0, r1, r2}
 8000c42:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8000c44:	463b      	mov	r3, r7
 8000c46:	210e      	movs	r1, #14
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f7ff fe6d 	bl	8000928 <ST7789_WriteData>
	}
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 8000c4e:	2021      	movs	r0, #33	@ 0x21
 8000c50:	f7ff fe42 	bl	80008d8 <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 8000c54:	2011      	movs	r0, #17
 8000c56:	f7ff fe3f 	bl	80008d8 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 8000c5a:	2013      	movs	r0, #19
 8000c5c:	f7ff fe3c 	bl	80008d8 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on	
 8000c60:	2029      	movs	r0, #41	@ 0x29
 8000c62:	f7ff fe39 	bl	80008d8 <ST7789_WriteCommand>

	HAL_Delay(50);
 8000c66:	2032      	movs	r0, #50	@ 0x32
 8000c68:	f000 fa9a 	bl	80011a0 <HAL_Delay>
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f000 f80f 	bl	8000c90 <ST7789_Fill_Color>
}
 8000c72:	bf00      	nop
 8000c74:	372c      	adds	r7, #44	@ 0x2c
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd90      	pop	{r4, r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	200000d0 	.word	0x200000d0
 8000c80:	40010800 	.word	0x40010800
 8000c84:	08002c58 	.word	0x08002c58
 8000c88:	08002c60 	.word	0x08002c60
 8000c8c:	08002c70 	.word	0x08002c70

08000c90 <ST7789_Fill_Color>:
 * @brief Fill the DisplayWindow with single color
 * @param color -> color to Fill with
 * @return none
 */
void ST7789_Fill_Color(uint16_t color)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8000c9a:	f240 1317 	movw	r3, #279	@ 0x117
 8000c9e:	22ef      	movs	r2, #239	@ 0xef
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	f7ff fee6 	bl	8000a74 <ST7789_SetAddressWindow>
	ST7789_Select();
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cae:	4811      	ldr	r0, [pc, #68]	@ (8000cf4 <ST7789_Fill_Color+0x64>)
 8000cb0:	f000 ff31 	bl	8001b16 <HAL_GPIO_WritePin>

	#ifdef USE_DMA
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	81fb      	strh	r3, [r7, #14]
 8000cb8:	e00e      	b.n	8000cd8 <ST7789_Fill_Color+0x48>
		{
			memset(disp_buf, color, sizeof(disp_buf));
 8000cba:	88fb      	ldrh	r3, [r7, #6]
 8000cbc:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	480d      	ldr	r0, [pc, #52]	@ (8000cf8 <ST7789_Fill_Color+0x68>)
 8000cc4:	f001 feed 	bl	8002aa2 <memset>
			ST7789_WriteData(disp_buf, sizeof(disp_buf));
 8000cc8:	f44f 6116 	mov.w	r1, #2400	@ 0x960
 8000ccc:	480a      	ldr	r0, [pc, #40]	@ (8000cf8 <ST7789_Fill_Color+0x68>)
 8000cce:	f7ff fe2b 	bl	8000928 <ST7789_WriteData>
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 8000cd2:	89fb      	ldrh	r3, [r7, #14]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	81fb      	strh	r3, [r7, #14]
 8000cd8:	89fb      	ldrh	r3, [r7, #14]
 8000cda:	2b37      	cmp	r3, #55	@ 0x37
 8000cdc:	d9ed      	bls.n	8000cba <ST7789_Fill_Color+0x2a>
				for (j = 0; j < ST7789_HEIGHT; j++) {
					uint8_t data[] = {color >> 8, color & 0xFF};
					ST7789_WriteData(data, sizeof(data));
				}
	#endif
	ST7789_UnSelect();
 8000cde:	2201      	movs	r2, #1
 8000ce0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce4:	4803      	ldr	r0, [pc, #12]	@ (8000cf4 <ST7789_Fill_Color+0x64>)
 8000ce6:	f000 ff16 	bl	8001b16 <HAL_GPIO_WritePin>
}
 8000cea:	bf00      	nop
 8000cec:	3710      	adds	r7, #16
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40010c00 	.word	0x40010c00
 8000cf8:	200000d0 	.word	0x200000d0

08000cfc <ST7789_WriteChar>:
 * @param color -> color of the char
 * @param bgcolor -> background color of the char
 * @return  none
 */
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8000cfc:	b082      	sub	sp, #8
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b088      	sub	sp, #32
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d06:	4603      	mov	r3, r0
 8000d08:	80fb      	strh	r3, [r7, #6]
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	80bb      	strh	r3, [r7, #4]
 8000d0e:	4613      	mov	r3, r2
 8000d10:	70fb      	strb	r3, [r7, #3]
	uint32_t i, b, j;
	ST7789_Select();
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d18:	4837      	ldr	r0, [pc, #220]	@ (8000df8 <ST7789_WriteChar+0xfc>)
 8000d1a:	f000 fefc 	bl	8001b16 <HAL_GPIO_WritePin>
	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8000d1e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000d22:	461a      	mov	r2, r3
 8000d24:	88fb      	ldrh	r3, [r7, #6]
 8000d26:	4413      	add	r3, r2
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	b29a      	uxth	r2, r3
 8000d2e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000d32:	4619      	mov	r1, r3
 8000d34:	88bb      	ldrh	r3, [r7, #4]
 8000d36:	440b      	add	r3, r1
 8000d38:	b29b      	uxth	r3, r3
 8000d3a:	3b01      	subs	r3, #1
 8000d3c:	b29b      	uxth	r3, r3
 8000d3e:	88b9      	ldrh	r1, [r7, #4]
 8000d40:	88f8      	ldrh	r0, [r7, #6]
 8000d42:	f7ff fe97 	bl	8000a74 <ST7789_SetAddressWindow>

	for (i = 0; i < font.height; i++) {
 8000d46:	2300      	movs	r3, #0
 8000d48:	61fb      	str	r3, [r7, #28]
 8000d4a:	e041      	b.n	8000dd0 <ST7789_WriteChar+0xd4>
		b = font.data[(ch - 32) * font.height + i];
 8000d4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000d4e:	78fb      	ldrb	r3, [r7, #3]
 8000d50:	3b20      	subs	r3, #32
 8000d52:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 8000d56:	fb01 f303 	mul.w	r3, r1, r3
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	69fb      	ldr	r3, [r7, #28]
 8000d5e:	440b      	add	r3, r1
 8000d60:	005b      	lsls	r3, r3, #1
 8000d62:	4413      	add	r3, r2
 8000d64:	881b      	ldrh	r3, [r3, #0]
 8000d66:	617b      	str	r3, [r7, #20]
		for (j = 0; j < font.width; j++) {
 8000d68:	2300      	movs	r3, #0
 8000d6a:	61bb      	str	r3, [r7, #24]
 8000d6c:	e027      	b.n	8000dbe <ST7789_WriteChar+0xc2>
			if ((b << j) & 0x8000) {
 8000d6e:	697a      	ldr	r2, [r7, #20]
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	fa02 f303 	lsl.w	r3, r2, r3
 8000d76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d00e      	beq.n	8000d9c <ST7789_WriteChar+0xa0>
				uint8_t data[] = {color >> 8, color & 0xFF};
 8000d7e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000d80:	0a1b      	lsrs	r3, r3, #8
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	743b      	strb	r3, [r7, #16]
 8000d88:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	747b      	strb	r3, [r7, #17]
				ST7789_WriteData(data, sizeof(data));
 8000d8e:	f107 0310 	add.w	r3, r7, #16
 8000d92:	2102      	movs	r1, #2
 8000d94:	4618      	mov	r0, r3
 8000d96:	f7ff fdc7 	bl	8000928 <ST7789_WriteData>
 8000d9a:	e00d      	b.n	8000db8 <ST7789_WriteChar+0xbc>
			}
			else {
				uint8_t data[] = {bgcolor >> 8, bgcolor & 0xFF};
 8000d9c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000d9e:	0a1b      	lsrs	r3, r3, #8
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	733b      	strb	r3, [r7, #12]
 8000da6:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	737b      	strb	r3, [r7, #13]
				ST7789_WriteData(data, sizeof(data));
 8000dac:	f107 030c 	add.w	r3, r7, #12
 8000db0:	2102      	movs	r1, #2
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff fdb8 	bl	8000928 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 8000db8:	69bb      	ldr	r3, [r7, #24]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	61bb      	str	r3, [r7, #24]
 8000dbe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	69bb      	ldr	r3, [r7, #24]
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d3d1      	bcc.n	8000d6e <ST7789_WriteChar+0x72>
	for (i = 0; i < font.height; i++) {
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	3301      	adds	r3, #1
 8000dce:	61fb      	str	r3, [r7, #28]
 8000dd0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d3b7      	bcc.n	8000d4c <ST7789_WriteChar+0x50>
			}
		}
	}
	ST7789_UnSelect();
 8000ddc:	2201      	movs	r2, #1
 8000dde:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000de2:	4805      	ldr	r0, [pc, #20]	@ (8000df8 <ST7789_WriteChar+0xfc>)
 8000de4:	f000 fe97 	bl	8001b16 <HAL_GPIO_WritePin>
}
 8000de8:	bf00      	nop
 8000dea:	3720      	adds	r7, #32
 8000dec:	46bd      	mov	sp, r7
 8000dee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000df2:	b002      	add	sp, #8
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	40010c00 	.word	0x40010c00

08000dfc <ST7789_WriteString>:
 * @param color -> color of the string
 * @param bgcolor -> background color of the string
 * @return  none
 */
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8000dfc:	b082      	sub	sp, #8
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	b086      	sub	sp, #24
 8000e02:	af04      	add	r7, sp, #16
 8000e04:	603a      	str	r2, [r7, #0]
 8000e06:	617b      	str	r3, [r7, #20]
 8000e08:	4603      	mov	r3, r0
 8000e0a:	80fb      	strh	r3, [r7, #6]
 8000e0c:	460b      	mov	r3, r1
 8000e0e:	80bb      	strh	r3, [r7, #4]
	ST7789_Select();
 8000e10:	2200      	movs	r2, #0
 8000e12:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e16:	4823      	ldr	r0, [pc, #140]	@ (8000ea4 <ST7789_WriteString+0xa8>)
 8000e18:	f000 fe7d 	bl	8001b16 <HAL_GPIO_WritePin>
	while (*str) {
 8000e1c:	e02e      	b.n	8000e7c <ST7789_WriteString+0x80>
		if (x + font.width >= ST7789_WIDTH) {
 8000e1e:	88fb      	ldrh	r3, [r7, #6]
 8000e20:	7d3a      	ldrb	r2, [r7, #20]
 8000e22:	4413      	add	r3, r2
 8000e24:	2bef      	cmp	r3, #239	@ 0xef
 8000e26:	dd14      	ble.n	8000e52 <ST7789_WriteString+0x56>
			x = 0;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8000e2c:	7d7b      	ldrb	r3, [r7, #21]
 8000e2e:	461a      	mov	r2, r3
 8000e30:	88bb      	ldrh	r3, [r7, #4]
 8000e32:	4413      	add	r3, r2
 8000e34:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) {
 8000e36:	88bb      	ldrh	r3, [r7, #4]
 8000e38:	7d7a      	ldrb	r2, [r7, #21]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8000e40:	da21      	bge.n	8000e86 <ST7789_WriteString+0x8a>
				break;
			}

			if (*str == ' ') {
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2b20      	cmp	r3, #32
 8000e48:	d103      	bne.n	8000e52 <ST7789_WriteString+0x56>
				// skip spaces in the beginning of the new line
				str++;
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	603b      	str	r3, [r7, #0]
				continue;
 8000e50:	e014      	b.n	8000e7c <ST7789_WriteString+0x80>
			}
		}
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	781a      	ldrb	r2, [r3, #0]
 8000e56:	88b9      	ldrh	r1, [r7, #4]
 8000e58:	88f8      	ldrh	r0, [r7, #6]
 8000e5a:	8c3b      	ldrh	r3, [r7, #32]
 8000e5c:	9302      	str	r3, [sp, #8]
 8000e5e:	8bbb      	ldrh	r3, [r7, #28]
 8000e60:	9301      	str	r3, [sp, #4]
 8000e62:	69bb      	ldr	r3, [r7, #24]
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	f7ff ff48 	bl	8000cfc <ST7789_WriteChar>
		x += font.width;
 8000e6c:	7d3b      	ldrb	r3, [r7, #20]
 8000e6e:	461a      	mov	r2, r3
 8000e70:	88fb      	ldrh	r3, [r7, #6]
 8000e72:	4413      	add	r3, r2
 8000e74:	80fb      	strh	r3, [r7, #6]
		str++;
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	603b      	str	r3, [r7, #0]
	while (*str) {
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d1cc      	bne.n	8000e1e <ST7789_WriteString+0x22>
 8000e84:	e000      	b.n	8000e88 <ST7789_WriteString+0x8c>
				break;
 8000e86:	bf00      	nop
	}
	ST7789_UnSelect();
 8000e88:	2201      	movs	r2, #1
 8000e8a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e8e:	4805      	ldr	r0, [pc, #20]	@ (8000ea4 <ST7789_WriteString+0xa8>)
 8000e90:	f000 fe41 	bl	8001b16 <HAL_GPIO_WritePin>
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e9e:	b002      	add	sp, #8
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	40010c00 	.word	0x40010c00

08000ea8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000eae:	4b15      	ldr	r3, [pc, #84]	@ (8000f04 <HAL_MspInit+0x5c>)
 8000eb0:	699b      	ldr	r3, [r3, #24]
 8000eb2:	4a14      	ldr	r2, [pc, #80]	@ (8000f04 <HAL_MspInit+0x5c>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6193      	str	r3, [r2, #24]
 8000eba:	4b12      	ldr	r3, [pc, #72]	@ (8000f04 <HAL_MspInit+0x5c>)
 8000ebc:	699b      	ldr	r3, [r3, #24]
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	60bb      	str	r3, [r7, #8]
 8000ec4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8000f04 <HAL_MspInit+0x5c>)
 8000ec8:	69db      	ldr	r3, [r3, #28]
 8000eca:	4a0e      	ldr	r2, [pc, #56]	@ (8000f04 <HAL_MspInit+0x5c>)
 8000ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ed0:	61d3      	str	r3, [r2, #28]
 8000ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8000f04 <HAL_MspInit+0x5c>)
 8000ed4:	69db      	ldr	r3, [r3, #28]
 8000ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eda:	607b      	str	r3, [r7, #4]
 8000edc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000ede:	4b0a      	ldr	r3, [pc, #40]	@ (8000f08 <HAL_MspInit+0x60>)
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	4a04      	ldr	r2, [pc, #16]	@ (8000f08 <HAL_MspInit+0x60>)
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000efa:	bf00      	nop
 8000efc:	3714      	adds	r7, #20
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr
 8000f04:	40021000 	.word	0x40021000
 8000f08:	40010000 	.word	0x40010000

08000f0c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b08a      	sub	sp, #40	@ 0x28
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f14:	f107 0314 	add.w	r3, r7, #20
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
 8000f20:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a36      	ldr	r2, [pc, #216]	@ (8001000 <HAL_SPI_MspInit+0xf4>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d164      	bne.n	8000ff6 <HAL_SPI_MspInit+0xea>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f2c:	4b35      	ldr	r3, [pc, #212]	@ (8001004 <HAL_SPI_MspInit+0xf8>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	4a34      	ldr	r2, [pc, #208]	@ (8001004 <HAL_SPI_MspInit+0xf8>)
 8000f32:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f36:	6193      	str	r3, [r2, #24]
 8000f38:	4b32      	ldr	r3, [pc, #200]	@ (8001004 <HAL_SPI_MspInit+0xf8>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f40:	613b      	str	r3, [r7, #16]
 8000f42:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f44:	4b2f      	ldr	r3, [pc, #188]	@ (8001004 <HAL_SPI_MspInit+0xf8>)
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	4a2e      	ldr	r2, [pc, #184]	@ (8001004 <HAL_SPI_MspInit+0xf8>)
 8000f4a:	f043 0308 	orr.w	r3, r3, #8
 8000f4e:	6193      	str	r3, [r2, #24]
 8000f50:	4b2c      	ldr	r3, [pc, #176]	@ (8001004 <HAL_SPI_MspInit+0xf8>)
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	f003 0308 	and.w	r3, r3, #8
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8000f5c:	2328      	movs	r3, #40	@ 0x28
 8000f5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f60:	2302      	movs	r3, #2
 8000f62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f64:	2303      	movs	r3, #3
 8000f66:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4826      	ldr	r0, [pc, #152]	@ (8001008 <HAL_SPI_MspInit+0xfc>)
 8000f70:	f000 fc36 	bl	80017e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f74:	2310      	movs	r3, #16
 8000f76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	4619      	mov	r1, r3
 8000f86:	4820      	ldr	r0, [pc, #128]	@ (8001008 <HAL_SPI_MspInit+0xfc>)
 8000f88:	f000 fc2a 	bl	80017e0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8000f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800100c <HAL_SPI_MspInit+0x100>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f94:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000f98:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f9c:	f043 0301 	orr.w	r3, r3, #1
 8000fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fa2:	4a1a      	ldr	r2, [pc, #104]	@ (800100c <HAL_SPI_MspInit+0x100>)
 8000fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa6:	6053      	str	r3, [r2, #4]

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000fa8:	4b19      	ldr	r3, [pc, #100]	@ (8001010 <HAL_SPI_MspInit+0x104>)
 8000faa:	4a1a      	ldr	r2, [pc, #104]	@ (8001014 <HAL_SPI_MspInit+0x108>)
 8000fac:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fae:	4b18      	ldr	r3, [pc, #96]	@ (8001010 <HAL_SPI_MspInit+0x104>)
 8000fb0:	2210      	movs	r2, #16
 8000fb2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fb4:	4b16      	ldr	r3, [pc, #88]	@ (8001010 <HAL_SPI_MspInit+0x104>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fba:	4b15      	ldr	r3, [pc, #84]	@ (8001010 <HAL_SPI_MspInit+0x104>)
 8000fbc:	2280      	movs	r2, #128	@ 0x80
 8000fbe:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fc0:	4b13      	ldr	r3, [pc, #76]	@ (8001010 <HAL_SPI_MspInit+0x104>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fc6:	4b12      	ldr	r3, [pc, #72]	@ (8001010 <HAL_SPI_MspInit+0x104>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000fcc:	4b10      	ldr	r3, [pc, #64]	@ (8001010 <HAL_SPI_MspInit+0x104>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001010 <HAL_SPI_MspInit+0x104>)
 8000fd4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fd8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000fda:	480d      	ldr	r0, [pc, #52]	@ (8001010 <HAL_SPI_MspInit+0x104>)
 8000fdc:	f000 fa12 	bl	8001404 <HAL_DMA_Init>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 8000fe6:	f7ff fc71 	bl	80008cc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a08      	ldr	r2, [pc, #32]	@ (8001010 <HAL_SPI_MspInit+0x104>)
 8000fee:	649a      	str	r2, [r3, #72]	@ 0x48
 8000ff0:	4a07      	ldr	r2, [pc, #28]	@ (8001010 <HAL_SPI_MspInit+0x104>)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000ff6:	bf00      	nop
 8000ff8:	3728      	adds	r7, #40	@ 0x28
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40013000 	.word	0x40013000
 8001004:	40021000 	.word	0x40021000
 8001008:	40010c00 	.word	0x40010c00
 800100c:	40010000 	.word	0x40010000
 8001010:	2000008c 	.word	0x2000008c
 8001014:	40020030 	.word	0x40020030

08001018 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <NMI_Handler+0x4>

08001020 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <HardFault_Handler+0x4>

08001028 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <MemManage_Handler+0x4>

08001030 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <BusFault_Handler+0x4>

08001038 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <UsageFault_Handler+0x4>

08001040 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr

0800104c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr

08001058 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	bc80      	pop	{r7}
 8001062:	4770      	bx	lr

08001064 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001068:	f000 f87e 	bl	8001168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}

08001070 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001074:	4802      	ldr	r0, [pc, #8]	@ (8001080 <DMA1_Channel3_IRQHandler+0x10>)
 8001076:	f000 fa7f 	bl	8001578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	2000008c 	.word	0x2000008c

08001084 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	bc80      	pop	{r7}
 800108e:	4770      	bx	lr

08001090 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001090:	f7ff fff8 	bl	8001084 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001094:	480b      	ldr	r0, [pc, #44]	@ (80010c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001096:	490c      	ldr	r1, [pc, #48]	@ (80010c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001098:	4a0c      	ldr	r2, [pc, #48]	@ (80010cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800109a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800109c:	e002      	b.n	80010a4 <LoopCopyDataInit>

0800109e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800109e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010a2:	3304      	adds	r3, #4

080010a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010a8:	d3f9      	bcc.n	800109e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010aa:	4a09      	ldr	r2, [pc, #36]	@ (80010d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80010ac:	4c09      	ldr	r4, [pc, #36]	@ (80010d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010b0:	e001      	b.n	80010b6 <LoopFillZerobss>

080010b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010b4:	3204      	adds	r2, #4

080010b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010b8:	d3fb      	bcc.n	80010b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010ba:	f001 fcfb 	bl	8002ab4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010be:	f7ff f8c5 	bl	800024c <main>
  bx lr
 80010c2:	4770      	bx	lr
  ldr r0, =_sdata
 80010c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010c8:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 80010cc:	0800ec48 	.word	0x0800ec48
  ldr r2, =_sbss
 80010d0:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 80010d4:	20000a34 	.word	0x20000a34

080010d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010d8:	e7fe      	b.n	80010d8 <ADC1_2_IRQHandler>
	...

080010dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010e0:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <HAL_Init+0x28>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a07      	ldr	r2, [pc, #28]	@ (8001104 <HAL_Init+0x28>)
 80010e6:	f043 0310 	orr.w	r3, r3, #16
 80010ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010ec:	2003      	movs	r0, #3
 80010ee:	f000 f947 	bl	8001380 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010f2:	200f      	movs	r0, #15
 80010f4:	f000 f808 	bl	8001108 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010f8:	f7ff fed6 	bl	8000ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40022000 	.word	0x40022000

08001108 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001110:	4b12      	ldr	r3, [pc, #72]	@ (800115c <HAL_InitTick+0x54>)
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	4b12      	ldr	r3, [pc, #72]	@ (8001160 <HAL_InitTick+0x58>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4619      	mov	r1, r3
 800111a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800111e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001122:	fbb2 f3f3 	udiv	r3, r2, r3
 8001126:	4618      	mov	r0, r3
 8001128:	f000 f95f 	bl	80013ea <HAL_SYSTICK_Config>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e00e      	b.n	8001154 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2b0f      	cmp	r3, #15
 800113a:	d80a      	bhi.n	8001152 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800113c:	2200      	movs	r2, #0
 800113e:	6879      	ldr	r1, [r7, #4]
 8001140:	f04f 30ff 	mov.w	r0, #4294967295
 8001144:	f000 f927 	bl	8001396 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001148:	4a06      	ldr	r2, [pc, #24]	@ (8001164 <HAL_InitTick+0x5c>)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800114e:	2300      	movs	r3, #0
 8001150:	e000      	b.n	8001154 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
}
 8001154:	4618      	mov	r0, r3
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	2000000c 	.word	0x2000000c
 8001160:	20000014 	.word	0x20000014
 8001164:	20000010 	.word	0x20000010

08001168 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800116c:	4b05      	ldr	r3, [pc, #20]	@ (8001184 <HAL_IncTick+0x1c>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	461a      	mov	r2, r3
 8001172:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <HAL_IncTick+0x20>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4413      	add	r3, r2
 8001178:	4a03      	ldr	r2, [pc, #12]	@ (8001188 <HAL_IncTick+0x20>)
 800117a:	6013      	str	r3, [r2, #0]
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr
 8001184:	20000014 	.word	0x20000014
 8001188:	20000a30 	.word	0x20000a30

0800118c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  return uwTick;
 8001190:	4b02      	ldr	r3, [pc, #8]	@ (800119c <HAL_GetTick+0x10>)
 8001192:	681b      	ldr	r3, [r3, #0]
}
 8001194:	4618      	mov	r0, r3
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr
 800119c:	20000a30 	.word	0x20000a30

080011a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011a8:	f7ff fff0 	bl	800118c <HAL_GetTick>
 80011ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011b8:	d005      	beq.n	80011c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ba:	4b0a      	ldr	r3, [pc, #40]	@ (80011e4 <HAL_Delay+0x44>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	461a      	mov	r2, r3
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	4413      	add	r3, r2
 80011c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011c6:	bf00      	nop
 80011c8:	f7ff ffe0 	bl	800118c <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d8f7      	bhi.n	80011c8 <HAL_Delay+0x28>
  {
  }
}
 80011d8:	bf00      	nop
 80011da:	bf00      	nop
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000014 	.word	0x20000014

080011e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011f8:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <__NVIC_SetPriorityGrouping+0x44>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011fe:	68ba      	ldr	r2, [r7, #8]
 8001200:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001204:	4013      	ands	r3, r2
 8001206:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001210:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001214:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001218:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800121a:	4a04      	ldr	r2, [pc, #16]	@ (800122c <__NVIC_SetPriorityGrouping+0x44>)
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	60d3      	str	r3, [r2, #12]
}
 8001220:	bf00      	nop
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	e000ed00 	.word	0xe000ed00

08001230 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001234:	4b04      	ldr	r3, [pc, #16]	@ (8001248 <__NVIC_GetPriorityGrouping+0x18>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	0a1b      	lsrs	r3, r3, #8
 800123a:	f003 0307 	and.w	r3, r3, #7
}
 800123e:	4618      	mov	r0, r3
 8001240:	46bd      	mov	sp, r7
 8001242:	bc80      	pop	{r7}
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	e000ed00 	.word	0xe000ed00

0800124c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125a:	2b00      	cmp	r3, #0
 800125c:	db0b      	blt.n	8001276 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	f003 021f 	and.w	r2, r3, #31
 8001264:	4906      	ldr	r1, [pc, #24]	@ (8001280 <__NVIC_EnableIRQ+0x34>)
 8001266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126a:	095b      	lsrs	r3, r3, #5
 800126c:	2001      	movs	r0, #1
 800126e:	fa00 f202 	lsl.w	r2, r0, r2
 8001272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr
 8001280:	e000e100 	.word	0xe000e100

08001284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	6039      	str	r1, [r7, #0]
 800128e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001294:	2b00      	cmp	r3, #0
 8001296:	db0a      	blt.n	80012ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	b2da      	uxtb	r2, r3
 800129c:	490c      	ldr	r1, [pc, #48]	@ (80012d0 <__NVIC_SetPriority+0x4c>)
 800129e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a2:	0112      	lsls	r2, r2, #4
 80012a4:	b2d2      	uxtb	r2, r2
 80012a6:	440b      	add	r3, r1
 80012a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012ac:	e00a      	b.n	80012c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	4908      	ldr	r1, [pc, #32]	@ (80012d4 <__NVIC_SetPriority+0x50>)
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	f003 030f 	and.w	r3, r3, #15
 80012ba:	3b04      	subs	r3, #4
 80012bc:	0112      	lsls	r2, r2, #4
 80012be:	b2d2      	uxtb	r2, r2
 80012c0:	440b      	add	r3, r1
 80012c2:	761a      	strb	r2, [r3, #24]
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	e000e100 	.word	0xe000e100
 80012d4:	e000ed00 	.word	0xe000ed00

080012d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012d8:	b480      	push	{r7}
 80012da:	b089      	sub	sp, #36	@ 0x24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	f1c3 0307 	rsb	r3, r3, #7
 80012f2:	2b04      	cmp	r3, #4
 80012f4:	bf28      	it	cs
 80012f6:	2304      	movcs	r3, #4
 80012f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	3304      	adds	r3, #4
 80012fe:	2b06      	cmp	r3, #6
 8001300:	d902      	bls.n	8001308 <NVIC_EncodePriority+0x30>
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	3b03      	subs	r3, #3
 8001306:	e000      	b.n	800130a <NVIC_EncodePriority+0x32>
 8001308:	2300      	movs	r3, #0
 800130a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800130c:	f04f 32ff 	mov.w	r2, #4294967295
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	fa02 f303 	lsl.w	r3, r2, r3
 8001316:	43da      	mvns	r2, r3
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	401a      	ands	r2, r3
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001320:	f04f 31ff 	mov.w	r1, #4294967295
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	fa01 f303 	lsl.w	r3, r1, r3
 800132a:	43d9      	mvns	r1, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001330:	4313      	orrs	r3, r2
         );
}
 8001332:	4618      	mov	r0, r3
 8001334:	3724      	adds	r7, #36	@ 0x24
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr

0800133c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	3b01      	subs	r3, #1
 8001348:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800134c:	d301      	bcc.n	8001352 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800134e:	2301      	movs	r3, #1
 8001350:	e00f      	b.n	8001372 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001352:	4a0a      	ldr	r2, [pc, #40]	@ (800137c <SysTick_Config+0x40>)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3b01      	subs	r3, #1
 8001358:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800135a:	210f      	movs	r1, #15
 800135c:	f04f 30ff 	mov.w	r0, #4294967295
 8001360:	f7ff ff90 	bl	8001284 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001364:	4b05      	ldr	r3, [pc, #20]	@ (800137c <SysTick_Config+0x40>)
 8001366:	2200      	movs	r2, #0
 8001368:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800136a:	4b04      	ldr	r3, [pc, #16]	@ (800137c <SysTick_Config+0x40>)
 800136c:	2207      	movs	r2, #7
 800136e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001370:	2300      	movs	r3, #0
}
 8001372:	4618      	mov	r0, r3
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	e000e010 	.word	0xe000e010

08001380 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7ff ff2d 	bl	80011e8 <__NVIC_SetPriorityGrouping>
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001396:	b580      	push	{r7, lr}
 8001398:	b086      	sub	sp, #24
 800139a:	af00      	add	r7, sp, #0
 800139c:	4603      	mov	r3, r0
 800139e:	60b9      	str	r1, [r7, #8]
 80013a0:	607a      	str	r2, [r7, #4]
 80013a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013a4:	2300      	movs	r3, #0
 80013a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013a8:	f7ff ff42 	bl	8001230 <__NVIC_GetPriorityGrouping>
 80013ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	68b9      	ldr	r1, [r7, #8]
 80013b2:	6978      	ldr	r0, [r7, #20]
 80013b4:	f7ff ff90 	bl	80012d8 <NVIC_EncodePriority>
 80013b8:	4602      	mov	r2, r0
 80013ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013be:	4611      	mov	r1, r2
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff ff5f 	bl	8001284 <__NVIC_SetPriority>
}
 80013c6:	bf00      	nop
 80013c8:	3718      	adds	r7, #24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b082      	sub	sp, #8
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	4603      	mov	r3, r0
 80013d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff ff35 	bl	800124c <__NVIC_EnableIRQ>
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b082      	sub	sp, #8
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7ff ffa2 	bl	800133c <SysTick_Config>
 80013f8:	4603      	mov	r3, r0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800140c:	2300      	movs	r3, #0
 800140e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d101      	bne.n	800141a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e043      	b.n	80014a2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	461a      	mov	r2, r3
 8001420:	4b22      	ldr	r3, [pc, #136]	@ (80014ac <HAL_DMA_Init+0xa8>)
 8001422:	4413      	add	r3, r2
 8001424:	4a22      	ldr	r2, [pc, #136]	@ (80014b0 <HAL_DMA_Init+0xac>)
 8001426:	fba2 2303 	umull	r2, r3, r2, r3
 800142a:	091b      	lsrs	r3, r3, #4
 800142c:	009a      	lsls	r2, r3, #2
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4a1f      	ldr	r2, [pc, #124]	@ (80014b4 <HAL_DMA_Init+0xb0>)
 8001436:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2202      	movs	r2, #2
 800143c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800144e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001452:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800145c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	68db      	ldr	r3, [r3, #12]
 8001462:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001468:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	695b      	ldr	r3, [r3, #20]
 800146e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001474:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	69db      	ldr	r3, [r3, #28]
 800147a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800147c:	68fa      	ldr	r2, [r7, #12]
 800147e:	4313      	orrs	r3, r2
 8001480:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	68fa      	ldr	r2, [r7, #12]
 8001488:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2201      	movs	r2, #1
 8001494:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2200      	movs	r2, #0
 800149c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3714      	adds	r7, #20
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bc80      	pop	{r7}
 80014aa:	4770      	bx	lr
 80014ac:	bffdfff8 	.word	0xbffdfff8
 80014b0:	cccccccd 	.word	0xcccccccd
 80014b4:	40020000 	.word	0x40020000

080014b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af00      	add	r7, sp, #0
 80014be:	60f8      	str	r0, [r7, #12]
 80014c0:	60b9      	str	r1, [r7, #8]
 80014c2:	607a      	str	r2, [r7, #4]
 80014c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80014c6:	2300      	movs	r3, #0
 80014c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d101      	bne.n	80014d8 <HAL_DMA_Start_IT+0x20>
 80014d4:	2302      	movs	r3, #2
 80014d6:	e04b      	b.n	8001570 <HAL_DMA_Start_IT+0xb8>
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	2201      	movs	r2, #1
 80014dc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d13a      	bne.n	8001562 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2202      	movs	r2, #2
 80014f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2200      	movs	r2, #0
 80014f8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f022 0201 	bic.w	r2, r2, #1
 8001508:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	68b9      	ldr	r1, [r7, #8]
 8001510:	68f8      	ldr	r0, [r7, #12]
 8001512:	f000 f937 	bl	8001784 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800151a:	2b00      	cmp	r3, #0
 800151c:	d008      	beq.n	8001530 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f042 020e 	orr.w	r2, r2, #14
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	e00f      	b.n	8001550 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f022 0204 	bic.w	r2, r2, #4
 800153e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f042 020a 	orr.w	r2, r2, #10
 800154e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f042 0201 	orr.w	r2, r2, #1
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	e005      	b.n	800156e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	2200      	movs	r2, #0
 8001566:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800156a:	2302      	movs	r3, #2
 800156c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800156e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001570:	4618      	mov	r0, r3
 8001572:	3718      	adds	r7, #24
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001594:	2204      	movs	r2, #4
 8001596:	409a      	lsls	r2, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	4013      	ands	r3, r2
 800159c:	2b00      	cmp	r3, #0
 800159e:	d04f      	beq.n	8001640 <HAL_DMA_IRQHandler+0xc8>
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	f003 0304 	and.w	r3, r3, #4
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d04a      	beq.n	8001640 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0320 	and.w	r3, r3, #32
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d107      	bne.n	80015c8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f022 0204 	bic.w	r2, r2, #4
 80015c6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a66      	ldr	r2, [pc, #408]	@ (8001768 <HAL_DMA_IRQHandler+0x1f0>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d029      	beq.n	8001626 <HAL_DMA_IRQHandler+0xae>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a65      	ldr	r2, [pc, #404]	@ (800176c <HAL_DMA_IRQHandler+0x1f4>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d022      	beq.n	8001622 <HAL_DMA_IRQHandler+0xaa>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a63      	ldr	r2, [pc, #396]	@ (8001770 <HAL_DMA_IRQHandler+0x1f8>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d01a      	beq.n	800161c <HAL_DMA_IRQHandler+0xa4>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a62      	ldr	r2, [pc, #392]	@ (8001774 <HAL_DMA_IRQHandler+0x1fc>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d012      	beq.n	8001616 <HAL_DMA_IRQHandler+0x9e>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a60      	ldr	r2, [pc, #384]	@ (8001778 <HAL_DMA_IRQHandler+0x200>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d00a      	beq.n	8001610 <HAL_DMA_IRQHandler+0x98>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a5f      	ldr	r2, [pc, #380]	@ (800177c <HAL_DMA_IRQHandler+0x204>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d102      	bne.n	800160a <HAL_DMA_IRQHandler+0x92>
 8001604:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001608:	e00e      	b.n	8001628 <HAL_DMA_IRQHandler+0xb0>
 800160a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800160e:	e00b      	b.n	8001628 <HAL_DMA_IRQHandler+0xb0>
 8001610:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001614:	e008      	b.n	8001628 <HAL_DMA_IRQHandler+0xb0>
 8001616:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800161a:	e005      	b.n	8001628 <HAL_DMA_IRQHandler+0xb0>
 800161c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001620:	e002      	b.n	8001628 <HAL_DMA_IRQHandler+0xb0>
 8001622:	2340      	movs	r3, #64	@ 0x40
 8001624:	e000      	b.n	8001628 <HAL_DMA_IRQHandler+0xb0>
 8001626:	2304      	movs	r3, #4
 8001628:	4a55      	ldr	r2, [pc, #340]	@ (8001780 <HAL_DMA_IRQHandler+0x208>)
 800162a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001630:	2b00      	cmp	r3, #0
 8001632:	f000 8094 	beq.w	800175e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800163e:	e08e      	b.n	800175e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001644:	2202      	movs	r2, #2
 8001646:	409a      	lsls	r2, r3
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	4013      	ands	r3, r2
 800164c:	2b00      	cmp	r3, #0
 800164e:	d056      	beq.n	80016fe <HAL_DMA_IRQHandler+0x186>
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	2b00      	cmp	r3, #0
 8001658:	d051      	beq.n	80016fe <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f003 0320 	and.w	r3, r3, #32
 8001664:	2b00      	cmp	r3, #0
 8001666:	d10b      	bne.n	8001680 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f022 020a 	bic.w	r2, r2, #10
 8001676:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2201      	movs	r2, #1
 800167c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a38      	ldr	r2, [pc, #224]	@ (8001768 <HAL_DMA_IRQHandler+0x1f0>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d029      	beq.n	80016de <HAL_DMA_IRQHandler+0x166>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a37      	ldr	r2, [pc, #220]	@ (800176c <HAL_DMA_IRQHandler+0x1f4>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d022      	beq.n	80016da <HAL_DMA_IRQHandler+0x162>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a35      	ldr	r2, [pc, #212]	@ (8001770 <HAL_DMA_IRQHandler+0x1f8>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d01a      	beq.n	80016d4 <HAL_DMA_IRQHandler+0x15c>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a34      	ldr	r2, [pc, #208]	@ (8001774 <HAL_DMA_IRQHandler+0x1fc>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d012      	beq.n	80016ce <HAL_DMA_IRQHandler+0x156>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a32      	ldr	r2, [pc, #200]	@ (8001778 <HAL_DMA_IRQHandler+0x200>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d00a      	beq.n	80016c8 <HAL_DMA_IRQHandler+0x150>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a31      	ldr	r2, [pc, #196]	@ (800177c <HAL_DMA_IRQHandler+0x204>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d102      	bne.n	80016c2 <HAL_DMA_IRQHandler+0x14a>
 80016bc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80016c0:	e00e      	b.n	80016e0 <HAL_DMA_IRQHandler+0x168>
 80016c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80016c6:	e00b      	b.n	80016e0 <HAL_DMA_IRQHandler+0x168>
 80016c8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80016cc:	e008      	b.n	80016e0 <HAL_DMA_IRQHandler+0x168>
 80016ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016d2:	e005      	b.n	80016e0 <HAL_DMA_IRQHandler+0x168>
 80016d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016d8:	e002      	b.n	80016e0 <HAL_DMA_IRQHandler+0x168>
 80016da:	2320      	movs	r3, #32
 80016dc:	e000      	b.n	80016e0 <HAL_DMA_IRQHandler+0x168>
 80016de:	2302      	movs	r3, #2
 80016e0:	4a27      	ldr	r2, [pc, #156]	@ (8001780 <HAL_DMA_IRQHandler+0x208>)
 80016e2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d034      	beq.n	800175e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80016fc:	e02f      	b.n	800175e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001702:	2208      	movs	r2, #8
 8001704:	409a      	lsls	r2, r3
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	4013      	ands	r3, r2
 800170a:	2b00      	cmp	r3, #0
 800170c:	d028      	beq.n	8001760 <HAL_DMA_IRQHandler+0x1e8>
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	f003 0308 	and.w	r3, r3, #8
 8001714:	2b00      	cmp	r3, #0
 8001716:	d023      	beq.n	8001760 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f022 020e 	bic.w	r2, r2, #14
 8001726:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001730:	2101      	movs	r1, #1
 8001732:	fa01 f202 	lsl.w	r2, r1, r2
 8001736:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2201      	movs	r2, #1
 800173c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2201      	movs	r2, #1
 8001742:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2200      	movs	r2, #0
 800174a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	2b00      	cmp	r3, #0
 8001754:	d004      	beq.n	8001760 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	4798      	blx	r3
    }
  }
  return;
 800175e:	bf00      	nop
 8001760:	bf00      	nop
}
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40020008 	.word	0x40020008
 800176c:	4002001c 	.word	0x4002001c
 8001770:	40020030 	.word	0x40020030
 8001774:	40020044 	.word	0x40020044
 8001778:	40020058 	.word	0x40020058
 800177c:	4002006c 	.word	0x4002006c
 8001780:	40020000 	.word	0x40020000

08001784 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	607a      	str	r2, [r7, #4]
 8001790:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800179a:	2101      	movs	r1, #1
 800179c:	fa01 f202 	lsl.w	r2, r1, r2
 80017a0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	683a      	ldr	r2, [r7, #0]
 80017a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	2b10      	cmp	r3, #16
 80017b0:	d108      	bne.n	80017c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	68ba      	ldr	r2, [r7, #8]
 80017c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80017c2:	e007      	b.n	80017d4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	68ba      	ldr	r2, [r7, #8]
 80017ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	60da      	str	r2, [r3, #12]
}
 80017d4:	bf00      	nop
 80017d6:	3714      	adds	r7, #20
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr
	...

080017e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b08b      	sub	sp, #44	@ 0x2c
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017ea:	2300      	movs	r3, #0
 80017ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017ee:	2300      	movs	r3, #0
 80017f0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017f2:	e169      	b.n	8001ac8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017f4:	2201      	movs	r2, #1
 80017f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	69fa      	ldr	r2, [r7, #28]
 8001804:	4013      	ands	r3, r2
 8001806:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001808:	69ba      	ldr	r2, [r7, #24]
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	429a      	cmp	r2, r3
 800180e:	f040 8158 	bne.w	8001ac2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	4a9a      	ldr	r2, [pc, #616]	@ (8001a80 <HAL_GPIO_Init+0x2a0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d05e      	beq.n	80018da <HAL_GPIO_Init+0xfa>
 800181c:	4a98      	ldr	r2, [pc, #608]	@ (8001a80 <HAL_GPIO_Init+0x2a0>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d875      	bhi.n	800190e <HAL_GPIO_Init+0x12e>
 8001822:	4a98      	ldr	r2, [pc, #608]	@ (8001a84 <HAL_GPIO_Init+0x2a4>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d058      	beq.n	80018da <HAL_GPIO_Init+0xfa>
 8001828:	4a96      	ldr	r2, [pc, #600]	@ (8001a84 <HAL_GPIO_Init+0x2a4>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d86f      	bhi.n	800190e <HAL_GPIO_Init+0x12e>
 800182e:	4a96      	ldr	r2, [pc, #600]	@ (8001a88 <HAL_GPIO_Init+0x2a8>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d052      	beq.n	80018da <HAL_GPIO_Init+0xfa>
 8001834:	4a94      	ldr	r2, [pc, #592]	@ (8001a88 <HAL_GPIO_Init+0x2a8>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d869      	bhi.n	800190e <HAL_GPIO_Init+0x12e>
 800183a:	4a94      	ldr	r2, [pc, #592]	@ (8001a8c <HAL_GPIO_Init+0x2ac>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d04c      	beq.n	80018da <HAL_GPIO_Init+0xfa>
 8001840:	4a92      	ldr	r2, [pc, #584]	@ (8001a8c <HAL_GPIO_Init+0x2ac>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d863      	bhi.n	800190e <HAL_GPIO_Init+0x12e>
 8001846:	4a92      	ldr	r2, [pc, #584]	@ (8001a90 <HAL_GPIO_Init+0x2b0>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d046      	beq.n	80018da <HAL_GPIO_Init+0xfa>
 800184c:	4a90      	ldr	r2, [pc, #576]	@ (8001a90 <HAL_GPIO_Init+0x2b0>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d85d      	bhi.n	800190e <HAL_GPIO_Init+0x12e>
 8001852:	2b12      	cmp	r3, #18
 8001854:	d82a      	bhi.n	80018ac <HAL_GPIO_Init+0xcc>
 8001856:	2b12      	cmp	r3, #18
 8001858:	d859      	bhi.n	800190e <HAL_GPIO_Init+0x12e>
 800185a:	a201      	add	r2, pc, #4	@ (adr r2, 8001860 <HAL_GPIO_Init+0x80>)
 800185c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001860:	080018db 	.word	0x080018db
 8001864:	080018b5 	.word	0x080018b5
 8001868:	080018c7 	.word	0x080018c7
 800186c:	08001909 	.word	0x08001909
 8001870:	0800190f 	.word	0x0800190f
 8001874:	0800190f 	.word	0x0800190f
 8001878:	0800190f 	.word	0x0800190f
 800187c:	0800190f 	.word	0x0800190f
 8001880:	0800190f 	.word	0x0800190f
 8001884:	0800190f 	.word	0x0800190f
 8001888:	0800190f 	.word	0x0800190f
 800188c:	0800190f 	.word	0x0800190f
 8001890:	0800190f 	.word	0x0800190f
 8001894:	0800190f 	.word	0x0800190f
 8001898:	0800190f 	.word	0x0800190f
 800189c:	0800190f 	.word	0x0800190f
 80018a0:	0800190f 	.word	0x0800190f
 80018a4:	080018bd 	.word	0x080018bd
 80018a8:	080018d1 	.word	0x080018d1
 80018ac:	4a79      	ldr	r2, [pc, #484]	@ (8001a94 <HAL_GPIO_Init+0x2b4>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d013      	beq.n	80018da <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018b2:	e02c      	b.n	800190e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	623b      	str	r3, [r7, #32]
          break;
 80018ba:	e029      	b.n	8001910 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	3304      	adds	r3, #4
 80018c2:	623b      	str	r3, [r7, #32]
          break;
 80018c4:	e024      	b.n	8001910 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	3308      	adds	r3, #8
 80018cc:	623b      	str	r3, [r7, #32]
          break;
 80018ce:	e01f      	b.n	8001910 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	330c      	adds	r3, #12
 80018d6:	623b      	str	r3, [r7, #32]
          break;
 80018d8:	e01a      	b.n	8001910 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d102      	bne.n	80018e8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018e2:	2304      	movs	r3, #4
 80018e4:	623b      	str	r3, [r7, #32]
          break;
 80018e6:	e013      	b.n	8001910 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d105      	bne.n	80018fc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018f0:	2308      	movs	r3, #8
 80018f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	69fa      	ldr	r2, [r7, #28]
 80018f8:	611a      	str	r2, [r3, #16]
          break;
 80018fa:	e009      	b.n	8001910 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018fc:	2308      	movs	r3, #8
 80018fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	69fa      	ldr	r2, [r7, #28]
 8001904:	615a      	str	r2, [r3, #20]
          break;
 8001906:	e003      	b.n	8001910 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001908:	2300      	movs	r3, #0
 800190a:	623b      	str	r3, [r7, #32]
          break;
 800190c:	e000      	b.n	8001910 <HAL_GPIO_Init+0x130>
          break;
 800190e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	2bff      	cmp	r3, #255	@ 0xff
 8001914:	d801      	bhi.n	800191a <HAL_GPIO_Init+0x13a>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	e001      	b.n	800191e <HAL_GPIO_Init+0x13e>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	3304      	adds	r3, #4
 800191e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	2bff      	cmp	r3, #255	@ 0xff
 8001924:	d802      	bhi.n	800192c <HAL_GPIO_Init+0x14c>
 8001926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001928:	009b      	lsls	r3, r3, #2
 800192a:	e002      	b.n	8001932 <HAL_GPIO_Init+0x152>
 800192c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192e:	3b08      	subs	r3, #8
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	210f      	movs	r1, #15
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	fa01 f303 	lsl.w	r3, r1, r3
 8001940:	43db      	mvns	r3, r3
 8001942:	401a      	ands	r2, r3
 8001944:	6a39      	ldr	r1, [r7, #32]
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	fa01 f303 	lsl.w	r3, r1, r3
 800194c:	431a      	orrs	r2, r3
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800195a:	2b00      	cmp	r3, #0
 800195c:	f000 80b1 	beq.w	8001ac2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001960:	4b4d      	ldr	r3, [pc, #308]	@ (8001a98 <HAL_GPIO_Init+0x2b8>)
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	4a4c      	ldr	r2, [pc, #304]	@ (8001a98 <HAL_GPIO_Init+0x2b8>)
 8001966:	f043 0301 	orr.w	r3, r3, #1
 800196a:	6193      	str	r3, [r2, #24]
 800196c:	4b4a      	ldr	r3, [pc, #296]	@ (8001a98 <HAL_GPIO_Init+0x2b8>)
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	f003 0301 	and.w	r3, r3, #1
 8001974:	60bb      	str	r3, [r7, #8]
 8001976:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001978:	4a48      	ldr	r2, [pc, #288]	@ (8001a9c <HAL_GPIO_Init+0x2bc>)
 800197a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800197c:	089b      	lsrs	r3, r3, #2
 800197e:	3302      	adds	r3, #2
 8001980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001984:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001988:	f003 0303 	and.w	r3, r3, #3
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	220f      	movs	r2, #15
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	43db      	mvns	r3, r3
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	4013      	ands	r3, r2
 800199a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4a40      	ldr	r2, [pc, #256]	@ (8001aa0 <HAL_GPIO_Init+0x2c0>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d013      	beq.n	80019cc <HAL_GPIO_Init+0x1ec>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a3f      	ldr	r2, [pc, #252]	@ (8001aa4 <HAL_GPIO_Init+0x2c4>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d00d      	beq.n	80019c8 <HAL_GPIO_Init+0x1e8>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a3e      	ldr	r2, [pc, #248]	@ (8001aa8 <HAL_GPIO_Init+0x2c8>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d007      	beq.n	80019c4 <HAL_GPIO_Init+0x1e4>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a3d      	ldr	r2, [pc, #244]	@ (8001aac <HAL_GPIO_Init+0x2cc>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d101      	bne.n	80019c0 <HAL_GPIO_Init+0x1e0>
 80019bc:	2303      	movs	r3, #3
 80019be:	e006      	b.n	80019ce <HAL_GPIO_Init+0x1ee>
 80019c0:	2304      	movs	r3, #4
 80019c2:	e004      	b.n	80019ce <HAL_GPIO_Init+0x1ee>
 80019c4:	2302      	movs	r3, #2
 80019c6:	e002      	b.n	80019ce <HAL_GPIO_Init+0x1ee>
 80019c8:	2301      	movs	r3, #1
 80019ca:	e000      	b.n	80019ce <HAL_GPIO_Init+0x1ee>
 80019cc:	2300      	movs	r3, #0
 80019ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019d0:	f002 0203 	and.w	r2, r2, #3
 80019d4:	0092      	lsls	r2, r2, #2
 80019d6:	4093      	lsls	r3, r2
 80019d8:	68fa      	ldr	r2, [r7, #12]
 80019da:	4313      	orrs	r3, r2
 80019dc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019de:	492f      	ldr	r1, [pc, #188]	@ (8001a9c <HAL_GPIO_Init+0x2bc>)
 80019e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e2:	089b      	lsrs	r3, r3, #2
 80019e4:	3302      	adds	r3, #2
 80019e6:	68fa      	ldr	r2, [r7, #12]
 80019e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d006      	beq.n	8001a06 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019f8:	4b2d      	ldr	r3, [pc, #180]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	492c      	ldr	r1, [pc, #176]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	608b      	str	r3, [r1, #8]
 8001a04:	e006      	b.n	8001a14 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a06:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 8001a08:	689a      	ldr	r2, [r3, #8]
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	4928      	ldr	r1, [pc, #160]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 8001a10:	4013      	ands	r3, r2
 8001a12:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d006      	beq.n	8001a2e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a20:	4b23      	ldr	r3, [pc, #140]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 8001a22:	68da      	ldr	r2, [r3, #12]
 8001a24:	4922      	ldr	r1, [pc, #136]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	60cb      	str	r3, [r1, #12]
 8001a2c:	e006      	b.n	8001a3c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a2e:	4b20      	ldr	r3, [pc, #128]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 8001a30:	68da      	ldr	r2, [r3, #12]
 8001a32:	69bb      	ldr	r3, [r7, #24]
 8001a34:	43db      	mvns	r3, r3
 8001a36:	491e      	ldr	r1, [pc, #120]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 8001a38:	4013      	ands	r3, r2
 8001a3a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d006      	beq.n	8001a56 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a48:	4b19      	ldr	r3, [pc, #100]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 8001a4a:	685a      	ldr	r2, [r3, #4]
 8001a4c:	4918      	ldr	r1, [pc, #96]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 8001a4e:	69bb      	ldr	r3, [r7, #24]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	604b      	str	r3, [r1, #4]
 8001a54:	e006      	b.n	8001a64 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a56:	4b16      	ldr	r3, [pc, #88]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 8001a58:	685a      	ldr	r2, [r3, #4]
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	43db      	mvns	r3, r3
 8001a5e:	4914      	ldr	r1, [pc, #80]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 8001a60:	4013      	ands	r3, r2
 8001a62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d021      	beq.n	8001ab4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a70:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	490e      	ldr	r1, [pc, #56]	@ (8001ab0 <HAL_GPIO_Init+0x2d0>)
 8001a76:	69bb      	ldr	r3, [r7, #24]
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	600b      	str	r3, [r1, #0]
 8001a7c:	e021      	b.n	8001ac2 <HAL_GPIO_Init+0x2e2>
 8001a7e:	bf00      	nop
 8001a80:	10320000 	.word	0x10320000
 8001a84:	10310000 	.word	0x10310000
 8001a88:	10220000 	.word	0x10220000
 8001a8c:	10210000 	.word	0x10210000
 8001a90:	10120000 	.word	0x10120000
 8001a94:	10110000 	.word	0x10110000
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	40010000 	.word	0x40010000
 8001aa0:	40010800 	.word	0x40010800
 8001aa4:	40010c00 	.word	0x40010c00
 8001aa8:	40011000 	.word	0x40011000
 8001aac:	40011400 	.word	0x40011400
 8001ab0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae4 <HAL_GPIO_Init+0x304>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	43db      	mvns	r3, r3
 8001abc:	4909      	ldr	r1, [pc, #36]	@ (8001ae4 <HAL_GPIO_Init+0x304>)
 8001abe:	4013      	ands	r3, r2
 8001ac0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ace:	fa22 f303 	lsr.w	r3, r2, r3
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f47f ae8e 	bne.w	80017f4 <HAL_GPIO_Init+0x14>
  }
}
 8001ad8:	bf00      	nop
 8001ada:	bf00      	nop
 8001adc:	372c      	adds	r7, #44	@ 0x2c
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bc80      	pop	{r7}
 8001ae2:	4770      	bx	lr
 8001ae4:	40010400 	.word	0x40010400

08001ae8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	460b      	mov	r3, r1
 8001af2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689a      	ldr	r2, [r3, #8]
 8001af8:	887b      	ldrh	r3, [r7, #2]
 8001afa:	4013      	ands	r3, r2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d002      	beq.n	8001b06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b00:	2301      	movs	r3, #1
 8001b02:	73fb      	strb	r3, [r7, #15]
 8001b04:	e001      	b.n	8001b0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b06:	2300      	movs	r3, #0
 8001b08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr

08001b16 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b16:	b480      	push	{r7}
 8001b18:	b083      	sub	sp, #12
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
 8001b1e:	460b      	mov	r3, r1
 8001b20:	807b      	strh	r3, [r7, #2]
 8001b22:	4613      	mov	r3, r2
 8001b24:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b26:	787b      	ldrb	r3, [r7, #1]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d003      	beq.n	8001b34 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b2c:	887a      	ldrh	r2, [r7, #2]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b32:	e003      	b.n	8001b3c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b34:	887b      	ldrh	r3, [r7, #2]
 8001b36:	041a      	lsls	r2, r3, #16
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	611a      	str	r2, [r3, #16]
}
 8001b3c:	bf00      	nop
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bc80      	pop	{r7}
 8001b44:	4770      	bx	lr
	...

08001b48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e272      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 8087 	beq.w	8001c76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b68:	4b92      	ldr	r3, [pc, #584]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f003 030c 	and.w	r3, r3, #12
 8001b70:	2b04      	cmp	r3, #4
 8001b72:	d00c      	beq.n	8001b8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b74:	4b8f      	ldr	r3, [pc, #572]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f003 030c 	and.w	r3, r3, #12
 8001b7c:	2b08      	cmp	r3, #8
 8001b7e:	d112      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x5e>
 8001b80:	4b8c      	ldr	r3, [pc, #560]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b8c:	d10b      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b8e:	4b89      	ldr	r3, [pc, #548]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d06c      	beq.n	8001c74 <HAL_RCC_OscConfig+0x12c>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d168      	bne.n	8001c74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e24c      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bae:	d106      	bne.n	8001bbe <HAL_RCC_OscConfig+0x76>
 8001bb0:	4b80      	ldr	r3, [pc, #512]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a7f      	ldr	r2, [pc, #508]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bba:	6013      	str	r3, [r2, #0]
 8001bbc:	e02e      	b.n	8001c1c <HAL_RCC_OscConfig+0xd4>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d10c      	bne.n	8001be0 <HAL_RCC_OscConfig+0x98>
 8001bc6:	4b7b      	ldr	r3, [pc, #492]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a7a      	ldr	r2, [pc, #488]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bd0:	6013      	str	r3, [r2, #0]
 8001bd2:	4b78      	ldr	r3, [pc, #480]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a77      	ldr	r2, [pc, #476]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bdc:	6013      	str	r3, [r2, #0]
 8001bde:	e01d      	b.n	8001c1c <HAL_RCC_OscConfig+0xd4>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001be8:	d10c      	bne.n	8001c04 <HAL_RCC_OscConfig+0xbc>
 8001bea:	4b72      	ldr	r3, [pc, #456]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a71      	ldr	r2, [pc, #452]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bf4:	6013      	str	r3, [r2, #0]
 8001bf6:	4b6f      	ldr	r3, [pc, #444]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a6e      	ldr	r2, [pc, #440]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c00:	6013      	str	r3, [r2, #0]
 8001c02:	e00b      	b.n	8001c1c <HAL_RCC_OscConfig+0xd4>
 8001c04:	4b6b      	ldr	r3, [pc, #428]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a6a      	ldr	r2, [pc, #424]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c0e:	6013      	str	r3, [r2, #0]
 8001c10:	4b68      	ldr	r3, [pc, #416]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a67      	ldr	r2, [pc, #412]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d013      	beq.n	8001c4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c24:	f7ff fab2 	bl	800118c <HAL_GetTick>
 8001c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c2a:	e008      	b.n	8001c3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c2c:	f7ff faae 	bl	800118c <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b64      	cmp	r3, #100	@ 0x64
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e200      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c3e:	4b5d      	ldr	r3, [pc, #372]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d0f0      	beq.n	8001c2c <HAL_RCC_OscConfig+0xe4>
 8001c4a:	e014      	b.n	8001c76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4c:	f7ff fa9e 	bl	800118c <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c54:	f7ff fa9a 	bl	800118c <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b64      	cmp	r3, #100	@ 0x64
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e1ec      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c66:	4b53      	ldr	r3, [pc, #332]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1f0      	bne.n	8001c54 <HAL_RCC_OscConfig+0x10c>
 8001c72:	e000      	b.n	8001c76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d063      	beq.n	8001d4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c82:	4b4c      	ldr	r3, [pc, #304]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f003 030c 	and.w	r3, r3, #12
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d00b      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c8e:	4b49      	ldr	r3, [pc, #292]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f003 030c 	and.w	r3, r3, #12
 8001c96:	2b08      	cmp	r3, #8
 8001c98:	d11c      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x18c>
 8001c9a:	4b46      	ldr	r3, [pc, #280]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d116      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ca6:	4b43      	ldr	r3, [pc, #268]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d005      	beq.n	8001cbe <HAL_RCC_OscConfig+0x176>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	691b      	ldr	r3, [r3, #16]
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d001      	beq.n	8001cbe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e1c0      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cbe:	4b3d      	ldr	r3, [pc, #244]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	4939      	ldr	r1, [pc, #228]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cd2:	e03a      	b.n	8001d4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	691b      	ldr	r3, [r3, #16]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d020      	beq.n	8001d1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cdc:	4b36      	ldr	r3, [pc, #216]	@ (8001db8 <HAL_RCC_OscConfig+0x270>)
 8001cde:	2201      	movs	r2, #1
 8001ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce2:	f7ff fa53 	bl	800118c <HAL_GetTick>
 8001ce6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce8:	e008      	b.n	8001cfc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cea:	f7ff fa4f 	bl	800118c <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e1a1      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cfc:	4b2d      	ldr	r3, [pc, #180]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d0f0      	beq.n	8001cea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d08:	4b2a      	ldr	r3, [pc, #168]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	695b      	ldr	r3, [r3, #20]
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	4927      	ldr	r1, [pc, #156]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	600b      	str	r3, [r1, #0]
 8001d1c:	e015      	b.n	8001d4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d1e:	4b26      	ldr	r3, [pc, #152]	@ (8001db8 <HAL_RCC_OscConfig+0x270>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d24:	f7ff fa32 	bl	800118c <HAL_GetTick>
 8001d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d2a:	e008      	b.n	8001d3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d2c:	f7ff fa2e 	bl	800118c <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e180      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1f0      	bne.n	8001d2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0308 	and.w	r3, r3, #8
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d03a      	beq.n	8001dcc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d019      	beq.n	8001d92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d5e:	4b17      	ldr	r3, [pc, #92]	@ (8001dbc <HAL_RCC_OscConfig+0x274>)
 8001d60:	2201      	movs	r2, #1
 8001d62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d64:	f7ff fa12 	bl	800118c <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d6c:	f7ff fa0e 	bl	800118c <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e160      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d0f0      	beq.n	8001d6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d8a:	2001      	movs	r0, #1
 8001d8c:	f000 fa9c 	bl	80022c8 <RCC_Delay>
 8001d90:	e01c      	b.n	8001dcc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d92:	4b0a      	ldr	r3, [pc, #40]	@ (8001dbc <HAL_RCC_OscConfig+0x274>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d98:	f7ff f9f8 	bl	800118c <HAL_GetTick>
 8001d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d9e:	e00f      	b.n	8001dc0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001da0:	f7ff f9f4 	bl	800118c <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d908      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001dae:	2303      	movs	r3, #3
 8001db0:	e146      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
 8001db2:	bf00      	nop
 8001db4:	40021000 	.word	0x40021000
 8001db8:	42420000 	.word	0x42420000
 8001dbc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dc0:	4b92      	ldr	r3, [pc, #584]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1e9      	bne.n	8001da0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	f000 80a6 	beq.w	8001f26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dde:	4b8b      	ldr	r3, [pc, #556]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d10d      	bne.n	8001e06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dea:	4b88      	ldr	r3, [pc, #544]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	4a87      	ldr	r2, [pc, #540]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001df0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001df4:	61d3      	str	r3, [r2, #28]
 8001df6:	4b85      	ldr	r3, [pc, #532]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001df8:	69db      	ldr	r3, [r3, #28]
 8001dfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e02:	2301      	movs	r3, #1
 8001e04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e06:	4b82      	ldr	r3, [pc, #520]	@ (8002010 <HAL_RCC_OscConfig+0x4c8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d118      	bne.n	8001e44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e12:	4b7f      	ldr	r3, [pc, #508]	@ (8002010 <HAL_RCC_OscConfig+0x4c8>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a7e      	ldr	r2, [pc, #504]	@ (8002010 <HAL_RCC_OscConfig+0x4c8>)
 8001e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e1e:	f7ff f9b5 	bl	800118c <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e26:	f7ff f9b1 	bl	800118c <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b64      	cmp	r3, #100	@ 0x64
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e103      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e38:	4b75      	ldr	r3, [pc, #468]	@ (8002010 <HAL_RCC_OscConfig+0x4c8>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d0f0      	beq.n	8001e26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d106      	bne.n	8001e5a <HAL_RCC_OscConfig+0x312>
 8001e4c:	4b6f      	ldr	r3, [pc, #444]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e4e:	6a1b      	ldr	r3, [r3, #32]
 8001e50:	4a6e      	ldr	r2, [pc, #440]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e52:	f043 0301 	orr.w	r3, r3, #1
 8001e56:	6213      	str	r3, [r2, #32]
 8001e58:	e02d      	b.n	8001eb6 <HAL_RCC_OscConfig+0x36e>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10c      	bne.n	8001e7c <HAL_RCC_OscConfig+0x334>
 8001e62:	4b6a      	ldr	r3, [pc, #424]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e64:	6a1b      	ldr	r3, [r3, #32]
 8001e66:	4a69      	ldr	r2, [pc, #420]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e68:	f023 0301 	bic.w	r3, r3, #1
 8001e6c:	6213      	str	r3, [r2, #32]
 8001e6e:	4b67      	ldr	r3, [pc, #412]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e70:	6a1b      	ldr	r3, [r3, #32]
 8001e72:	4a66      	ldr	r2, [pc, #408]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e74:	f023 0304 	bic.w	r3, r3, #4
 8001e78:	6213      	str	r3, [r2, #32]
 8001e7a:	e01c      	b.n	8001eb6 <HAL_RCC_OscConfig+0x36e>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	2b05      	cmp	r3, #5
 8001e82:	d10c      	bne.n	8001e9e <HAL_RCC_OscConfig+0x356>
 8001e84:	4b61      	ldr	r3, [pc, #388]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	4a60      	ldr	r2, [pc, #384]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e8a:	f043 0304 	orr.w	r3, r3, #4
 8001e8e:	6213      	str	r3, [r2, #32]
 8001e90:	4b5e      	ldr	r3, [pc, #376]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e92:	6a1b      	ldr	r3, [r3, #32]
 8001e94:	4a5d      	ldr	r2, [pc, #372]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e96:	f043 0301 	orr.w	r3, r3, #1
 8001e9a:	6213      	str	r3, [r2, #32]
 8001e9c:	e00b      	b.n	8001eb6 <HAL_RCC_OscConfig+0x36e>
 8001e9e:	4b5b      	ldr	r3, [pc, #364]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001ea0:	6a1b      	ldr	r3, [r3, #32]
 8001ea2:	4a5a      	ldr	r2, [pc, #360]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001ea4:	f023 0301 	bic.w	r3, r3, #1
 8001ea8:	6213      	str	r3, [r2, #32]
 8001eaa:	4b58      	ldr	r3, [pc, #352]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001eac:	6a1b      	ldr	r3, [r3, #32]
 8001eae:	4a57      	ldr	r2, [pc, #348]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001eb0:	f023 0304 	bic.w	r3, r3, #4
 8001eb4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d015      	beq.n	8001eea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ebe:	f7ff f965 	bl	800118c <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ec4:	e00a      	b.n	8001edc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ec6:	f7ff f961 	bl	800118c <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d901      	bls.n	8001edc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e0b1      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001edc:	4b4b      	ldr	r3, [pc, #300]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001ede:	6a1b      	ldr	r3, [r3, #32]
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d0ee      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x37e>
 8001ee8:	e014      	b.n	8001f14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eea:	f7ff f94f 	bl	800118c <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef0:	e00a      	b.n	8001f08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ef2:	f7ff f94b 	bl	800118c <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d901      	bls.n	8001f08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e09b      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f08:	4b40      	ldr	r3, [pc, #256]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f0a:	6a1b      	ldr	r3, [r3, #32]
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d1ee      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f14:	7dfb      	ldrb	r3, [r7, #23]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d105      	bne.n	8001f26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f1a:	4b3c      	ldr	r3, [pc, #240]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f1c:	69db      	ldr	r3, [r3, #28]
 8001f1e:	4a3b      	ldr	r2, [pc, #236]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 8087 	beq.w	800203e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f30:	4b36      	ldr	r3, [pc, #216]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f003 030c 	and.w	r3, r3, #12
 8001f38:	2b08      	cmp	r3, #8
 8001f3a:	d061      	beq.n	8002000 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	69db      	ldr	r3, [r3, #28]
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d146      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f44:	4b33      	ldr	r3, [pc, #204]	@ (8002014 <HAL_RCC_OscConfig+0x4cc>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4a:	f7ff f91f 	bl	800118c <HAL_GetTick>
 8001f4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f50:	e008      	b.n	8001f64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f52:	f7ff f91b 	bl	800118c <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e06d      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f64:	4b29      	ldr	r3, [pc, #164]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d1f0      	bne.n	8001f52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6a1b      	ldr	r3, [r3, #32]
 8001f74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f78:	d108      	bne.n	8001f8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f7a:	4b24      	ldr	r3, [pc, #144]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	4921      	ldr	r1, [pc, #132]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a19      	ldr	r1, [r3, #32]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f9c:	430b      	orrs	r3, r1
 8001f9e:	491b      	ldr	r1, [pc, #108]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8002014 <HAL_RCC_OscConfig+0x4cc>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001faa:	f7ff f8ef 	bl	800118c <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fb2:	f7ff f8eb 	bl	800118c <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e03d      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fc4:	4b11      	ldr	r3, [pc, #68]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d0f0      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x46a>
 8001fd0:	e035      	b.n	800203e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fd2:	4b10      	ldr	r3, [pc, #64]	@ (8002014 <HAL_RCC_OscConfig+0x4cc>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd8:	f7ff f8d8 	bl	800118c <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fe0:	f7ff f8d4 	bl	800118c <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e026      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ff2:	4b06      	ldr	r3, [pc, #24]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f0      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x498>
 8001ffe:	e01e      	b.n	800203e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69db      	ldr	r3, [r3, #28]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d107      	bne.n	8002018 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e019      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
 800200c:	40021000 	.word	0x40021000
 8002010:	40007000 	.word	0x40007000
 8002014:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002018:	4b0b      	ldr	r3, [pc, #44]	@ (8002048 <HAL_RCC_OscConfig+0x500>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	429a      	cmp	r2, r3
 800202a:	d106      	bne.n	800203a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002036:	429a      	cmp	r2, r3
 8002038:	d001      	beq.n	800203e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e000      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3718      	adds	r7, #24
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40021000 	.word	0x40021000

0800204c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d101      	bne.n	8002060 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e0d0      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002060:	4b6a      	ldr	r3, [pc, #424]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	683a      	ldr	r2, [r7, #0]
 800206a:	429a      	cmp	r2, r3
 800206c:	d910      	bls.n	8002090 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800206e:	4b67      	ldr	r3, [pc, #412]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f023 0207 	bic.w	r2, r3, #7
 8002076:	4965      	ldr	r1, [pc, #404]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	4313      	orrs	r3, r2
 800207c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800207e:	4b63      	ldr	r3, [pc, #396]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	429a      	cmp	r2, r3
 800208a:	d001      	beq.n	8002090 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e0b8      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d020      	beq.n	80020de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d005      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020a8:	4b59      	ldr	r3, [pc, #356]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	4a58      	ldr	r2, [pc, #352]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80020b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0308 	and.w	r3, r3, #8
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d005      	beq.n	80020cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020c0:	4b53      	ldr	r3, [pc, #332]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	4a52      	ldr	r2, [pc, #328]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80020ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020cc:	4b50      	ldr	r3, [pc, #320]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	494d      	ldr	r1, [pc, #308]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020da:	4313      	orrs	r3, r2
 80020dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d040      	beq.n	800216c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d107      	bne.n	8002102 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f2:	4b47      	ldr	r3, [pc, #284]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d115      	bne.n	800212a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e07f      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	2b02      	cmp	r3, #2
 8002108:	d107      	bne.n	800211a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800210a:	4b41      	ldr	r3, [pc, #260]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d109      	bne.n	800212a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e073      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800211a:	4b3d      	ldr	r3, [pc, #244]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e06b      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800212a:	4b39      	ldr	r3, [pc, #228]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f023 0203 	bic.w	r2, r3, #3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	4936      	ldr	r1, [pc, #216]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 8002138:	4313      	orrs	r3, r2
 800213a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800213c:	f7ff f826 	bl	800118c <HAL_GetTick>
 8002140:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002142:	e00a      	b.n	800215a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002144:	f7ff f822 	bl	800118c <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002152:	4293      	cmp	r3, r2
 8002154:	d901      	bls.n	800215a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e053      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800215a:	4b2d      	ldr	r3, [pc, #180]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f003 020c 	and.w	r2, r3, #12
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	429a      	cmp	r2, r3
 800216a:	d1eb      	bne.n	8002144 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800216c:	4b27      	ldr	r3, [pc, #156]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0307 	and.w	r3, r3, #7
 8002174:	683a      	ldr	r2, [r7, #0]
 8002176:	429a      	cmp	r2, r3
 8002178:	d210      	bcs.n	800219c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800217a:	4b24      	ldr	r3, [pc, #144]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f023 0207 	bic.w	r2, r3, #7
 8002182:	4922      	ldr	r1, [pc, #136]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	4313      	orrs	r3, r2
 8002188:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800218a:	4b20      	ldr	r3, [pc, #128]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	429a      	cmp	r2, r3
 8002196:	d001      	beq.n	800219c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e032      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d008      	beq.n	80021ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021a8:	4b19      	ldr	r3, [pc, #100]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	4916      	ldr	r1, [pc, #88]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0308 	and.w	r3, r3, #8
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d009      	beq.n	80021da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021c6:	4b12      	ldr	r3, [pc, #72]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	490e      	ldr	r1, [pc, #56]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021da:	f000 f821 	bl	8002220 <HAL_RCC_GetSysClockFreq>
 80021de:	4602      	mov	r2, r0
 80021e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	091b      	lsrs	r3, r3, #4
 80021e6:	f003 030f 	and.w	r3, r3, #15
 80021ea:	490a      	ldr	r1, [pc, #40]	@ (8002214 <HAL_RCC_ClockConfig+0x1c8>)
 80021ec:	5ccb      	ldrb	r3, [r1, r3]
 80021ee:	fa22 f303 	lsr.w	r3, r2, r3
 80021f2:	4a09      	ldr	r2, [pc, #36]	@ (8002218 <HAL_RCC_ClockConfig+0x1cc>)
 80021f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021f6:	4b09      	ldr	r3, [pc, #36]	@ (800221c <HAL_RCC_ClockConfig+0x1d0>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7fe ff84 	bl	8001108 <HAL_InitTick>

  return HAL_OK;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40022000 	.word	0x40022000
 8002210:	40021000 	.word	0x40021000
 8002214:	0800ec1c 	.word	0x0800ec1c
 8002218:	2000000c 	.word	0x2000000c
 800221c:	20000010 	.word	0x20000010

08002220 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002220:	b480      	push	{r7}
 8002222:	b087      	sub	sp, #28
 8002224:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002226:	2300      	movs	r3, #0
 8002228:	60fb      	str	r3, [r7, #12]
 800222a:	2300      	movs	r3, #0
 800222c:	60bb      	str	r3, [r7, #8]
 800222e:	2300      	movs	r3, #0
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	2300      	movs	r3, #0
 8002234:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002236:	2300      	movs	r3, #0
 8002238:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800223a:	4b1e      	ldr	r3, [pc, #120]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f003 030c 	and.w	r3, r3, #12
 8002246:	2b04      	cmp	r3, #4
 8002248:	d002      	beq.n	8002250 <HAL_RCC_GetSysClockFreq+0x30>
 800224a:	2b08      	cmp	r3, #8
 800224c:	d003      	beq.n	8002256 <HAL_RCC_GetSysClockFreq+0x36>
 800224e:	e027      	b.n	80022a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002250:	4b19      	ldr	r3, [pc, #100]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002252:	613b      	str	r3, [r7, #16]
      break;
 8002254:	e027      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	0c9b      	lsrs	r3, r3, #18
 800225a:	f003 030f 	and.w	r3, r3, #15
 800225e:	4a17      	ldr	r2, [pc, #92]	@ (80022bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002260:	5cd3      	ldrb	r3, [r2, r3]
 8002262:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d010      	beq.n	8002290 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800226e:	4b11      	ldr	r3, [pc, #68]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	0c5b      	lsrs	r3, r3, #17
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	4a11      	ldr	r2, [pc, #68]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800227a:	5cd3      	ldrb	r3, [r2, r3]
 800227c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a0d      	ldr	r2, [pc, #52]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002282:	fb03 f202 	mul.w	r2, r3, r2
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	fbb2 f3f3 	udiv	r3, r2, r3
 800228c:	617b      	str	r3, [r7, #20]
 800228e:	e004      	b.n	800229a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a0c      	ldr	r2, [pc, #48]	@ (80022c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002294:	fb02 f303 	mul.w	r3, r2, r3
 8002298:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	613b      	str	r3, [r7, #16]
      break;
 800229e:	e002      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022a0:	4b05      	ldr	r3, [pc, #20]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80022a2:	613b      	str	r3, [r7, #16]
      break;
 80022a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022a6:	693b      	ldr	r3, [r7, #16]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	371c      	adds	r7, #28
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bc80      	pop	{r7}
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	40021000 	.word	0x40021000
 80022b8:	007a1200 	.word	0x007a1200
 80022bc:	0800ec2c 	.word	0x0800ec2c
 80022c0:	0800ec3c 	.word	0x0800ec3c
 80022c4:	003d0900 	.word	0x003d0900

080022c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022d0:	4b0a      	ldr	r3, [pc, #40]	@ (80022fc <RCC_Delay+0x34>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002300 <RCC_Delay+0x38>)
 80022d6:	fba2 2303 	umull	r2, r3, r2, r3
 80022da:	0a5b      	lsrs	r3, r3, #9
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022e4:	bf00      	nop
  }
  while (Delay --);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	1e5a      	subs	r2, r3, #1
 80022ea:	60fa      	str	r2, [r7, #12]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1f9      	bne.n	80022e4 <RCC_Delay+0x1c>
}
 80022f0:	bf00      	nop
 80022f2:	bf00      	nop
 80022f4:	3714      	adds	r7, #20
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr
 80022fc:	2000000c 	.word	0x2000000c
 8002300:	10624dd3 	.word	0x10624dd3

08002304 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e076      	b.n	8002404 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800231a:	2b00      	cmp	r3, #0
 800231c:	d108      	bne.n	8002330 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002326:	d009      	beq.n	800233c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	61da      	str	r2, [r3, #28]
 800232e:	e005      	b.n	800233c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d106      	bne.n	800235c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f7fe fdd8 	bl	8000f0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2202      	movs	r2, #2
 8002360:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002372:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002384:	431a      	orrs	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800238e:	431a      	orrs	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	691b      	ldr	r3, [r3, #16]
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	431a      	orrs	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	431a      	orrs	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023ac:	431a      	orrs	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	69db      	ldr	r3, [r3, #28]
 80023b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80023b6:	431a      	orrs	r2, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a1b      	ldr	r3, [r3, #32]
 80023bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023c0:	ea42 0103 	orr.w	r1, r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	430a      	orrs	r2, r1
 80023d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	0c1a      	lsrs	r2, r3, #16
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f002 0204 	and.w	r2, r2, #4
 80023e2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	69da      	ldr	r2, [r3, #28]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023f2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2201      	movs	r2, #1
 80023fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b088      	sub	sp, #32
 8002410:	af00      	add	r7, sp, #0
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	603b      	str	r3, [r7, #0]
 8002418:	4613      	mov	r3, r2
 800241a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800241c:	f7fe feb6 	bl	800118c <HAL_GetTick>
 8002420:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002422:	88fb      	ldrh	r3, [r7, #6]
 8002424:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800242c:	b2db      	uxtb	r3, r3
 800242e:	2b01      	cmp	r3, #1
 8002430:	d001      	beq.n	8002436 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002432:	2302      	movs	r3, #2
 8002434:	e12a      	b.n	800268c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d002      	beq.n	8002442 <HAL_SPI_Transmit+0x36>
 800243c:	88fb      	ldrh	r3, [r7, #6]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e122      	b.n	800268c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800244c:	2b01      	cmp	r3, #1
 800244e:	d101      	bne.n	8002454 <HAL_SPI_Transmit+0x48>
 8002450:	2302      	movs	r3, #2
 8002452:	e11b      	b.n	800268c <HAL_SPI_Transmit+0x280>
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2201      	movs	r2, #1
 8002458:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2203      	movs	r2, #3
 8002460:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2200      	movs	r2, #0
 8002468:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	68ba      	ldr	r2, [r7, #8]
 800246e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	88fa      	ldrh	r2, [r7, #6]
 8002474:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	88fa      	ldrh	r2, [r7, #6]
 800247a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2200      	movs	r2, #0
 8002480:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2200      	movs	r2, #0
 8002486:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2200      	movs	r2, #0
 800248c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2200      	movs	r2, #0
 8002492:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2200      	movs	r2, #0
 8002498:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024a2:	d10f      	bne.n	80024c4 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024b2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80024c2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024ce:	2b40      	cmp	r3, #64	@ 0x40
 80024d0:	d007      	beq.n	80024e2 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024e0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80024ea:	d152      	bne.n	8002592 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d002      	beq.n	80024fa <HAL_SPI_Transmit+0xee>
 80024f4:	8b7b      	ldrh	r3, [r7, #26]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d145      	bne.n	8002586 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fe:	881a      	ldrh	r2, [r3, #0]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250a:	1c9a      	adds	r2, r3, #2
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002514:	b29b      	uxth	r3, r3
 8002516:	3b01      	subs	r3, #1
 8002518:	b29a      	uxth	r2, r3
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800251e:	e032      	b.n	8002586 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 0302 	and.w	r3, r3, #2
 800252a:	2b02      	cmp	r3, #2
 800252c:	d112      	bne.n	8002554 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002532:	881a      	ldrh	r2, [r3, #0]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253e:	1c9a      	adds	r2, r3, #2
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002548:	b29b      	uxth	r3, r3
 800254a:	3b01      	subs	r3, #1
 800254c:	b29a      	uxth	r2, r3
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002552:	e018      	b.n	8002586 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002554:	f7fe fe1a 	bl	800118c <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	683a      	ldr	r2, [r7, #0]
 8002560:	429a      	cmp	r2, r3
 8002562:	d803      	bhi.n	800256c <HAL_SPI_Transmit+0x160>
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800256a:	d102      	bne.n	8002572 <HAL_SPI_Transmit+0x166>
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d109      	bne.n	8002586 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2201      	movs	r2, #1
 8002576:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2200      	movs	r2, #0
 800257e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e082      	b.n	800268c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800258a:	b29b      	uxth	r3, r3
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1c7      	bne.n	8002520 <HAL_SPI_Transmit+0x114>
 8002590:	e053      	b.n	800263a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d002      	beq.n	80025a0 <HAL_SPI_Transmit+0x194>
 800259a:	8b7b      	ldrh	r3, [r7, #26]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d147      	bne.n	8002630 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	330c      	adds	r3, #12
 80025aa:	7812      	ldrb	r2, [r2, #0]
 80025ac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b2:	1c5a      	adds	r2, r3, #1
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025bc:	b29b      	uxth	r3, r3
 80025be:	3b01      	subs	r3, #1
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80025c6:	e033      	b.n	8002630 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d113      	bne.n	80025fe <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	330c      	adds	r3, #12
 80025e0:	7812      	ldrb	r2, [r2, #0]
 80025e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e8:	1c5a      	adds	r2, r3, #1
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	3b01      	subs	r3, #1
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	86da      	strh	r2, [r3, #54]	@ 0x36
 80025fc:	e018      	b.n	8002630 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025fe:	f7fe fdc5 	bl	800118c <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	429a      	cmp	r2, r3
 800260c:	d803      	bhi.n	8002616 <HAL_SPI_Transmit+0x20a>
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002614:	d102      	bne.n	800261c <HAL_SPI_Transmit+0x210>
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d109      	bne.n	8002630 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2200      	movs	r2, #0
 8002628:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e02d      	b.n	800268c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002634:	b29b      	uxth	r3, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1c6      	bne.n	80025c8 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800263a:	69fa      	ldr	r2, [r7, #28]
 800263c:	6839      	ldr	r1, [r7, #0]
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	f000 f9fe 	bl	8002a40 <SPI_EndRxTxTransaction>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d002      	beq.n	8002650 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2220      	movs	r2, #32
 800264e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d10a      	bne.n	800266e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	617b      	str	r3, [r7, #20]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	617b      	str	r3, [r7, #20]
 800266c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2201      	movs	r2, #1
 8002672:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2200      	movs	r2, #0
 800267a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e000      	b.n	800268c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800268a:	2300      	movs	r3, #0
  }
}
 800268c:	4618      	mov	r0, r3
 800268e:	3720      	adds	r7, #32
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	4613      	mov	r3, r2
 80026a0:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d001      	beq.n	80026b2 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80026ae:	2302      	movs	r3, #2
 80026b0:	e097      	b.n	80027e2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d002      	beq.n	80026be <HAL_SPI_Transmit_DMA+0x2a>
 80026b8:	88fb      	ldrh	r3, [r7, #6]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d101      	bne.n	80026c2 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e08f      	b.n	80027e2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d101      	bne.n	80026d0 <HAL_SPI_Transmit_DMA+0x3c>
 80026cc:	2302      	movs	r3, #2
 80026ce:	e088      	b.n	80027e2 <HAL_SPI_Transmit_DMA+0x14e>
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2203      	movs	r2, #3
 80026dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2200      	movs	r2, #0
 80026e4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	68ba      	ldr	r2, [r7, #8]
 80026ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	88fa      	ldrh	r2, [r7, #6]
 80026f0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	88fa      	ldrh	r2, [r7, #6]
 80026f6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2200      	movs	r2, #0
 80026fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2200      	movs	r2, #0
 8002708:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2200      	movs	r2, #0
 800270e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2200      	movs	r2, #0
 8002714:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800271e:	d10f      	bne.n	8002740 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800272e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800273e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002744:	4a29      	ldr	r2, [pc, #164]	@ (80027ec <HAL_SPI_Transmit_DMA+0x158>)
 8002746:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800274c:	4a28      	ldr	r2, [pc, #160]	@ (80027f0 <HAL_SPI_Transmit_DMA+0x15c>)
 800274e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002754:	4a27      	ldr	r2, [pc, #156]	@ (80027f4 <HAL_SPI_Transmit_DMA+0x160>)
 8002756:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800275c:	2200      	movs	r2, #0
 800275e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002768:	4619      	mov	r1, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	330c      	adds	r3, #12
 8002770:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002776:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002778:	f7fe fe9e 	bl	80014b8 <HAL_DMA_Start_IT>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00b      	beq.n	800279a <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002786:	f043 0210 	orr.w	r2, r3, #16
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e023      	b.n	80027e2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027a4:	2b40      	cmp	r3, #64	@ 0x40
 80027a6:	d007      	beq.n	80027b8 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027b6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 0220 	orr.w	r2, r2, #32
 80027ce:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f042 0202 	orr.w	r2, r2, #2
 80027de:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	080028d5 	.word	0x080028d5
 80027f0:	0800282f 	.word	0x0800282f
 80027f4:	080028f1 	.word	0x080028f1

080027f8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr

0800280a <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800280a:	b480      	push	{r7}
 800280c:	b083      	sub	sp, #12
 800280e:	af00      	add	r7, sp, #0
 8002810:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8002812:	bf00      	nop
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr

0800281c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr

0800282e <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800282e:	b580      	push	{r7, lr}
 8002830:	b086      	sub	sp, #24
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800283c:	f7fe fca6 	bl	800118c <HAL_GetTick>
 8002840:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0320 	and.w	r3, r3, #32
 800284c:	2b20      	cmp	r3, #32
 800284e:	d03b      	beq.n	80028c8 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	685a      	ldr	r2, [r3, #4]
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f022 0220 	bic.w	r2, r2, #32
 800285e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	685a      	ldr	r2, [r3, #4]
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f022 0202 	bic.w	r2, r2, #2
 800286e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	2164      	movs	r1, #100	@ 0x64
 8002874:	6978      	ldr	r0, [r7, #20]
 8002876:	f000 f8e3 	bl	8002a40 <SPI_EndRxTxTransaction>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d005      	beq.n	800288c <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002884:	f043 0220 	orr.w	r2, r3, #32
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d10a      	bne.n	80028aa <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002894:	2300      	movs	r3, #0
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	2200      	movs	r2, #0
 80028ae:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d003      	beq.n	80028c8 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80028c0:	6978      	ldr	r0, [r7, #20]
 80028c2:	f7ff ffab 	bl	800281c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80028c6:	e002      	b.n	80028ce <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80028c8:	6978      	ldr	r0, [r7, #20]
 80028ca:	f7ff ff95 	bl	80027f8 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80028ce:	3718      	adds	r7, #24
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e0:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f7ff ff91 	bl	800280a <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80028e8:	bf00      	nop
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fc:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	685a      	ldr	r2, [r3, #4]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0203 	bic.w	r2, r2, #3
 800290c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002912:	f043 0210 	orr.w	r2, r3, #16
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2201      	movs	r2, #1
 800291e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f7ff ff7a 	bl	800281c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002928:	bf00      	nop
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b088      	sub	sp, #32
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	603b      	str	r3, [r7, #0]
 800293c:	4613      	mov	r3, r2
 800293e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002940:	f7fe fc24 	bl	800118c <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002948:	1a9b      	subs	r3, r3, r2
 800294a:	683a      	ldr	r2, [r7, #0]
 800294c:	4413      	add	r3, r2
 800294e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002950:	f7fe fc1c 	bl	800118c <HAL_GetTick>
 8002954:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002956:	4b39      	ldr	r3, [pc, #228]	@ (8002a3c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	015b      	lsls	r3, r3, #5
 800295c:	0d1b      	lsrs	r3, r3, #20
 800295e:	69fa      	ldr	r2, [r7, #28]
 8002960:	fb02 f303 	mul.w	r3, r2, r3
 8002964:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002966:	e054      	b.n	8002a12 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800296e:	d050      	beq.n	8002a12 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002970:	f7fe fc0c 	bl	800118c <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	69fa      	ldr	r2, [r7, #28]
 800297c:	429a      	cmp	r2, r3
 800297e:	d902      	bls.n	8002986 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d13d      	bne.n	8002a02 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	685a      	ldr	r2, [r3, #4]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002994:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800299e:	d111      	bne.n	80029c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029a8:	d004      	beq.n	80029b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029b2:	d107      	bne.n	80029c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029cc:	d10f      	bne.n	80029ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80029dc:	601a      	str	r2, [r3, #0]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80029ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2201      	movs	r2, #1
 80029f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e017      	b.n	8002a32 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d101      	bne.n	8002a0c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	68ba      	ldr	r2, [r7, #8]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	bf0c      	ite	eq
 8002a22:	2301      	moveq	r3, #1
 8002a24:	2300      	movne	r3, #0
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	461a      	mov	r2, r3
 8002a2a:	79fb      	ldrb	r3, [r7, #7]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d19b      	bne.n	8002968 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3720      	adds	r7, #32
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	2000000c 	.word	0x2000000c

08002a40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af02      	add	r7, sp, #8
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	9300      	str	r3, [sp, #0]
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	2201      	movs	r2, #1
 8002a54:	2102      	movs	r1, #2
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f7ff ff6a 	bl	8002930 <SPI_WaitFlagStateUntilTimeout>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d007      	beq.n	8002a72 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a66:	f043 0220 	orr.w	r2, r3, #32
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e013      	b.n	8002a9a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	2180      	movs	r1, #128	@ 0x80
 8002a7c:	68f8      	ldr	r0, [r7, #12]
 8002a7e:	f7ff ff57 	bl	8002930 <SPI_WaitFlagStateUntilTimeout>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d007      	beq.n	8002a98 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a8c:	f043 0220 	orr.w	r2, r3, #32
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e000      	b.n	8002a9a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}

08002aa2 <memset>:
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	4402      	add	r2, r0
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d100      	bne.n	8002aac <memset+0xa>
 8002aaa:	4770      	bx	lr
 8002aac:	f803 1b01 	strb.w	r1, [r3], #1
 8002ab0:	e7f9      	b.n	8002aa6 <memset+0x4>
	...

08002ab4 <__libc_init_array>:
 8002ab4:	b570      	push	{r4, r5, r6, lr}
 8002ab6:	2600      	movs	r6, #0
 8002ab8:	4d0c      	ldr	r5, [pc, #48]	@ (8002aec <__libc_init_array+0x38>)
 8002aba:	4c0d      	ldr	r4, [pc, #52]	@ (8002af0 <__libc_init_array+0x3c>)
 8002abc:	1b64      	subs	r4, r4, r5
 8002abe:	10a4      	asrs	r4, r4, #2
 8002ac0:	42a6      	cmp	r6, r4
 8002ac2:	d109      	bne.n	8002ad8 <__libc_init_array+0x24>
 8002ac4:	f000 f81a 	bl	8002afc <_init>
 8002ac8:	2600      	movs	r6, #0
 8002aca:	4d0a      	ldr	r5, [pc, #40]	@ (8002af4 <__libc_init_array+0x40>)
 8002acc:	4c0a      	ldr	r4, [pc, #40]	@ (8002af8 <__libc_init_array+0x44>)
 8002ace:	1b64      	subs	r4, r4, r5
 8002ad0:	10a4      	asrs	r4, r4, #2
 8002ad2:	42a6      	cmp	r6, r4
 8002ad4:	d105      	bne.n	8002ae2 <__libc_init_array+0x2e>
 8002ad6:	bd70      	pop	{r4, r5, r6, pc}
 8002ad8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002adc:	4798      	blx	r3
 8002ade:	3601      	adds	r6, #1
 8002ae0:	e7ee      	b.n	8002ac0 <__libc_init_array+0xc>
 8002ae2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ae6:	4798      	blx	r3
 8002ae8:	3601      	adds	r6, #1
 8002aea:	e7f2      	b.n	8002ad2 <__libc_init_array+0x1e>
 8002aec:	0800ec40 	.word	0x0800ec40
 8002af0:	0800ec40 	.word	0x0800ec40
 8002af4:	0800ec40 	.word	0x0800ec40
 8002af8:	0800ec44 	.word	0x0800ec44

08002afc <_init>:
 8002afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002afe:	bf00      	nop
 8002b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b02:	bc08      	pop	{r3}
 8002b04:	469e      	mov	lr, r3
 8002b06:	4770      	bx	lr

08002b08 <_fini>:
 8002b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b0a:	bf00      	nop
 8002b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b0e:	bc08      	pop	{r3}
 8002b10:	469e      	mov	lr, r3
 8002b12:	4770      	bx	lr
