It is a design made for blocks that use the AXI4-Lite interface in Xilinx Vivado. It has been tested with the AXI Verification IP block.
