<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab8.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bcdToHexDecoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="bcdToHexDecoder.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab8.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab8.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab8.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab8.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab8.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="lab8.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab8.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab8.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab8.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab8.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab8.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab8.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab8.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab8.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab8.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab8.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab8.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="lab8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab8.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab8.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab8.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab8.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab8.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="lab8.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab8.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab8.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab8_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab8_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab8_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab8_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab8_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab8_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab8_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab8_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab8_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab8_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab8_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab8_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab8_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab8_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab8_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="myMultiplexer.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="myMultiplexer.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="to1000Hz.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="to1000Hz.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1572237947" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1572237947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572240981" xil_pn:in_ck="4676894234679590245" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8004505113842946795" xil_pn:start_ts="1572240978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bcdToHexDecoder.vf"/>
      <outfile xil_pn:name="lab8.vf"/>
      <outfile xil_pn:name="myMultiplexer.vf"/>
      <outfile xil_pn:name="to1000Hz.vf"/>
    </transform>
    <transform xil_pn:end_ts="1572237949" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2742957188576669428" xil_pn:start_ts="1572237949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572237949" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1572237949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572237949" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8469208191383545961" xil_pn:start_ts="1572237949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572238130" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1572238130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572238130" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1936916285416284202" xil_pn:start_ts="1572238130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572240987" xil_pn:in_ck="-467764913282534083" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7895525415791630452" xil_pn:start_ts="1572240981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab8.jhd"/>
      <outfile xil_pn:name="lab8.lso"/>
      <outfile xil_pn:name="lab8.ngc"/>
      <outfile xil_pn:name="lab8.ngr"/>
      <outfile xil_pn:name="lab8.prj"/>
      <outfile xil_pn:name="lab8.stx"/>
      <outfile xil_pn:name="lab8.syr"/>
      <outfile xil_pn:name="lab8.xst"/>
      <outfile xil_pn:name="lab8_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1572240807" xil_pn:in_ck="4731967698483" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435891433" xil_pn:start_ts="1572240807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572240991" xil_pn:in_ck="-7057854789340730336" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7355182414917223405" xil_pn:start_ts="1572240987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab8.bld"/>
      <outfile xil_pn:name="lab8.ngd"/>
      <outfile xil_pn:name="lab8_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1572240996" xil_pn:in_ck="-7057853382932112095" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1572240991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab8.pcf"/>
      <outfile xil_pn:name="lab8_map.map"/>
      <outfile xil_pn:name="lab8_map.mrp"/>
      <outfile xil_pn:name="lab8_map.ncd"/>
      <outfile xil_pn:name="lab8_map.ngm"/>
      <outfile xil_pn:name="lab8_map.xrpt"/>
      <outfile xil_pn:name="lab8_summary.xml"/>
      <outfile xil_pn:name="lab8_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1572241005" xil_pn:in_ck="-3388591468390823494" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1572240996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab8.ncd"/>
      <outfile xil_pn:name="lab8.pad"/>
      <outfile xil_pn:name="lab8.par"/>
      <outfile xil_pn:name="lab8.ptwx"/>
      <outfile xil_pn:name="lab8.unroutes"/>
      <outfile xil_pn:name="lab8.xpi"/>
      <outfile xil_pn:name="lab8_pad.csv"/>
      <outfile xil_pn:name="lab8_pad.txt"/>
      <outfile xil_pn:name="lab8_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1572241013" xil_pn:in_ck="4731967690858" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1572241005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab8.bgn"/>
      <outfile xil_pn:name="lab8.bit"/>
      <outfile xil_pn:name="lab8.drc"/>
      <outfile xil_pn:name="lab8.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1572241005" xil_pn:in_ck="-7058039028869719907" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1572241001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab8.twr"/>
      <outfile xil_pn:name="lab8.twx"/>
    </transform>
  </transforms>

</generated_project>
