package riscv.plugins.scheduling.static

import riscv._
import spinal.core._
import spinal.lib.Flow

import scala.collection.mutable

class PcManager(resetVec: BigInt = 0x0) extends Plugin[StaticPipeline] with JumpService {
  private val jumpStages = mutable.Set[Stage]()
  private val pcUpdateObservers = mutable.Buffer[PcUpdateObserver]()
  private val jumpObservers = mutable.Buffer[JumpObserver]()
  private var pcOverride: Flow[UInt] = _

  private var globalTarget: Flow[UInt] = null

  private trait PcPayloadArea extends Area {
    def onPcUpdate(stage: Stage)
  }

  private val pcPayloads = mutable.Buffer[PcPayloadArea]()

  override def onPcUpdate(observer: PcUpdateObserver): Unit = {
    pcUpdateObservers += observer
  }

  override def onJump(observer: JumpObserver): Unit = {
    jumpObservers += observer
  }

  override def jump(stage: Stage, target: UInt, jumpType: JumpType,
                    checkAlignment: Boolean): Unit = {
    jumpStages += stage

    def doJump() = {
      stage.output(pipeline.data.NEXT_PC) := target
      stage.arbitration.jumpRequested := True

      jumpObservers.foreach(_(stage, stage.value(pipeline.data.PC), target, jumpType))
    }

    if (!checkAlignment) {
      doJump()
    } else {
      when (target(1 downto 0) =/= 0) {
        val trapHandler = pipeline.getService[TrapService]
        trapHandler.trap(stage, TrapCause.InstructionAddressMisaligned(target))
      }.otherwise {
        doJump()
      }
    }
  }

  override def addPcPayload[T <: Data](pcPayload: PcPayload[T]): Unit = {
    pcPayloads += pipeline plug new PcPayloadArea {
      val reg = Reg(pcPayload.dataType()).init(pcPayload.initValue)
      pcPayload.set(pipeline.fetchStage, reg)

      override def onPcUpdate(stage: Stage): Unit = {
        reg := pcPayload.get(stage)
      }
    }
  }

  override def jump(target: UInt): Unit = {
    globalTarget.push(target)
  }

  override def setFetchPc(pc: UInt): Unit = {
    pcOverride.push(pc)
  }

  override def setup(): Unit = {
    pipeline plug new Area {
      globalTarget = Flow(UInt(config.xlen bits))
      globalTarget.valid := False
      globalTarget.payload.assignDontCare()

      val pcOverride = Flow(UInt(config.xlen bits))
      pcOverride.valid := False
      pcOverride.payload.assignDontCare()
      PcManager.this.pcOverride = pcOverride
    }
  }

  override def finish(): Unit = {
    pipeline plug new Area {
      val pc = Reg(UInt(config.xlen bits)).init(resetVec)
      val fetchStage = pipeline.stages.head

      def updatePc(target: UInt) = {
        pc := target

        // TODO: update observers? either here on in jump?
      }

      def updatePc(stage: Stage, isJump: Boolean) = {
        val currPc = stage.output(pipeline.data.PC)
        val nextPc = stage.output(pipeline.data.NEXT_PC)
        pc := nextPc
        pcPayloads.foreach(_.onPcUpdate(stage))

        pcUpdateObservers.foreach(_(stage, currPc, nextPc))
      }

      when (fetchStage.arbitration.isDone) {
        updatePc(fetchStage, false)
      }

      fetchStage.input(pipeline.data.PC) := pc

      when (globalTarget.valid) {
        for (stage <- pipeline.stages) {
          stage.arbitration.isValid := False
        }

        updatePc(globalTarget.payload)
      } otherwise {
        for (stage <- jumpStages) {
          when (stage.arbitration.isDone && stage.arbitration.jumpRequested) {
            for (prevStage <- pipeline.stages.takeWhile(_ != stage)) {
              prevStage.arbitration.isValid := False
            }

            updatePc(stage, true)
          }
        }
      }

      when (pcOverride.valid) {
        updatePc(pcOverride.payload)
      }
    }
  }
}
