INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol pc_jmp, assumed default net type wire [C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/cpu.v:82]
INFO: [VRFC 10-2458] undeclared symbol reg_we, assumed default net type wire [C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/cpu.v:85]
INFO: [VRFC 10-2458] undeclared symbol pc_off, assumed default net type wire [C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/cpu.v:112]
INFO: [VRFC 10-2458] undeclared symbol pc_beq, assumed default net type wire [C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/cpu.v:113]
INFO: [VRFC 10-2458] undeclared symbol reg_wa, assumed default net type wire [C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/cpu.v:118]
INFO: [VRFC 10-2458] undeclared symbol reg_wd, assumed default net type wire [C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/cpu.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LX/Desktop/mips/fu/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
