          sttl    IOP        Memory Layout          pag** Basic Memory Layout*RAMorg    equ     $0400      28K of RAM - Thru $6FFFRAMend    equ     $3EFF     $6FFFRAMscratch equ    $7000      4K of scratchpad RAMRAMscrend equ     $7E00ROMstack  equ     $7FE0      High end of ROM Stack* BGDB uses 7FF0ROMLOorg  equ    $E000      8K of ROM - $E000-$FFFFDEBUGROM  equ    $C000      8K of Debug ROM $C000-$DFFFCPUtraps  equ     $FFF0      CPU Trap Vectors** layout of hardware, w5500 socket device*