================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.1
  Build 1846317 on Thu Jun 22 18:17:09 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/tools/xilinx/SDx/2017.1/Vivado_HLS/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'blaok' on host 'u19-blaok' (Linux_x86_64 version 4.4.0-79-generic) on Thu Sep 14 01:52:49 PDT 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/blaok/ssd/blaok/git/sdaccel-stencil/_xocc_compile_gradient_kernel-tile2000-unroll4_gradient-hw-tile2000-unroll4-burst100032.dir/impl/kernels/gradient_kernel'
INFO: [HLS 200-10] Creating and opening project '/home/blaok/ssd/blaok/git/sdaccel-stencil/_xocc_compile_gradient_kernel-tile2000-unroll4_gradient-hw-tile2000-unroll4-burst100032.dir/impl/kernels/gradient_kernel/gradient_kernel'.
INFO: [HLS 200-10] Adding design file '/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/blaok/ssd/blaok/git/sdaccel-stencil/_xocc_compile_gradient_kernel-tile2000-unroll4_gradient-hw-tile2000-unroll4-burst100032.dir/impl/kernels/gradient_kernel/gradient_kernel/solution_OCL_REGION_0'.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
INFO: [HLS 200-10] Analyzing design file '/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 348.449 ; gain = 12.586 ; free physical = 55673 ; free virtual = 79059
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 348.449 ; gain = 12.586 ; free physical = 55631 ; free virtual = 79022
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'compute_load_channel' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:107) in function 'compute(bool, float (*) [100032], float (*) [100032], float (*) [2], float (*) [2][499], float (*) [6][500], int*, int*, int*, int, int)' completely.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 348.672 ; gain = 12.809 ; free physical = 55638 ; free virtual = 79034
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:62: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 348.672 ; gain = 12.809 ; free physical = 55611 ; free virtual = 79009
INFO: [XFORM 203-510] Pipelining loop 'memset_FIFO_ptrs' in function 'gradient_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'compute_epoch' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:99) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'store_channel' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:51) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'load_channel' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:27) in function 'load' automatically.
INFO: [XFORM 203-501] Unrolling loop 'bases_init' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:277) in function 'gradient_kernel' completely.
INFO: [XFORM 203-501] Unrolling loop 'compute_load_unrolled' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:111) in function 'compute' completely.
INFO: [XFORM 203-501] Unrolling loop 'compute_unrolled' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:149) in function 'compute' completely.
INFO: [XFORM 203-501] Unrolling loop 'store_channel' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:51) in function 'store' completely.
INFO: [XFORM 203-501] Unrolling loop 'store_coalesced' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:59) in function 'store' completely.
INFO: [XFORM 203-501] Unrolling loop 'load_channel' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:27) in function 'load' completely.
INFO: [XFORM 203-501] Unrolling loop 'load_coalesced' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:35) in function 'load' completely.
INFO: [XFORM 203-101] Partitioning array 'input_0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_1' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_1' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FF' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:240) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_499' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:241) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_500' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:242) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_ptrs' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:264) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'i_base' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:267) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'j_base' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_points' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buffer' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_0.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:236) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'input_1.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:237) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'output_0.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:238) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'output_1.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:239) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'FF.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:240) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_499.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:241) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_500.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:242) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_points.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buffer.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_points.0.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_points.0.1' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_points.0.2' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_points.0.3' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:301:9) to (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:284:85) in function 'gradient_kernel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:284:41) in function 'gradient_kernel'... converting 2 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:99:10) to (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:181:17) in function 'compute'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:183:17) to (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:181:17) in function 'compute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:183:17) to (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:181:17) in function 'compute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:183:17) to (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:181:17) in function 'compute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:183:17) to (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:98:50) in function 'compute'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 476.445 ; gain = 140.582 ; free physical = 55580 ; free virtual = 79025
INFO: [XFORM 203-811] Inferring bus burst write of length 6252 on port 'to.V' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:64:17).
INFO: [XFORM 203-811] Inferring bus burst read of length 6252 on port 'from.V' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:32:86).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FF[0]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:72).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FF[1]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:72).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_499[1]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:73).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_499[0]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:73).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_500[2]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:74).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_500[1]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:74).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_500[3]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:74).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_500[4]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:74).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_500[5]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:74).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_500[0]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/gradient_kernel-tile2000-unroll4.cpp:74).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 476.445 ; gain = 140.582 ; free physical = 55388 ; free virtual = 78989
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gradient_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_epoch'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.23 seconds; current allocated memory: 103.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 104.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_epoch'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 72.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 105.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 107.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_epoch'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 108.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 109.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gradient_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 110.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 111.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 112.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 6953 from HDL expression: (ap_block_pp0_stage0_11001 == 1'b0)
INFO: [RTGEN 206-100] Generating core module 'gradient_kernel_fadd_32ns_32ns_32_8_full_dsp': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gradient_kernel_fdiv_32ns_32ns_32_16': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gradient_kernel_fmul_32ns_32ns_32_5_max_dsp': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gradient_kernel_fsqrt_32ns_32ns_32_16': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gradient_kernel_fsub_32ns_32ns_32_8_full_dsp': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 118.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store'.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 125.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gradient_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_kernel/var_output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_kernel/var_input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_kernel/tile_num_dim_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_kernel/input_size_dim_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_kernel/tile_burst_num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_kernel/extra_space_i_coalesed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_kernel/extra_space_o_coalesed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_kernel/total_burst_num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gradient_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'var_output_V', 'var_input_V', 'input_size_dim_1', 'tile_burst_num', 'extra_space_i_coalesed', 'extra_space_o_coalesed' and 'total_burst_num' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gradient_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 131.301 MB.
INFO: [RTMG 210-278] Implementing memory 'gradient_kernel_input_0_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'gradient_kernel_FIFO_499_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'gradient_kernel_FIFO_500_0_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 540.445 ; gain = 204.582 ; free physical = 54382 ; free virtual = 78185
INFO: [SYSC 207-301] Generating SystemC RTL for gradient_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for gradient_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for gradient_kernel.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.


****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /opt/tools/xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/tools/xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/SDx/2017.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'gradient_kernel_ap_fdiv_14_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gradient_kernel_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gradient_kernel_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'gradient_kernel_ap_fsqrt_14_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gradient_kernel_ap_fsqrt_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gradient_kernel_ap_fsqrt_14_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'gradient_kernel_ap_fmul_3_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gradient_kernel_ap_fmul_3_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gradient_kernel_ap_fmul_3_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'gradient_kernel_ap_fsub_6_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gradient_kernel_ap_fsub_6_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gradient_kernel_ap_fsub_6_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'gradient_kernel_ap_fadd_6_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gradient_kernel_ap_fadd_6_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gradient_kernel_ap_fadd_6_full_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/SDx/2017.1/Vivado/data/ip'.
WARNING: [Vivado 12-4404] The CPU emulation flow is not supported when using a packaged XO file with XOCC.
Add Instance compute grp_compute_fu_529 529
Add Instance store grp_store_fu_586 586
Add Instance load grp_load_fu_612 612
INFO: [Common 17-206] Exiting Vivado at Thu Sep 14 01:54:09 2017...
Vivado HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 161.27 seconds; peak allocated memory: 131.301 MB.
