{"storage":"container","type":"blank","detailedtype":"empty","author":"53209780_fi598_github","name":"basic_rv32s","description":"This project is for academic research purpose. Starting with the basic module design using VerilogHD","date":"2024/11/24 3:58:22","plugins":{"goorm.plugin.blank":[{"plugin.blank.build_command":"","plugin.blank.run_as":"console","plugin.blank.run_command":"","plugin.blank.stop_command":""}]},"is_user_plugin":false,"author_email":"aruru1026@naver.com","author_name":"T410N","ignore_patterns":[],"project_domain":[{"id":"53209780_fi598_github","url":"basic-rvs-qpbqa.run.goorm.site","port":"80"}],"visibility":2}