%TF.GenerationSoftware,KiCad,Pcbnew,9.0.3*%
%TF.CreationDate,2025-10-26T12:54:33-04:00*%
%TF.ProjectId,SeedSBC_rev1_1,53656564-5342-4435-9f72-6576315f312e,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L6,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.3) date 2025-10-26 12:54:33*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
%AMRotRect*
0 Rectangle, with rotation*
0 The origin of the aperture is its center*
0 $1 length*
0 $2 width*
0 $3 Rotation angle, in degrees counterclockwise*
0 Add horizontal line*
21,1,$1,$2,0,0,$3*%
G04 Aperture macros list end*
%TA.AperFunction,HeatsinkPad*%
%ADD10O,2.100000X1.000000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD11O,1.800000X1.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12RoundRect,0.250000X-0.350000X-0.625000X0.350000X-0.625000X0.350000X0.625000X-0.350000X0.625000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.200000X1.750000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD14O,1.000000X2.100000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD15O,1.000000X1.800000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17C,1.700000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD18C,0.500000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD19R,1.680000X1.680000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20R,0.850000X0.850000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21C,0.850000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22RoundRect,0.225000X0.250000X-0.225000X0.250000X0.225000X-0.250000X0.225000X-0.250000X-0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD23RoundRect,0.225000X-0.225000X-0.250000X0.225000X-0.250000X0.225000X0.250000X-0.225000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD24RoundRect,0.200000X-0.200000X-0.275000X0.200000X-0.275000X0.200000X0.275000X-0.200000X0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25RoundRect,0.200000X0.200000X0.275000X-0.200000X0.275000X-0.200000X-0.275000X0.200000X-0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD26RoundRect,0.250000X1.450000X0.650000X-1.450000X0.650000X-1.450000X-0.650000X1.450000X-0.650000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD27RoundRect,0.218750X0.256250X-0.218750X0.256250X0.218750X-0.256250X0.218750X-0.256250X-0.218750X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD28RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD29R,1.400000X0.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD30R,1.200000X0.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD31R,0.800000X1.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD32R,1.900000X1.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD33RotRect,0.200000X0.200000X45.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD34R,0.500000X0.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD35R,1.400000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD36R,3.200000X1.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD37R,1.200000X1.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD38RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD39RoundRect,0.200000X-0.275000X0.200000X-0.275000X-0.200000X0.275000X-0.200000X0.275000X0.200000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD40RoundRect,0.218750X-0.256250X0.218750X-0.256250X-0.218750X0.256250X-0.218750X0.256250X0.218750X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD41C,0.600000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD42C,0.300000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD43C,0.508000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD44C,0.635000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD45C,0.889000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD46C,0.200000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD47C,0.254000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD48C,0.150000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD49C,0.381000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD50C,0.762000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,J6,S1,SHIELD*%
%TO.N,Net-(J6-SHIELD)*%
X108257500Y-111905000D03*
D11*
X104077500Y-111905000D03*
D10*
X108257500Y-120545000D03*
D11*
X104077500Y-120545000D03*
%TD*%
D12*
%TO.P,J3,1,Pin_1*%
%TO.N,V_BAT*%
X111960000Y-123740000D03*
D13*
%TO.P,J3,2,Pin_2*%
%TO.N,GND*%
X113960000Y-123740000D03*
%TD*%
D14*
%TO.P,J1,S1,SHIELD*%
%TO.N,GND*%
X170140000Y-82815000D03*
D15*
X170140000Y-78635000D03*
D14*
X161500000Y-82815000D03*
D15*
X161500000Y-78635000D03*
%TD*%
D14*
%TO.P,J7,S1,SHIELD*%
%TO.N,GND*%
X155320000Y-82815000D03*
D15*
X155320000Y-78635000D03*
D14*
X146680000Y-82815000D03*
D15*
X146680000Y-78635000D03*
%TD*%
D16*
%TO.P,J4,1,Pin_1*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X119380000Y-124460000D03*
D17*
%TO.P,J4,2,Pin_2*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X121920000Y-124460000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X124460000Y-124460000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X127000000Y-124460000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,P3V3*%
X129540000Y-124460000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,GND*%
X132080000Y-124460000D03*
%TD*%
D18*
%TO.P,U9,17,VSS*%
%TO.N,GND*%
X116647500Y-117030000D03*
X117827500Y-117030000D03*
D19*
X117237500Y-116440000D03*
D18*
X116647500Y-115850000D03*
X117827500Y-115850000D03*
%TD*%
D16*
%TO.P,J8,1,Pin_1*%
%TO.N,GND*%
X170180000Y-124460000D03*
D17*
%TO.P,J8,2,Pin_2*%
%TO.N,/FPGA + SRAM/IO_B1*%
X167640000Y-124460000D03*
%TO.P,J8,3,Pin_3*%
%TO.N,/FPGA + SRAM/IO_B2*%
X165100000Y-124460000D03*
%TO.P,J8,4,Pin_4*%
%TO.N,/FPGA + SRAM/IO_B3*%
X162560000Y-124460000D03*
%TO.P,J8,5,Pin_5*%
%TO.N,/FPGA + SRAM/IO_B4*%
X160020000Y-124460000D03*
%TO.P,J8,6,Pin_6*%
%TO.N,/FPGA + SRAM/IO_B5*%
X157480000Y-124460000D03*
%TO.P,J8,7,Pin_7*%
%TO.N,/FPGA + SRAM/IO_B6*%
X154940000Y-124460000D03*
%TO.P,J8,8,Pin_8*%
%TO.N,/FPGA + SRAM/IO_B7*%
X152400000Y-124460000D03*
%TO.P,J8,9,Pin_9*%
%TO.N,/FPGA + SRAM/IO_B8*%
X149860000Y-124460000D03*
%TO.P,J8,10,Pin_10*%
%TO.N,/FPGA + SRAM/IO_B9*%
X147320000Y-124460000D03*
%TO.P,J8,11,Pin_11*%
%TO.N,/FPGA + SRAM/IO_B10*%
X144780000Y-124460000D03*
%TO.P,J8,12,Pin_12*%
%TO.N,GND*%
X142240000Y-124460000D03*
%TO.P,J8,13,Pin_13*%
%TO.N,P3V3*%
X139700000Y-124460000D03*
%TO.P,J8,14,Pin_14*%
%TO.N,V_BAT*%
X137160000Y-124460000D03*
%TD*%
D16*
%TO.P,J5,1,Pin_1*%
%TO.N,GND*%
X142240000Y-78740000D03*
D17*
%TO.P,J5,2,Pin_2*%
%TO.N,/FPGA + SRAM/IO_T1*%
X139700000Y-78740000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/FPGA + SRAM/IO_T2*%
X137160000Y-78740000D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/FPGA + SRAM/IO_T3*%
X134620000Y-78740000D03*
%TO.P,J5,5,Pin_5*%
%TO.N,/FPGA + SRAM/IO_T4*%
X132080000Y-78740000D03*
%TO.P,J5,6,Pin_6*%
%TO.N,/FPGA + SRAM/IO_T5*%
X129540000Y-78740000D03*
%TO.P,J5,7,Pin_7*%
%TO.N,/FPGA + SRAM/IO_T6*%
X127000000Y-78740000D03*
%TO.P,J5,8,Pin_8*%
%TO.N,/FPGA + SRAM/IO_T7*%
X124460000Y-78740000D03*
%TO.P,J5,9,Pin_9*%
%TO.N,/FPGA + SRAM/IO_T8*%
X121920000Y-78740000D03*
%TO.P,J5,10,Pin_10*%
%TO.N,/FPGA + SRAM/IO_T9*%
X119380000Y-78740000D03*
%TO.P,J5,11,Pin_11*%
%TO.N,/FPGA + SRAM/IO_T10*%
X116840000Y-78740000D03*
%TO.P,J5,12,Pin_12*%
%TO.N,USB_VBUS2*%
X114300000Y-78740000D03*
%TO.P,J5,13,Pin_13*%
%TO.N,EN*%
X111760000Y-78740000D03*
%TO.P,J5,14,Pin_14*%
%TO.N,USB_VBUS*%
X109220000Y-78740000D03*
%TD*%
D20*
%TO.P,J9,1,Pin_1*%
%TO.N,EXT_PLL2P*%
X132080000Y-93000000D03*
D21*
%TO.P,J9,2,Pin_2*%
%TO.N,EXT_PLL2N*%
X132080000Y-94000000D03*
%TO.P,J9,3,Pin_3*%
%TO.N,EXT_PLL1P*%
X132080000Y-95000000D03*
%TO.P,J9,4,Pin_4*%
%TO.N,EXT_PLL1N*%
X132080000Y-96000000D03*
%TD*%
D22*
%TO.P,C57,1*%
%TO.N,Net-(U8-VPHY)*%
X121380000Y-99710000D03*
%TO.P,C57,2*%
%TO.N,GND*%
X121380000Y-98160000D03*
%TD*%
D23*
%TO.P,C26,1*%
%TO.N,P1V2*%
X140350000Y-90990000D03*
%TO.P,C26,2*%
%TO.N,GND*%
X141900000Y-90990000D03*
%TD*%
D24*
%TO.P,R33,1*%
%TO.N,/FPGA + SRAM/LED_G*%
X169725000Y-118430000D03*
%TO.P,R33,2*%
%TO.N,Net-(D3-GK)*%
X171375000Y-118430000D03*
%TD*%
D23*
%TO.P,C12,1*%
%TO.N,P3V3*%
X153600000Y-109010000D03*
%TO.P,C12,2*%
%TO.N,GND*%
X155150000Y-109010000D03*
%TD*%
D25*
%TO.P,R20,1*%
%TO.N,P3V3*%
X122930000Y-104710000D03*
%TO.P,R20,2*%
%TO.N,Net-(U8-~{RESET})*%
X121280000Y-104710000D03*
%TD*%
D26*
%TO.P,TP3V3,1,1*%
%TO.N,P3V3*%
X173570000Y-88730000D03*
%TD*%
D27*
%TO.P,L8,1,1*%
%TO.N,P3V3*%
X125760000Y-103280000D03*
%TO.P,L8,2,2*%
%TO.N,Net-(U8-VPLL)*%
X125760000Y-101705000D03*
%TD*%
D28*
%TO.P,C47,1*%
%TO.N,USB_VBUS2*%
X160665000Y-86260000D03*
%TO.P,C47,2*%
%TO.N,GND*%
X159115000Y-86260000D03*
%TD*%
D25*
%TO.P,R3,1*%
%TO.N,P3V3*%
X121640000Y-92530000D03*
%TO.P,R3,2*%
%TO.N,/FPGA + SRAM/SD_DAT2*%
X119990000Y-92530000D03*
%TD*%
D23*
%TO.P,C53,1*%
%TO.N,P3V3*%
X153600000Y-111930000D03*
%TO.P,C53,2*%
%TO.N,GND*%
X155150000Y-111930000D03*
%TD*%
D22*
%TO.P,C2,1*%
%TO.N,P3V3*%
X121550000Y-88180000D03*
%TO.P,C2,2*%
%TO.N,GND*%
X121550000Y-86630000D03*
%TD*%
D28*
%TO.P,C11,1*%
%TO.N,P3V3*%
X152190000Y-113390000D03*
%TO.P,C11,2*%
%TO.N,GND*%
X150640000Y-113390000D03*
%TD*%
D26*
%TO.P,TP1V2,1,1*%
%TO.N,P1V2*%
X173570000Y-91430000D03*
%TD*%
D23*
%TO.P,C25,1*%
%TO.N,P1V2*%
X140350000Y-92450000D03*
%TO.P,C25,2*%
%TO.N,GND*%
X141900000Y-92450000D03*
%TD*%
D29*
%TO.P,J2,1,DAT2*%
%TO.N,/FPGA + SRAM/SD_DAT2*%
X118120000Y-91800000D03*
%TO.P,J2,2,DAT3/CD*%
%TO.N,/FPGA + SRAM/SD_DAT3*%
X118120000Y-90700000D03*
%TO.P,J2,3,CMD*%
%TO.N,/SD MMC/SD_CMD*%
X118120000Y-89600000D03*
%TO.P,J2,4,VDD*%
%TO.N,P3V3*%
X118120000Y-88500000D03*
%TO.P,J2,5,CLK*%
%TO.N,/FPGA + SRAM/SD_CLK*%
X118120000Y-87400000D03*
%TO.P,J2,6,VSS*%
%TO.N,GND*%
X118120000Y-86300000D03*
%TO.P,J2,7,DAT0*%
%TO.N,/FPGA + SRAM/SD_DAT0*%
X118120000Y-85200000D03*
%TO.P,J2,8,DAT1*%
%TO.N,/FPGA + SRAM/SD_DAT1*%
X118120000Y-84100000D03*
D30*
%TO.P,J2,9,SHIELD*%
%TO.N,GND*%
X118220000Y-83150000D03*
D31*
%TO.P,J2,10*%
%TO.N,N/C*%
X107720000Y-82300000D03*
D32*
%TO.P,J2,11*%
X103120000Y-95600000D03*
D33*
X102670000Y-94850000D03*
D34*
X102420000Y-94600000D03*
D35*
X118120000Y-93700000D03*
D36*
X104120000Y-82300000D03*
D37*
X113920000Y-82300000D03*
%TD*%
D22*
%TO.P,C46,1*%
%TO.N,Net-(U8-VPHY)*%
X122850000Y-99710000D03*
%TO.P,C46,2*%
%TO.N,GND*%
X122850000Y-98160000D03*
%TD*%
D25*
%TO.P,R46,1*%
%TO.N,P3V3*%
X121620000Y-85190000D03*
%TO.P,R46,2*%
%TO.N,/FPGA + SRAM/SD_DAT0*%
X119970000Y-85190000D03*
%TD*%
D28*
%TO.P,C17,1*%
%TO.N,P1V2*%
X138940000Y-89530000D03*
%TO.P,C17,2*%
%TO.N,GND*%
X137390000Y-89530000D03*
%TD*%
%TO.P,C27,1*%
%TO.N,P2V5*%
X144860000Y-93910000D03*
%TO.P,C27,2*%
%TO.N,GND*%
X143310000Y-93910000D03*
%TD*%
D23*
%TO.P,C31,1*%
%TO.N,USB_VBUS2*%
X156155000Y-87730000D03*
%TO.P,C31,2*%
%TO.N,GND*%
X157705000Y-87730000D03*
%TD*%
D38*
%TO.P,C59,1*%
%TO.N,Net-(U8-VPLL)*%
X122840000Y-101730000D03*
%TO.P,C59,2*%
%TO.N,GND*%
X122840000Y-103280000D03*
%TD*%
D28*
%TO.P,C20,1*%
%TO.N,P1V2*%
X138940000Y-92450000D03*
%TO.P,C20,2*%
%TO.N,GND*%
X137390000Y-92450000D03*
%TD*%
D23*
%TO.P,C30,1*%
%TO.N,P2V5*%
X146270000Y-93910000D03*
%TO.P,C30,2*%
%TO.N,GND*%
X147820000Y-93910000D03*
%TD*%
%TO.P,C24,1*%
%TO.N,P1V2*%
X140350000Y-93910000D03*
%TO.P,C24,2*%
%TO.N,GND*%
X141900000Y-93910000D03*
%TD*%
D26*
%TO.P,TP2V5,1,1*%
%TO.N,P2V5*%
X173570000Y-94130000D03*
%TD*%
D39*
%TO.P,R19,1*%
%TO.N,GND*%
X125780000Y-98110000D03*
%TO.P,R19,2*%
%TO.N,Net-(U8-REF)*%
X125780000Y-99760000D03*
%TD*%
D28*
%TO.P,C19,1*%
%TO.N,P1V2*%
X138940000Y-90990000D03*
%TO.P,C19,2*%
%TO.N,GND*%
X137390000Y-90990000D03*
%TD*%
%TO.P,C32,1*%
%TO.N,USB_VBUS2*%
X160665000Y-87730000D03*
%TO.P,C32,2*%
%TO.N,GND*%
X159115000Y-87730000D03*
%TD*%
D23*
%TO.P,C18,1*%
%TO.N,P1V2*%
X140350000Y-95370000D03*
%TO.P,C18,2*%
%TO.N,GND*%
X141900000Y-95370000D03*
%TD*%
D22*
%TO.P,C1,1*%
%TO.N,P3V3*%
X120080000Y-88180000D03*
%TO.P,C1,2*%
%TO.N,GND*%
X120080000Y-86630000D03*
%TD*%
D23*
%TO.P,C23,1*%
%TO.N,P1V2*%
X140350000Y-89530000D03*
%TO.P,C23,2*%
%TO.N,GND*%
X141900000Y-89530000D03*
%TD*%
D28*
%TO.P,C50,1*%
%TO.N,P3V3*%
X152190000Y-110470000D03*
%TO.P,C50,2*%
%TO.N,GND*%
X150640000Y-110470000D03*
%TD*%
D23*
%TO.P,C63,1*%
%TO.N,USB_VBUS2*%
X156155000Y-84790000D03*
%TO.P,C63,2*%
%TO.N,GND*%
X157705000Y-84790000D03*
%TD*%
D24*
%TO.P,R34,1*%
%TO.N,/FPGA + SRAM/LED_R*%
X169725000Y-119890000D03*
%TO.P,R34,2*%
%TO.N,Net-(D3-RK)*%
X171375000Y-119890000D03*
%TD*%
D23*
%TO.P,C48,1*%
%TO.N,USB_VBUS2*%
X156155000Y-86260000D03*
%TO.P,C48,2*%
%TO.N,GND*%
X157705000Y-86260000D03*
%TD*%
D26*
%TO.P,TP5V0,1,1*%
%TO.N,USB_VBUS2*%
X173570000Y-86030000D03*
%TD*%
D23*
%TO.P,C54,1*%
%TO.N,P3V3*%
X153600000Y-110470000D03*
%TO.P,C54,2*%
%TO.N,GND*%
X155150000Y-110470000D03*
%TD*%
D28*
%TO.P,C51,1*%
%TO.N,P3V3*%
X152190000Y-111930000D03*
%TO.P,C51,2*%
%TO.N,GND*%
X150640000Y-111930000D03*
%TD*%
%TO.P,C21,1*%
%TO.N,P1V2*%
X138940000Y-93910000D03*
%TO.P,C21,2*%
%TO.N,GND*%
X137390000Y-93910000D03*
%TD*%
D23*
%TO.P,C29,1*%
%TO.N,P2V5*%
X146270000Y-95370000D03*
%TO.P,C29,2*%
%TO.N,GND*%
X147820000Y-95370000D03*
%TD*%
D28*
%TO.P,C62,1*%
%TO.N,USB_VBUS2*%
X160665000Y-84790000D03*
%TO.P,C62,2*%
%TO.N,GND*%
X159115000Y-84790000D03*
%TD*%
D24*
%TO.P,R32,1*%
%TO.N,/FPGA + SRAM/LED_B*%
X169725000Y-121350000D03*
%TO.P,R32,2*%
%TO.N,Net-(D3-BK)*%
X171375000Y-121350000D03*
%TD*%
D23*
%TO.P,C3,1*%
%TO.N,Net-(J6-SHIELD)*%
X107255000Y-122420000D03*
%TO.P,C3,2*%
%TO.N,GND*%
X108805000Y-122420000D03*
%TD*%
D40*
%TO.P,L7,1,1*%
%TO.N,P3V3*%
X124320000Y-98142500D03*
%TO.P,L7,2,2*%
%TO.N,Net-(U8-VPHY)*%
X124320000Y-99717500D03*
%TD*%
D28*
%TO.P,C28,1*%
%TO.N,P2V5*%
X144860000Y-95370000D03*
%TO.P,C28,2*%
%TO.N,GND*%
X143310000Y-95370000D03*
%TD*%
D25*
%TO.P,R47,1*%
%TO.N,P3V3*%
X121640000Y-89610000D03*
%TO.P,R47,2*%
%TO.N,/SD MMC/SD_CMD*%
X119990000Y-89610000D03*
%TD*%
%TO.P,R2,1*%
%TO.N,P3V3*%
X121640000Y-91070000D03*
%TO.P,R2,2*%
%TO.N,/FPGA + SRAM/SD_DAT3*%
X119990000Y-91070000D03*
%TD*%
D28*
%TO.P,C22,1*%
%TO.N,P1V2*%
X138940000Y-95370000D03*
%TO.P,C22,2*%
%TO.N,GND*%
X137390000Y-95370000D03*
%TD*%
D24*
%TO.P,R1,1*%
%TO.N,Net-(J6-SHIELD)*%
X107175000Y-110000000D03*
%TO.P,R1,2*%
%TO.N,GND*%
X108825000Y-110000000D03*
%TD*%
D38*
%TO.P,C58,1*%
%TO.N,Net-(U8-VPLL)*%
X121380000Y-101730000D03*
%TO.P,C58,2*%
%TO.N,GND*%
X121380000Y-103280000D03*
%TD*%
D23*
%TO.P,C52,1*%
%TO.N,P3V3*%
X153600000Y-113400000D03*
%TO.P,C52,2*%
%TO.N,GND*%
X155150000Y-113400000D03*
%TD*%
D25*
%TO.P,R45,1*%
%TO.N,P3V3*%
X121620000Y-83730000D03*
%TO.P,R45,2*%
%TO.N,/FPGA + SRAM/SD_DAT1*%
X119970000Y-83730000D03*
%TD*%
D28*
%TO.P,C49,1*%
%TO.N,P3V3*%
X152190000Y-109010000D03*
%TO.P,C49,2*%
%TO.N,GND*%
X150640000Y-109010000D03*
%TD*%
D41*
%TO.N,P2V5*%
X145400000Y-93500000D03*
%TO.N,Net-(D3-BK)*%
X171990000Y-120940000D03*
%TO.N,GND*%
X121560000Y-98760000D03*
D42*
X120500000Y-103000000D03*
D41*
X155150000Y-113400000D03*
X159150000Y-84170000D03*
X150640000Y-109010000D03*
X157700000Y-84170000D03*
X155200000Y-109040000D03*
X159130000Y-88350000D03*
X150640000Y-113390000D03*
X123441331Y-103283871D03*
X108900000Y-109400000D03*
X157680000Y-88340000D03*
X108828091Y-123041263D03*
X121550000Y-86630000D03*
X147813171Y-93290187D03*
X140690000Y-87650000D03*
X142880000Y-93280000D03*
%TO.N,V_SYS*%
X117796100Y-114069354D03*
D42*
X118700000Y-117200000D03*
D41*
%TO.N,Net-(D3-GK)*%
X171990000Y-118850000D03*
%TO.N,Net-(D3-RK)*%
X172000000Y-119890000D03*
D42*
%TO.N,/FPGA + SRAM/SD_DAT0*%
X118120000Y-85200000D03*
D41*
%TO.N,/FPGA + SRAM/LED_B*%
X169170000Y-121350000D03*
D42*
%TO.N,/FPGA + SRAM/SD_CLK*%
X118120000Y-87400000D03*
%TO.N,/FPGA + SRAM/SD_DAT1*%
X118120000Y-84100000D03*
%TO.N,/FPGA + SRAM/SD_DAT3*%
X118120000Y-90700000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X142900000Y-104800000D03*
X136025000Y-109560000D03*
D41*
%TO.N,P1V2*%
X140350000Y-92500000D03*
X140350000Y-91000000D03*
X140350000Y-89530000D03*
X143070000Y-90350000D03*
%TO.N,/FPGA + SRAM/LED_R*%
X169170000Y-119890000D03*
D42*
%TO.N,/SD MMC/SD_CMD*%
X118120000Y-89600000D03*
D41*
%TO.N,USB_VBUS*%
X111530000Y-113909267D03*
D42*
%TO.N,P3V3*%
X122700000Y-106200000D03*
D41*
X152190000Y-113390000D03*
X121640000Y-92530000D03*
X153600000Y-109010000D03*
X153600000Y-111930000D03*
X121640000Y-89610000D03*
X152190000Y-110470000D03*
X124320000Y-97550000D03*
X176530000Y-97040000D03*
X124300000Y-104710000D03*
D42*
%TO.N,/FPGA + SRAM/SD_DAT2*%
X118120000Y-91800000D03*
D41*
%TO.N,/FPGA + SRAM/LED_G*%
X169170000Y-118400000D03*
%TO.N,P2V5*%
X126198000Y-111901000D03*
D42*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X142100000Y-104800000D03*
X136025000Y-110830000D03*
%TO.N,Net-(U8-REF)*%
X120500000Y-100500000D03*
%TO.N,Net-(U8-~{RESET})*%
X120500000Y-104500000D03*
%TO.N,Net-(U8-VPLL)*%
X120500000Y-102000000D03*
%TO.N,Net-(U8-VPHY)*%
X120500000Y-99500000D03*
D41*
%TO.N,USB_VBUS2*%
X156155000Y-88350000D03*
X160670000Y-88360000D03*
X176380000Y-86000000D03*
%TD*%
D43*
%TO.N,Net-(D3-BK)*%
X171580000Y-121350000D02*
X171990000Y-120940000D01*
X171375000Y-121350000D02*
X171580000Y-121350000D01*
D44*
%TO.N,GND*%
X117133000Y-86300000D02*
X116901500Y-86068500D01*
X116901500Y-83231500D02*
X116983000Y-83150000D01*
D45*
X143310000Y-93910000D02*
X143310000Y-95370000D01*
D46*
X125009000Y-98881000D02*
X125780000Y-98110000D01*
D45*
X155150000Y-111930000D02*
X155150000Y-113400000D01*
X150640000Y-110470000D02*
X150640000Y-113390000D01*
X141900000Y-88550000D02*
X141900000Y-89530000D01*
X137390000Y-90990000D02*
X137390000Y-92450000D01*
X137390000Y-96540000D02*
X137600000Y-96750000D01*
X155150000Y-110470000D02*
X155150000Y-111930000D01*
D46*
X122850000Y-98160000D02*
X123571000Y-98881000D01*
D45*
X141900000Y-89530000D02*
X141900000Y-90990000D01*
X159115000Y-86260000D02*
X159115000Y-87730000D01*
X141900000Y-93960000D02*
X143310000Y-95370000D01*
X141900000Y-96450000D02*
X141900000Y-95370000D01*
D47*
X121100000Y-103000000D02*
X121380000Y-103280000D01*
D45*
X137390000Y-89530000D02*
X137390000Y-88460000D01*
D44*
X116983000Y-83150000D02*
X118220000Y-83150000D01*
D45*
X157705000Y-86260000D02*
X159115000Y-86260000D01*
D46*
X123571000Y-98881000D02*
X125009000Y-98881000D01*
D45*
X150640000Y-109010000D02*
X150640000Y-110470000D01*
X157705000Y-87730000D02*
X159115000Y-87730000D01*
X141900000Y-93910000D02*
X143310000Y-93910000D01*
X159115000Y-84790000D02*
X159115000Y-86260000D01*
X137390000Y-88460000D02*
X137600000Y-88250000D01*
X137390000Y-95370000D02*
X137390000Y-96540000D01*
X141900000Y-92450000D02*
X141900000Y-93910000D01*
X141900000Y-95370000D02*
X143310000Y-95370000D01*
X141600000Y-88250000D02*
X141900000Y-88550000D01*
X141600000Y-96750000D02*
X141900000Y-96450000D01*
X137390000Y-93910000D02*
X137390000Y-95370000D01*
X141900000Y-93910000D02*
X141900000Y-93960000D01*
D44*
X116901500Y-86068500D02*
X116901500Y-83231500D01*
X119750000Y-86300000D02*
X120080000Y-86630000D01*
D45*
X137600000Y-96750000D02*
X141600000Y-96750000D01*
X141900000Y-93910000D02*
X141900000Y-95370000D01*
X155150000Y-109010000D02*
X155150000Y-110470000D01*
X120080000Y-86630000D02*
X121550000Y-86630000D01*
X137600000Y-88250000D02*
X141600000Y-88250000D01*
D44*
X118120000Y-86300000D02*
X117133000Y-86300000D01*
D45*
X121380000Y-98160000D02*
X122850000Y-98160000D01*
X121380000Y-103280000D02*
X122840000Y-103280000D01*
X157705000Y-84790000D02*
X159115000Y-84790000D01*
D44*
X118120000Y-86300000D02*
X119750000Y-86300000D01*
D45*
X141900000Y-90990000D02*
X141900000Y-92450000D01*
X157705000Y-87730000D02*
X157705000Y-86260000D01*
D47*
X120500000Y-103000000D02*
X121100000Y-103000000D01*
D45*
X157705000Y-86260000D02*
X157705000Y-84790000D01*
X147820000Y-93910000D02*
X147820000Y-95370000D01*
X137390000Y-89530000D02*
X137390000Y-90990000D01*
X137390000Y-92450000D02*
X137390000Y-93910000D01*
D46*
%TO.N,V_SYS*%
X118700000Y-117200000D02*
X118700000Y-114973254D01*
X118700000Y-114973254D02*
X117796100Y-114069354D01*
D43*
%TO.N,Net-(D3-GK)*%
X171375000Y-118430000D02*
X171570000Y-118430000D01*
X171570000Y-118430000D02*
X171990000Y-118850000D01*
%TO.N,Net-(D3-RK)*%
X171375000Y-119890000D02*
X172000000Y-119890000D01*
D44*
%TO.N,/FPGA + SRAM/SD_DAT0*%
X119960000Y-85200000D02*
X119970000Y-85190000D01*
X118120000Y-85200000D02*
X119960000Y-85200000D01*
D48*
%TO.N,/FPGA + SRAM/LED_B*%
X169170000Y-121350000D02*
X169725000Y-121350000D01*
D44*
%TO.N,/FPGA + SRAM/SD_DAT1*%
X118120000Y-84100000D02*
X119600000Y-84100000D01*
X119600000Y-84100000D02*
X119970000Y-83730000D01*
%TO.N,/FPGA + SRAM/SD_DAT3*%
X118120000Y-90700000D02*
X119620000Y-90700000D01*
X119620000Y-90700000D02*
X119990000Y-91070000D01*
D48*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
X142900000Y-107000000D02*
X142900000Y-104800000D01*
X136025000Y-109560000D02*
X136040000Y-109560000D01*
X138600000Y-107000000D02*
X142900000Y-107000000D01*
X136040000Y-109560000D02*
X138600000Y-107000000D01*
D45*
%TO.N,P1V2*%
X140350000Y-92450000D02*
X140350000Y-92500000D01*
X140350000Y-92500000D02*
X140350000Y-93910000D01*
X138940000Y-93910000D02*
X140350000Y-93910000D01*
X138940000Y-93960000D02*
X140350000Y-95370000D01*
X138940000Y-95370000D02*
X140350000Y-95370000D01*
X138940000Y-92450000D02*
X138940000Y-92500000D01*
X138940000Y-93910000D02*
X138940000Y-93960000D01*
X138940000Y-90990000D02*
X138940000Y-91040000D01*
X138940000Y-92450000D02*
X140350000Y-92450000D01*
X138940000Y-95370000D02*
X138940000Y-93910000D01*
X138940000Y-89530000D02*
X138940000Y-89580000D01*
X138940000Y-89580000D02*
X140350000Y-90990000D01*
X140350000Y-89530000D02*
X140350000Y-90990000D01*
X138940000Y-90990000D02*
X138940000Y-89530000D01*
X138940000Y-92500000D02*
X140350000Y-93910000D01*
X140350000Y-90990000D02*
X140350000Y-91000000D01*
X138940000Y-92450000D02*
X138940000Y-90990000D01*
X140350000Y-91000000D02*
X140350000Y-92450000D01*
D43*
X144150000Y-91430000D02*
X173570000Y-91430000D01*
D45*
X138940000Y-89530000D02*
X140350000Y-89530000D01*
X140350000Y-93910000D02*
X140350000Y-95370000D01*
D43*
X143070000Y-90350000D02*
X144150000Y-91430000D01*
D45*
X138940000Y-93910000D02*
X138940000Y-92450000D01*
X138940000Y-91040000D02*
X140350000Y-92450000D01*
X138940000Y-90990000D02*
X140350000Y-90990000D01*
D48*
%TO.N,/FPGA + SRAM/LED_R*%
X169170000Y-119890000D02*
X169725000Y-119890000D01*
D44*
%TO.N,/SD MMC/SD_CMD*%
X119980000Y-89600000D02*
X119990000Y-89610000D01*
X118120000Y-89600000D02*
X119980000Y-89600000D01*
D49*
%TO.N,USB_VBUS*%
X111030532Y-84630532D02*
X109220000Y-82820000D01*
X111030532Y-113409799D02*
X111030532Y-84630532D01*
X109220000Y-82820000D02*
X109220000Y-78740000D01*
X111530000Y-113909267D02*
X111030532Y-113409799D01*
D45*
%TO.N,P3V3*%
X124330000Y-104710000D02*
X125760000Y-103280000D01*
X152190000Y-109010000D02*
X152190000Y-110470000D01*
X152190000Y-110470000D02*
X153600000Y-110470000D01*
X152190000Y-110520000D02*
X152190000Y-110470000D01*
X152190000Y-110470000D02*
X152190000Y-111930000D01*
X152190000Y-109010000D02*
X153600000Y-109010000D01*
X152190000Y-113390000D02*
X153590000Y-113390000D01*
D50*
X121620000Y-85190000D02*
X122020000Y-85190000D01*
X122020000Y-85190000D02*
X122557000Y-85727000D01*
X122557000Y-89093000D02*
X122040000Y-89610000D01*
D45*
X153600000Y-111930000D02*
X153600000Y-113400000D01*
D44*
X119760000Y-88500000D02*
X120080000Y-88180000D01*
D45*
X152190000Y-111990000D02*
X153600000Y-113400000D01*
D43*
X176530000Y-89990000D02*
X176530000Y-97040000D01*
D45*
X153590000Y-113390000D02*
X153600000Y-113400000D01*
X121550000Y-88180000D02*
X121550000Y-89520000D01*
D43*
X175270000Y-88730000D02*
X176530000Y-89990000D01*
D50*
X121640000Y-91070000D02*
X121640000Y-92530000D01*
X122557000Y-85727000D02*
X122557000Y-89093000D01*
D45*
X153600000Y-110470000D02*
X153600000Y-111930000D01*
D46*
X122700000Y-106200000D02*
X122700000Y-104940000D01*
D45*
X152190000Y-109010000D02*
X152190000Y-109060000D01*
X122930000Y-104710000D02*
X124300000Y-104710000D01*
X152190000Y-111930000D02*
X152190000Y-113390000D01*
D50*
X122040000Y-89610000D02*
X121640000Y-89610000D01*
D43*
X173570000Y-88730000D02*
X175270000Y-88730000D01*
D44*
X118120000Y-88500000D02*
X119760000Y-88500000D01*
D45*
X152190000Y-111930000D02*
X152190000Y-111990000D01*
X120080000Y-88180000D02*
X121550000Y-88180000D01*
X121550000Y-89520000D02*
X121640000Y-89610000D01*
D46*
X122700000Y-104940000D02*
X122930000Y-104710000D01*
D50*
X121640000Y-89610000D02*
X121640000Y-91070000D01*
D45*
X153600000Y-109010000D02*
X153600000Y-110470000D01*
X152190000Y-111930000D02*
X153600000Y-111930000D01*
X153600000Y-111930000D02*
X152190000Y-110520000D01*
X152190000Y-109060000D02*
X153600000Y-110470000D01*
X124300000Y-104710000D02*
X124330000Y-104710000D01*
D50*
X121620000Y-83730000D02*
X121620000Y-85190000D01*
D44*
%TO.N,/FPGA + SRAM/SD_DAT2*%
X119260000Y-91800000D02*
X119990000Y-92530000D01*
X118120000Y-91800000D02*
X119260000Y-91800000D01*
D48*
%TO.N,/FPGA + SRAM/LED_G*%
X169695000Y-118400000D02*
X169725000Y-118430000D01*
X169170000Y-118400000D02*
X169695000Y-118400000D01*
D45*
%TO.N,P2V5*%
X144860000Y-93960000D02*
X146270000Y-95370000D01*
D43*
X171740000Y-94130000D02*
X173570000Y-94130000D01*
D45*
X144860000Y-95370000D02*
X144860000Y-93910000D01*
X144860000Y-93910000D02*
X144860000Y-93960000D01*
X146270000Y-95370000D02*
X144860000Y-95370000D01*
D43*
X146270000Y-92880000D02*
X146850000Y-92300000D01*
X146850000Y-92300000D02*
X169910000Y-92300000D01*
X146270000Y-109270000D02*
X146270000Y-95370000D01*
D45*
X146270000Y-93910000D02*
X146270000Y-95370000D01*
D43*
X126198000Y-111901000D02*
X143639000Y-111901000D01*
X169910000Y-92300000D02*
X171740000Y-94130000D01*
X143639000Y-111901000D02*
X146270000Y-109270000D01*
X146270000Y-93910000D02*
X146270000Y-92880000D01*
D45*
X144860000Y-93910000D02*
X146270000Y-93910000D01*
D48*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X136025000Y-110825000D02*
X135000000Y-109800000D01*
X137600000Y-106500000D02*
X142100000Y-106500000D01*
X136025000Y-110830000D02*
X136025000Y-110825000D01*
X142100000Y-106500000D02*
X142100000Y-104800000D01*
X135000000Y-109100000D02*
X137600000Y-106500000D01*
X135000000Y-109800000D02*
X135000000Y-109100000D01*
D46*
%TO.N,Net-(U8-REF)*%
X120500000Y-100500000D02*
X125040000Y-100500000D01*
X125040000Y-100500000D02*
X125780000Y-99760000D01*
%TO.N,Net-(U8-~{RESET})*%
X120500000Y-104500000D02*
X121070000Y-104500000D01*
X121070000Y-104500000D02*
X121280000Y-104710000D01*
D45*
%TO.N,Net-(U8-VPLL)*%
X122840000Y-101730000D02*
X125735000Y-101730000D01*
D46*
X121110000Y-102000000D02*
X121380000Y-101730000D01*
X120500000Y-102000000D02*
X121110000Y-102000000D01*
D45*
X125735000Y-101730000D02*
X125760000Y-101705000D01*
X121380000Y-101730000D02*
X122840000Y-101730000D01*
D46*
%TO.N,Net-(U8-VPHY)*%
X121170000Y-99500000D02*
X121380000Y-99710000D01*
D45*
X122850000Y-99710000D02*
X124312500Y-99710000D01*
X124312500Y-99710000D02*
X124320000Y-99717500D01*
X121380000Y-99710000D02*
X122850000Y-99710000D01*
D46*
X120500000Y-99500000D02*
X121170000Y-99500000D01*
%TO.N,USB_VBUS2*%
X160665000Y-88355000D02*
X160670000Y-88360000D01*
D45*
X160665000Y-86260000D02*
X160665000Y-87730000D01*
X156155000Y-87730000D02*
X156155000Y-86260000D01*
X156155000Y-86260000D02*
X156155000Y-84790000D01*
D46*
X160665000Y-87730000D02*
X160665000Y-88355000D01*
D45*
X160665000Y-84790000D02*
X160665000Y-86260000D01*
D43*
X173570000Y-86030000D02*
X176350000Y-86030000D01*
X176350000Y-86030000D02*
X176380000Y-86000000D01*
D46*
X156155000Y-88350000D02*
X156155000Y-87730000D01*
%TO.N,Net-(J6-SHIELD)*%
X107130000Y-119847500D02*
X107827500Y-120545000D01*
X107827500Y-120545000D02*
X104002500Y-120545000D01*
X107827500Y-111905000D02*
X104002500Y-111905000D01*
X107175000Y-111252500D02*
X107827500Y-111905000D01*
X107255000Y-122420000D02*
X107255000Y-121117500D01*
X104002500Y-111905000D02*
X104002500Y-120545000D01*
X107827500Y-111905000D02*
X107130000Y-112602500D01*
X107255000Y-121117500D02*
X107827500Y-120545000D01*
X107130000Y-112602500D02*
X107130000Y-119847500D01*
X107175000Y-110000000D02*
X107175000Y-111252500D01*
%TD*%
M02*
