<module id="DCC_REGS" HW_revision="" description="DCC Registers">
	<register id="DCCGCTRL" width="32" page="1" offset="0x0" internal="0" description="Global Control Register">
		<bitfield id="DCCENA" description="DCC Enable" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="ERRENA" description="Error Enable" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="SINGLESHOT" description="Single-Shot Enable" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="DONEENA" description="DONE Enable" begin="15" end="12" width="4" rwaccess="R/W"/>
	</register>
	<register id="DCCREV" width="32" page="1" offset="0x2" internal="0" description="DCC Revision Register">
		<bitfield id="MINOR" description="Minor Revision Number" begin="5" end="0" width="6" rwaccess="R"/>
		<bitfield id="CUSTOM" description="Custom Module Number" begin="7" end="6" width="2" rwaccess="R"/>
		<bitfield id="MAJOR" description="Major Revision Number" begin="10" end="8" width="3" rwaccess="R"/>
		<bitfield id="RTL" description="Design Release Number" begin="15" end="11" width="5" rwaccess="R"/>
		<bitfield id="FUNC" description="Functional Release Number" begin="27" end="16" width="12" rwaccess="R"/>
		<bitfield id="SCHEME" description="Defines Scheme for Module" begin="31" end="30" width="2" rwaccess="R=1"/>
	</register>
	<register id="DCCCNTSEED0" width="32" page="1" offset="0x4" internal="0" description="Counter 0 seed value">
		<bitfield id="COUNTSEED0" description="Seed Value for Counter 0" begin="19" end="0" width="20" rwaccess="R/W"/>
	</register>
	<register id="DCCVALIDSEED0" width="32" page="1" offset="0x6" internal="0" description="Valid 0 seed value">
		<bitfield id="VALIDSEED" description="Seed Value for Valid Duration Counter 0" begin="15" end="0" width="16" rwaccess="R/W"/>
	</register>
	<register id="DCCCNTSEED1" width="32" page="1" offset="0x8" internal="0" description="Counter 1 Seed Value">
		<bitfield id="COUNTSEED1" description="Seed Value for Counter 1" begin="19" end="0" width="20" rwaccess="R/W"/>
	</register>
	<register id="DCCSTATUS" width="32" page="1" offset="0xa" internal="0" description="DCC Status">
		<bitfield id="ERR" description="Error Flag" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="DONE" description="Single-Shot Done Flag" begin="1" end="1" width="1" rwaccess="R/W"/>
	</register>
	<register id="DCCCNT0" width="32" page="1" offset="0xc" internal="0" description="Counter 0 Value">
		<bitfield id="COUNT0" description="Current Value of Counter 0" begin="19" end="0" width="20" rwaccess="R"/>
	</register>
	<register id="DCCVALID0" width="32" page="1" offset="0xe" internal="0" description="Valid Value 0">
		<bitfield id="VALID0" description="Current Value of Valid 0" begin="15" end="0" width="16" rwaccess="R"/>
	</register>
	<register id="DCCCNT1" width="32" page="1" offset="0x10" internal="0" description="Counter 1 Value">
		<bitfield id="COUNT1" description="Current Value of Counter 1" begin="19" end="0" width="20" rwaccess="R"/>
	</register>
	<register id="DCCCLKSRC1" width="32" page="1" offset="0x12" internal="0" description="Clock Source 1">
		<bitfield id="CLKSRC1" description="Clock Source Select for Counter 1" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="KEY" description="Enables or Disables Clock Source Selection for COUNT1" begin="15" end="12" width="4" rwaccess="R/W"/>
	</register>
	<register id="DCCCLKSRC0" width="32" page="1" offset="0x14" internal="0" description="Clock Source 0">
		<bitfield id="CLKSRC0" description="Clock Source Select for Counter 0" begin="3" end="0" width="4" rwaccess="R/W"/>
	</register>
</module>
