// Seed: 4282273161
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output uwire id_3;
  inout wire id_2;
  input wire id_1;
  localparam id_7 = (-1'b0);
  logic id_8;
  logic \id_9 ;
  ;
  assign id_3 = -1;
  wor id_10;
  assign id_10 = -1 > id_7;
  assign id_4  = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_15,
      id_14,
      id_9,
      id_4
  );
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_16;
  wire id_17;
endmodule
