{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15680, "design__instance__area": 148977, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 196, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 10, "power__internal__total": 0.015751931816339493, "power__switching__total": 0.007622395176440477, "power__leakage__total": 1.5794252306022827e-07, "power__total": 0.023374484851956367, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.06047640337467841, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.06047640337467841, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3180392705878931, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.735045156657469, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 173, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 196, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 10, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.09213474688413124, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.09213474688413124, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.4888378729058834, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.871469254759443, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -42.814943913196544, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.871469254759443, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 196, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 10, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.04264227980307752, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.04264227980307752, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11433365688933929, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.439977400299472, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 183, "design__max_fanout_violation__count": 196, "design__max_cap_violation__count": 16, "clock__skew__worst_hold": -0.03601741229432146, "clock__skew__worst_setup": -0.10771939201076827, "timing__hold__ws": 0.1101765376783615, "timing__setup__ws": -2.203727041003535, "timing__hold__tns": 0, "timing__setup__tns": -51.55254147265981, "timing__hold__wns": 0, "timing__setup__wns": -2.203727041003535, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 468.47 479.19", "design__core__bbox": "5.52 10.88 462.76 467.84", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 78, "design__die__area": 224486, "design__core__area": 208940, "design__instance__count__stdcell": 15680, "design__instance__area__stdcell": 148977, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.71301, "design__instance__utilization__stdcell": 0.71301, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 12361701, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 339480, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2228, "antenna__violating__nets": 19, "antenna__violating__pins": 30, "route__antenna_violation__count": 19, "route__net": 12579, "route__net__special": 2, "route__drc_errors__iter:1": 9653, "route__wirelength__iter:1": 414887, "route__drc_errors__iter:2": 2975, "route__wirelength__iter:2": 409692, "route__drc_errors__iter:3": 2843, "route__wirelength__iter:3": 408348, "route__drc_errors__iter:4": 330, "route__wirelength__iter:4": 407235, "route__drc_errors__iter:5": 5, "route__wirelength__iter:5": 407239, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 407226, "route__drc_errors": 0, "route__wirelength": 407226, "route__vias": 86849, "route__vias__singlecut": 86849, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1183.06, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 178, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 178, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 178, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 196, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 6, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.05169576024688696, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.05169576024688696, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3126141656246298, "timing__setup__ws__corner:min_tt_025C_1v80": 2.921269975272002, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 178, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 122, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 196, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 6, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.0798203747913197, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.0798203747913197, "timing__hold__ws__corner:min_ss_100C_1v60": 0.5650204908318335, "timing__setup__ws__corner:min_ss_100C_1v60": -1.5375932073888896, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -32.83802478439746, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.5375932073888896, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 178, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 196, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 6, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.03601741229432146, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.03601741229432146, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1101765376783615, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.586912757228967, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 178, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 196, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 15, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.0723243707616541, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.0723243707616541, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32333170389596144, "timing__setup__ws__corner:max_tt_025C_1v80": 2.536146031635362, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 178, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 183, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 196, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 15, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.10771939201076827, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.10771939201076827, "timing__hold__ws__corner:max_ss_100C_1v60": 0.4188929321979008, "timing__setup__ws__corner:max_ss_100C_1v60": -2.203727041003535, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -51.55254147265981, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.203727041003535, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 178, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 196, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 16, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.05250849903504963, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.05250849903504963, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11913481649511685, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.303738820470159, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 178, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 178, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79852, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79969, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0014813, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0015591, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000304102, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0015591, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00031, "ir__drop__worst": 0.00148, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}