#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar 20 21:27:16 2023
# Process ID: 342873
# Current directory: /home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_axis_capture_0_4_synth_1
# Command line: vivado -log ebaz4205_axis_capture_0_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_axis_capture_0_4.tcl
# Log file: /home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_axis_capture_0_4_synth_1/ebaz4205_axis_capture_0_4.vds
# Journal file: /home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_axis_capture_0_4_synth_1/vivado.jou
# Running On: guido-UM690, OS: Linux, CPU Frequency: 1600.000 MHz, CPU Physical cores: 16, Host memory: 31270 MB
#-----------------------------------------------------------
source ebaz4205_axis_capture_0_4.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/IP_ps2_mouse'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/IP_axi_dynclk'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_axis_capture_0_4
Command: synth_design -top ebaz4205_axis_capture_0_4 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 343111
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2048.547 ; gain = 371.699 ; free physical = 10553 ; free virtual = 25981
Synthesis current peak Physical Memory [PSS] (MB): peak = 1487.319; parent = 1280.577; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3031.684; parent = 2054.488; children = 977.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ebaz4205_axis_capture_0_4' [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis_capture_0_4/synth/ebaz4205_axis_capture_0_4.vhd:85]
	Parameter C_CTRL_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_CTRL_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_CAPTURE_DATA_BYTES bound to: 4 - type: integer 
	Parameter C_CAPTURE_NUM_WORDS_EXP2 bound to: 11 - type: integer 
	Parameter C_IGNORE_VALID bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axis_capture' declared at '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/29bc/axis_capture.vhd:25' bound to instance 'U0' of component 'axis_capture' [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis_capture_0_4/synth/ebaz4205_axis_capture_0_4.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axis_capture' [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/29bc/axis_capture.vhd:71]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_CAPTURE_DATA_BYTES bound to: 4 - type: integer 
	Parameter C_CAPTURE_NUM_WORDS_EXP2 bound to: 11 - type: integer 
	Parameter C_IGNORE_VALID bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axis_capture_logic' declared at '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/29bc/axis_capture_logic.vhd:8' bound to instance 'axis_capture_inst' of component 'axis_capture_logic' [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/29bc/axis_capture.vhd:117]
INFO: [Synth 8-638] synthesizing module 'axis_capture_logic' [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/29bc/axis_capture_logic.vhd:93]
INFO: [Synth 8-226] default block is never used [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/29bc/axis_capture_logic.vhd:272]
INFO: [Synth 8-226] default block is never used [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/29bc/axis_capture_logic.vhd:416]
INFO: [Synth 8-638] synthesizing module 'dp_ram_1r_1w_2clk' [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/29bc/dp_ram_1r_1w_2clk.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'dp_ram_1r_1w_2clk' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/29bc/dp_ram_1r_1w_2clk.vhd:30]
WARNING: [Synth 8-3919] null assignment ignored [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/29bc/axis_capture_logic.vhd:521]
INFO: [Synth 8-256] done synthesizing module 'axis_capture_logic' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/29bc/axis_capture_logic.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'axis_capture' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/29bc/axis_capture.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'ebaz4205_axis_capture_0_4' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis_capture_0_4/synth/ebaz4205_axis_capture_0_4.vhd:85]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axis_capture_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axis_capture_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axis_capture_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module axis_capture_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module axis_capture_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module axis_capture_logic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2124.453 ; gain = 447.605 ; free physical = 10634 ; free virtual = 26063
Synthesis current peak Physical Memory [PSS] (MB): peak = 1487.319; parent = 1280.577; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3101.652; parent = 2124.457; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2139.297 ; gain = 462.449 ; free physical = 10634 ; free virtual = 26063
Synthesis current peak Physical Memory [PSS] (MB): peak = 1487.319; parent = 1280.577; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3116.496; parent = 2139.301; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2139.297 ; gain = 462.449 ; free physical = 10634 ; free virtual = 26063
Synthesis current peak Physical Memory [PSS] (MB): peak = 1487.319; parent = 1280.577; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3116.496; parent = 2139.301; children = 977.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2139.297 ; gain = 0.000 ; free physical = 10620 ; free virtual = 26049
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.047 ; gain = 0.000 ; free physical = 10535 ; free virtual = 25964
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2293.047 ; gain = 0.000 ; free physical = 10535 ; free virtual = 25964
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10605 ; free virtual = 26034
Synthesis current peak Physical Memory [PSS] (MB): peak = 1487.319; parent = 1280.577; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10605 ; free virtual = 26034
Synthesis current peak Physical Memory [PSS] (MB): peak = 1487.319; parent = 1280.577; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10605 ; free virtual = 26034
Synthesis current peak Physical Memory [PSS] (MB): peak = 1487.319; parent = 1280.577; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10596 ; free virtual = 26026
Synthesis current peak Physical Memory [PSS] (MB): peak = 1487.319; parent = 1280.577; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---RAMs : 
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   8 Input   32 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ctrl_s_axi_awprot[2] in module ebaz4205_axis_capture_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_s_axi_awprot[1] in module ebaz4205_axis_capture_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_s_axi_awprot[0] in module ebaz4205_axis_capture_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_s_axi_arprot[2] in module ebaz4205_axis_capture_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_s_axi_arprot[1] in module ebaz4205_axis_capture_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_s_axi_arprot[0] in module ebaz4205_axis_capture_0_4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10579 ; free virtual = 26013
Synthesis current peak Physical Memory [PSS] (MB): peak = 1487.319; parent = 1280.577; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ebaz4205_axis_capture_0_4 | U0/axis_capture_inst/test_ram_module/RAM_reg | 2 K x 32(NO_CHANGE)    | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+--------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10454 ; free virtual = 25888
Synthesis current peak Physical Memory [PSS] (MB): peak = 1582.584; parent = 1376.445; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10454 ; free virtual = 25888
Synthesis current peak Physical Memory [PSS] (MB): peak = 1582.881; parent = 1376.742; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ebaz4205_axis_capture_0_4 | U0/axis_capture_inst/test_ram_module/RAM_reg | 2 K x 32(NO_CHANGE)    | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+--------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10447 ; free virtual = 25881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1584.955; parent = 1378.816; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10458 ; free virtual = 25892
Synthesis current peak Physical Memory [PSS] (MB): peak = 1585.346; parent = 1379.207; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10457 ; free virtual = 25891
Synthesis current peak Physical Memory [PSS] (MB): peak = 1585.346; parent = 1379.207; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10457 ; free virtual = 25891
Synthesis current peak Physical Memory [PSS] (MB): peak = 1585.389; parent = 1379.250; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10457 ; free virtual = 25891
Synthesis current peak Physical Memory [PSS] (MB): peak = 1585.455; parent = 1379.316; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10457 ; free virtual = 25891
Synthesis current peak Physical Memory [PSS] (MB): peak = 1585.455; parent = 1379.316; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10457 ; free virtual = 25891
Synthesis current peak Physical Memory [PSS] (MB): peak = 1585.471; parent = 1379.332; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     2|
|3     |LUT2     |    13|
|4     |LUT3     |     5|
|5     |LUT4     |    11|
|6     |LUT5     |    43|
|7     |LUT6     |    48|
|8     |RAMB36E1 |     2|
|9     |FDRE     |   233|
|10    |FDSE     |    15|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10458 ; free virtual = 25892
Synthesis current peak Physical Memory [PSS] (MB): peak = 1585.506; parent = 1379.367; children = 206.742
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3238.230; parent = 2261.035; children = 977.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2293.047 ; gain = 462.449 ; free physical = 10511 ; free virtual = 25945
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2293.047 ; gain = 616.199 ; free physical = 10510 ; free virtual = 25944
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.047 ; gain = 0.000 ; free physical = 10615 ; free virtual = 26049
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.047 ; gain = 0.000 ; free physical = 10558 ; free virtual = 25992
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bdbd896e
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2293.047 ; gain = 889.598 ; free physical = 10768 ; free virtual = 26202
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_axis_capture_0_4_synth_1/ebaz4205_axis_capture_0_4.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ebaz4205_axis_capture_0_4, cache-ID = 371c08765de951d1
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_axis_capture_0_4_synth_1/ebaz4205_axis_capture_0_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_axis_capture_0_4_utilization_synth.rpt -pb ebaz4205_axis_capture_0_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 21:27:39 2023...
