Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun May 18 02:33:38 2025
| Host         : maskass running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              88 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           14 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------+-----------------------------------+------------------+----------------+--------------+
|    Clock Signal    |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-----------------------------------+-----------------------------------+------------------+----------------+--------------+
| ~clk_led_OBUF_BUFG |                                   | pipeline/DIEX_B_i1                |                1 |              5 |         5.00 |
| ~clk_led_OBUF_BUFG |                                   | pipeline/MEMRE_B_o[7]_i_1_n_0     |                3 |              8 |         2.67 |
| ~clk_led_OBUF_BUFG |                                   | pipeline/U_banc_instructions/ALEA |                3 |              8 |         2.67 |
| ~clk_led_OBUF_BUFG | pipeline/U_banc_instructions/E[0] |                                   |                2 |              8 |         4.00 |
|  clk_led_OBUF_BUFG |                                   |                                   |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG     |                                   |                                   |                7 |             23 |         3.29 |
|  clk_IBUF_BUFG     |                                   | rst_IBUF                          |                7 |             27 |         3.86 |
| ~clk_led_OBUF_BUFG |                                   |                                   |               14 |             50 |         3.57 |
+--------------------+-----------------------------------+-----------------------------------+------------------+----------------+--------------+


