
*** Running vivado
    with args -log BRAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BRAM.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source BRAM.tcl -notrace
Command: synth_design -top BRAM -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 406.352 ; gain = 98.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BRAM' [d:/FPGA_HDMI/08_4_hdmi_loop/ipcores/BRAM/synth/BRAM.vhd:76]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: BRAM.mif - type: string 
	Parameter C_INIT_FILE bound to: BRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 24 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 480000 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 480000 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 24 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 480000 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 480000 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 321 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 4 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     38.962852 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'd:/FPGA_HDMI/08_4_hdmi_loop/ipcores/BRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [d:/FPGA_HDMI/08_4_hdmi_loop/ipcores/BRAM/synth/BRAM.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'BRAM' (11#1) [d:/FPGA_HDMI/08_4_hdmi_loop/ipcores/BRAM/synth/BRAM.vhd:76]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12287]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12286]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12285]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12284]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12283]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12282]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12281]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12280]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12279]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12278]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12277]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12276]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12275]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12274]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12273]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12272]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12271]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12270]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12269]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12268]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12267]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12266]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12265]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12264]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12263]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12262]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12261]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12260]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12259]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12258]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12257]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12256]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12255]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12254]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12253]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12252]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12251]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12250]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12249]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12248]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12247]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12246]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12245]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12244]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12243]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12242]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12241]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12240]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12239]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12238]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12237]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12236]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12235]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12234]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12233]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12232]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12231]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12230]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12229]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12228]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12227]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12226]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12225]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12224]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12223]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12222]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12221]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12220]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12219]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12218]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12217]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12216]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12215]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12214]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12213]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12212]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12211]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:32 ; elapsed = 00:19:41 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:19:34 ; elapsed = 00:19:44 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 325 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_HDMI/08_4_hdmi_loop/ipcores/BRAM/BRAM_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/FPGA_HDMI/08_4_hdmi_loop/ipcores/BRAM/BRAM_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/FPGA_HDMI/08_4_hdmi_loop/hdmi_loop.runs/BRAM_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA_HDMI/08_4_hdmi_loop/hdmi_loop.runs/BRAM_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 5661.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:20:02 ; elapsed = 00:20:12 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:20:02 ; elapsed = 00:20:13 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/FPGA_HDMI/08_4_hdmi_loop/hdmi_loop.runs/BRAM_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:20:02 ; elapsed = 00:20:13 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:22:04 ; elapsed = 00:22:16 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
	                9 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1026  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 512   
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[18]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[17]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[16]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[15]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[14]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[13]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[12]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[11]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[10]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[9]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[8]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[7]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[6]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[5]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[4]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[3]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[2]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[1]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[0]) is unused and will be removed from module blk_mem_gen_mux.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[18]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[17]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[16]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[15]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[14]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[13]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[12]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[11]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[10]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[9]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[8]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[7]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[6]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[5]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[4]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[3]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[2]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[1]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[0]) is unused and will be removed from module blk_mem_gen_mux__parameterized0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:23:15 ; elapsed = 00:23:28 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:23:25 ; elapsed = 00:23:38 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:23:26 ; elapsed = 00:23:40 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:23:28 ; elapsed = 00:23:41 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:23:29 ; elapsed = 00:23:42 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:23:29 ; elapsed = 00:23:43 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:23:30 ; elapsed = 00:23:44 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:23:31 ; elapsed = 00:23:44 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:23:31 ; elapsed = 00:23:44 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:23:31 ; elapsed = 00:23:44 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |LUT2         |     2|
|2     |LUT3         |    14|
|3     |LUT4         |    30|
|4     |LUT5         |    52|
|5     |LUT6         |  1464|
|6     |MUXF7        |   552|
|7     |RAMB18E1     |     2|
|8     |RAMB18E1_1   |     1|
|9     |RAMB18E1_2   |     1|
|10    |RAMB36E1     |     1|
|11    |RAMB36E1_1   |    18|
|12    |RAMB36E1_10  |     1|
|13    |RAMB36E1_100 |     1|
|14    |RAMB36E1_101 |     1|
|15    |RAMB36E1_102 |     1|
|16    |RAMB36E1_103 |     1|
|17    |RAMB36E1_104 |     1|
|18    |RAMB36E1_105 |     1|
|19    |RAMB36E1_106 |     1|
|20    |RAMB36E1_107 |     1|
|21    |RAMB36E1_108 |     1|
|22    |RAMB36E1_109 |     1|
|23    |RAMB36E1_11  |     1|
|24    |RAMB36E1_110 |     1|
|25    |RAMB36E1_111 |     1|
|26    |RAMB36E1_112 |     1|
|27    |RAMB36E1_113 |     1|
|28    |RAMB36E1_114 |     1|
|29    |RAMB36E1_115 |     1|
|30    |RAMB36E1_116 |     1|
|31    |RAMB36E1_117 |     1|
|32    |RAMB36E1_118 |     1|
|33    |RAMB36E1_119 |     1|
|34    |RAMB36E1_12  |     1|
|35    |RAMB36E1_120 |     1|
|36    |RAMB36E1_121 |     1|
|37    |RAMB36E1_122 |     1|
|38    |RAMB36E1_123 |     1|
|39    |RAMB36E1_124 |     1|
|40    |RAMB36E1_125 |     1|
|41    |RAMB36E1_126 |     1|
|42    |RAMB36E1_127 |     1|
|43    |RAMB36E1_128 |     1|
|44    |RAMB36E1_129 |     1|
|45    |RAMB36E1_13  |     1|
|46    |RAMB36E1_130 |     1|
|47    |RAMB36E1_131 |     1|
|48    |RAMB36E1_132 |     1|
|49    |RAMB36E1_133 |     1|
|50    |RAMB36E1_134 |     1|
|51    |RAMB36E1_135 |     1|
|52    |RAMB36E1_136 |     1|
|53    |RAMB36E1_137 |     1|
|54    |RAMB36E1_138 |     1|
|55    |RAMB36E1_139 |     1|
|56    |RAMB36E1_14  |     1|
|57    |RAMB36E1_140 |     1|
|58    |RAMB36E1_141 |     1|
|59    |RAMB36E1_142 |     1|
|60    |RAMB36E1_143 |     1|
|61    |RAMB36E1_144 |     1|
|62    |RAMB36E1_145 |     1|
|63    |RAMB36E1_146 |     1|
|64    |RAMB36E1_147 |     1|
|65    |RAMB36E1_148 |     1|
|66    |RAMB36E1_149 |     1|
|67    |RAMB36E1_15  |     1|
|68    |RAMB36E1_150 |     1|
|69    |RAMB36E1_151 |     1|
|70    |RAMB36E1_152 |     1|
|71    |RAMB36E1_153 |     1|
|72    |RAMB36E1_154 |     1|
|73    |RAMB36E1_155 |     1|
|74    |RAMB36E1_156 |     1|
|75    |RAMB36E1_157 |     2|
|76    |RAMB36E1_158 |     1|
|77    |RAMB36E1_159 |     1|
|78    |RAMB36E1_16  |     1|
|79    |RAMB36E1_160 |     1|
|80    |RAMB36E1_161 |     1|
|81    |RAMB36E1_162 |     1|
|82    |RAMB36E1_163 |     1|
|83    |RAMB36E1_164 |     1|
|84    |RAMB36E1_165 |     1|
|85    |RAMB36E1_166 |     1|
|86    |RAMB36E1_167 |     1|
|87    |RAMB36E1_168 |     1|
|88    |RAMB36E1_169 |     1|
|89    |RAMB36E1_17  |     1|
|90    |RAMB36E1_170 |     1|
|91    |RAMB36E1_171 |     1|
|92    |RAMB36E1_172 |     1|
|93    |RAMB36E1_173 |     1|
|94    |RAMB36E1_174 |     1|
|95    |RAMB36E1_175 |     1|
|96    |RAMB36E1_176 |     1|
|97    |RAMB36E1_177 |     1|
|98    |RAMB36E1_178 |     1|
|99    |RAMB36E1_179 |     1|
|100   |RAMB36E1_18  |   104|
|101   |RAMB36E1_180 |     1|
|102   |RAMB36E1_181 |     1|
|103   |RAMB36E1_182 |     1|
|104   |RAMB36E1_19  |     1|
|105   |RAMB36E1_2   |     1|
|106   |RAMB36E1_20  |     1|
|107   |RAMB36E1_21  |     1|
|108   |RAMB36E1_22  |     1|
|109   |RAMB36E1_23  |     1|
|110   |RAMB36E1_24  |     1|
|111   |RAMB36E1_25  |     1|
|112   |RAMB36E1_26  |     1|
|113   |RAMB36E1_27  |     1|
|114   |RAMB36E1_28  |     1|
|115   |RAMB36E1_29  |     1|
|116   |RAMB36E1_3   |     1|
|117   |RAMB36E1_30  |     1|
|118   |RAMB36E1_31  |     1|
|119   |RAMB36E1_32  |     1|
|120   |RAMB36E1_33  |     1|
|121   |RAMB36E1_34  |     1|
|122   |RAMB36E1_35  |     1|
|123   |RAMB36E1_36  |     1|
|124   |RAMB36E1_37  |     1|
|125   |RAMB36E1_38  |     1|
|126   |RAMB36E1_39  |     1|
|127   |RAMB36E1_4   |     1|
|128   |RAMB36E1_40  |     1|
|129   |RAMB36E1_41  |     1|
|130   |RAMB36E1_42  |     1|
|131   |RAMB36E1_43  |     1|
|132   |RAMB36E1_44  |     1|
|133   |RAMB36E1_45  |     1|
|134   |RAMB36E1_46  |     1|
|135   |RAMB36E1_47  |     1|
|136   |RAMB36E1_48  |     1|
|137   |RAMB36E1_49  |     1|
|138   |RAMB36E1_5   |     1|
|139   |RAMB36E1_50  |     1|
|140   |RAMB36E1_51  |     1|
|141   |RAMB36E1_52  |     1|
|142   |RAMB36E1_53  |     1|
|143   |RAMB36E1_54  |     1|
|144   |RAMB36E1_55  |     1|
|145   |RAMB36E1_56  |     1|
|146   |RAMB36E1_57  |     1|
|147   |RAMB36E1_58  |     1|
|148   |RAMB36E1_59  |     1|
|149   |RAMB36E1_6   |     1|
|150   |RAMB36E1_60  |     1|
|151   |RAMB36E1_61  |     1|
|152   |RAMB36E1_62  |     1|
|153   |RAMB36E1_63  |     1|
|154   |RAMB36E1_64  |     1|
|155   |RAMB36E1_65  |     1|
|156   |RAMB36E1_66  |     1|
|157   |RAMB36E1_67  |     1|
|158   |RAMB36E1_68  |     1|
|159   |RAMB36E1_69  |     1|
|160   |RAMB36E1_7   |     1|
|161   |RAMB36E1_70  |     1|
|162   |RAMB36E1_71  |     1|
|163   |RAMB36E1_72  |     1|
|164   |RAMB36E1_73  |     1|
|165   |RAMB36E1_74  |     1|
|166   |RAMB36E1_75  |     1|
|167   |RAMB36E1_76  |     1|
|168   |RAMB36E1_77  |     1|
|169   |RAMB36E1_78  |     1|
|170   |RAMB36E1_79  |     1|
|171   |RAMB36E1_8   |    18|
|172   |RAMB36E1_80  |     1|
|173   |RAMB36E1_81  |     1|
|174   |RAMB36E1_82  |     1|
|175   |RAMB36E1_83  |     1|
|176   |RAMB36E1_84  |     1|
|177   |RAMB36E1_85  |     1|
|178   |RAMB36E1_86  |     1|
|179   |RAMB36E1_87  |     1|
|180   |RAMB36E1_88  |     1|
|181   |RAMB36E1_89  |     1|
|182   |RAMB36E1_9   |     1|
|183   |RAMB36E1_90  |     1|
|184   |RAMB36E1_91  |     1|
|185   |RAMB36E1_92  |     1|
|186   |RAMB36E1_93  |     1|
|187   |RAMB36E1_94  |     1|
|188   |RAMB36E1_95  |     1|
|189   |RAMB36E1_96  |     1|
|190   |RAMB36E1_97  |     1|
|191   |RAMB36E1_98  |     1|
|192   |RAMB36E1_99  |     1|
|193   |FDRE         |    50|
+------+-------------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------------+------+
|      |Instance                                     |Module                                          |Cells |
+------+---------------------------------------------+------------------------------------------------+------+
|1     |top                                          |                                                |  2489|
|2     |  U0                                         |blk_mem_gen_v8_4_1                              |  2489|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                        |  2489|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                 |  2489|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                        |  2489|
|6     |          \has_mux_a.A                       |blk_mem_gen_mux                                 |   949|
|7     |          \has_mux_b.B                       |blk_mem_gen_mux__parameterized0                 |   949|
|8     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                          |     2|
|9     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                   |     2|
|10    |          \ramloop[100].ram.r                |blk_mem_gen_prim_width__parameterized99         |     3|
|11    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized99  |     3|
|12    |          \ramloop[101].ram.r                |blk_mem_gen_prim_width__parameterized100        |     3|
|13    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized100 |     3|
|14    |          \ramloop[102].ram.r                |blk_mem_gen_prim_width__parameterized101        |     3|
|15    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized101 |     3|
|16    |          \ramloop[103].ram.r                |blk_mem_gen_prim_width__parameterized102        |     3|
|17    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized102 |     3|
|18    |          \ramloop[104].ram.r                |blk_mem_gen_prim_width__parameterized103        |     3|
|19    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized103 |     3|
|20    |          \ramloop[105].ram.r                |blk_mem_gen_prim_width__parameterized104        |     3|
|21    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized104 |     3|
|22    |          \ramloop[106].ram.r                |blk_mem_gen_prim_width__parameterized105        |     3|
|23    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized105 |     3|
|24    |          \ramloop[107].ram.r                |blk_mem_gen_prim_width__parameterized106        |     3|
|25    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized106 |     3|
|26    |          \ramloop[108].ram.r                |blk_mem_gen_prim_width__parameterized107        |     3|
|27    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized107 |     3|
|28    |          \ramloop[109].ram.r                |blk_mem_gen_prim_width__parameterized108        |     3|
|29    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized108 |     3|
|30    |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9          |     2|
|31    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9   |     2|
|32    |          \ramloop[110].ram.r                |blk_mem_gen_prim_width__parameterized109        |     3|
|33    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized109 |     3|
|34    |          \ramloop[111].ram.r                |blk_mem_gen_prim_width__parameterized110        |     3|
|35    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized110 |     3|
|36    |          \ramloop[112].ram.r                |blk_mem_gen_prim_width__parameterized111        |     3|
|37    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized111 |     3|
|38    |          \ramloop[113].ram.r                |blk_mem_gen_prim_width__parameterized112        |     3|
|39    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized112 |     3|
|40    |          \ramloop[114].ram.r                |blk_mem_gen_prim_width__parameterized113        |     3|
|41    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized113 |     3|
|42    |          \ramloop[115].ram.r                |blk_mem_gen_prim_width__parameterized114        |     3|
|43    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized114 |     3|
|44    |          \ramloop[116].ram.r                |blk_mem_gen_prim_width__parameterized115        |     3|
|45    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized115 |     3|
|46    |          \ramloop[117].ram.r                |blk_mem_gen_prim_width__parameterized116        |     3|
|47    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized116 |     3|
|48    |          \ramloop[118].ram.r                |blk_mem_gen_prim_width__parameterized117        |     3|
|49    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized117 |     3|
|50    |          \ramloop[119].ram.r                |blk_mem_gen_prim_width__parameterized118        |     3|
|51    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized118 |     3|
|52    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10         |     2|
|53    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10  |     2|
|54    |          \ramloop[120].ram.r                |blk_mem_gen_prim_width__parameterized119        |     3|
|55    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized119 |     3|
|56    |          \ramloop[121].ram.r                |blk_mem_gen_prim_width__parameterized120        |     3|
|57    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized120 |     3|
|58    |          \ramloop[122].ram.r                |blk_mem_gen_prim_width__parameterized121        |     3|
|59    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized121 |     3|
|60    |          \ramloop[123].ram.r                |blk_mem_gen_prim_width__parameterized122        |     3|
|61    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized122 |     3|
|62    |          \ramloop[124].ram.r                |blk_mem_gen_prim_width__parameterized123        |     3|
|63    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized123 |     3|
|64    |          \ramloop[125].ram.r                |blk_mem_gen_prim_width__parameterized124        |     3|
|65    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized124 |     3|
|66    |          \ramloop[126].ram.r                |blk_mem_gen_prim_width__parameterized125        |     3|
|67    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized125 |     3|
|68    |          \ramloop[127].ram.r                |blk_mem_gen_prim_width__parameterized126        |     3|
|69    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized126 |     3|
|70    |          \ramloop[128].ram.r                |blk_mem_gen_prim_width__parameterized127        |     3|
|71    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized127 |     3|
|72    |          \ramloop[129].ram.r                |blk_mem_gen_prim_width__parameterized128        |     3|
|73    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized128 |     3|
|74    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11         |     2|
|75    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11  |     2|
|76    |          \ramloop[130].ram.r                |blk_mem_gen_prim_width__parameterized129        |     3|
|77    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized129 |     3|
|78    |          \ramloop[131].ram.r                |blk_mem_gen_prim_width__parameterized130        |     3|
|79    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized130 |     3|
|80    |          \ramloop[132].ram.r                |blk_mem_gen_prim_width__parameterized131        |     3|
|81    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized131 |     3|
|82    |          \ramloop[133].ram.r                |blk_mem_gen_prim_width__parameterized132        |     3|
|83    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized132 |     3|
|84    |          \ramloop[134].ram.r                |blk_mem_gen_prim_width__parameterized133        |     5|
|85    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized133 |     5|
|86    |          \ramloop[135].ram.r                |blk_mem_gen_prim_width__parameterized134        |     1|
|87    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized134 |     1|
|88    |          \ramloop[136].ram.r                |blk_mem_gen_prim_width__parameterized135        |     1|
|89    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized135 |     1|
|90    |          \ramloop[137].ram.r                |blk_mem_gen_prim_width__parameterized136        |     1|
|91    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized136 |     1|
|92    |          \ramloop[138].ram.r                |blk_mem_gen_prim_width__parameterized137        |     1|
|93    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized137 |     1|
|94    |          \ramloop[139].ram.r                |blk_mem_gen_prim_width__parameterized138        |     1|
|95    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized138 |     1|
|96    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12         |     2|
|97    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12  |     2|
|98    |          \ramloop[140].ram.r                |blk_mem_gen_prim_width__parameterized139        |     1|
|99    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized139 |     1|
|100   |          \ramloop[141].ram.r                |blk_mem_gen_prim_width__parameterized140        |     1|
|101   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized140 |     1|
|102   |          \ramloop[142].ram.r                |blk_mem_gen_prim_width__parameterized141        |     1|
|103   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized141 |     1|
|104   |          \ramloop[143].ram.r                |blk_mem_gen_prim_width__parameterized142        |     1|
|105   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized142 |     1|
|106   |          \ramloop[144].ram.r                |blk_mem_gen_prim_width__parameterized143        |     1|
|107   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized143 |     1|
|108   |          \ramloop[145].ram.r                |blk_mem_gen_prim_width__parameterized144        |     1|
|109   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized144 |     1|
|110   |          \ramloop[146].ram.r                |blk_mem_gen_prim_width__parameterized145        |     1|
|111   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized145 |     1|
|112   |          \ramloop[147].ram.r                |blk_mem_gen_prim_width__parameterized146        |     1|
|113   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized146 |     1|
|114   |          \ramloop[148].ram.r                |blk_mem_gen_prim_width__parameterized147        |     1|
|115   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized147 |     1|
|116   |          \ramloop[149].ram.r                |blk_mem_gen_prim_width__parameterized148        |     1|
|117   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized148 |     1|
|118   |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13         |     2|
|119   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13  |     2|
|120   |          \ramloop[150].ram.r                |blk_mem_gen_prim_width__parameterized149        |     1|
|121   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized149 |     1|
|122   |          \ramloop[151].ram.r                |blk_mem_gen_prim_width__parameterized150        |     1|
|123   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized150 |     1|
|124   |          \ramloop[152].ram.r                |blk_mem_gen_prim_width__parameterized151        |     1|
|125   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized151 |     1|
|126   |          \ramloop[153].ram.r                |blk_mem_gen_prim_width__parameterized152        |     1|
|127   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized152 |     1|
|128   |          \ramloop[154].ram.r                |blk_mem_gen_prim_width__parameterized153        |     1|
|129   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized153 |     1|
|130   |          \ramloop[155].ram.r                |blk_mem_gen_prim_width__parameterized154        |     1|
|131   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized154 |     1|
|132   |          \ramloop[156].ram.r                |blk_mem_gen_prim_width__parameterized155        |     1|
|133   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized155 |     1|
|134   |          \ramloop[157].ram.r                |blk_mem_gen_prim_width__parameterized156        |     1|
|135   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized156 |     1|
|136   |          \ramloop[158].ram.r                |blk_mem_gen_prim_width__parameterized157        |     1|
|137   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized157 |     1|
|138   |          \ramloop[159].ram.r                |blk_mem_gen_prim_width__parameterized158        |     1|
|139   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized158 |     1|
|140   |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14         |     2|
|141   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14  |     2|
|142   |          \ramloop[160].ram.r                |blk_mem_gen_prim_width__parameterized159        |     1|
|143   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized159 |     1|
|144   |          \ramloop[161].ram.r                |blk_mem_gen_prim_width__parameterized160        |     1|
|145   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized160 |     1|
|146   |          \ramloop[162].ram.r                |blk_mem_gen_prim_width__parameterized161        |     1|
|147   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized161 |     1|
|148   |          \ramloop[163].ram.r                |blk_mem_gen_prim_width__parameterized162        |     1|
|149   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized162 |     1|
|150   |          \ramloop[164].ram.r                |blk_mem_gen_prim_width__parameterized163        |     1|
|151   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized163 |     1|
|152   |          \ramloop[165].ram.r                |blk_mem_gen_prim_width__parameterized164        |     1|
|153   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized164 |     1|
|154   |          \ramloop[166].ram.r                |blk_mem_gen_prim_width__parameterized165        |     1|
|155   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized165 |     1|
|156   |          \ramloop[167].ram.r                |blk_mem_gen_prim_width__parameterized166        |     1|
|157   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized166 |     1|
|158   |          \ramloop[168].ram.r                |blk_mem_gen_prim_width__parameterized167        |     1|
|159   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized167 |     1|
|160   |          \ramloop[169].ram.r                |blk_mem_gen_prim_width__parameterized168        |     1|
|161   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized168 |     1|
|162   |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15         |     1|
|163   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15  |     1|
|164   |          \ramloop[170].ram.r                |blk_mem_gen_prim_width__parameterized169        |     1|
|165   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized169 |     1|
|166   |          \ramloop[171].ram.r                |blk_mem_gen_prim_width__parameterized170        |     1|
|167   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized170 |     1|
|168   |          \ramloop[172].ram.r                |blk_mem_gen_prim_width__parameterized171        |     1|
|169   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized171 |     1|
|170   |          \ramloop[173].ram.r                |blk_mem_gen_prim_width__parameterized172        |     1|
|171   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized172 |     1|
|172   |          \ramloop[174].ram.r                |blk_mem_gen_prim_width__parameterized173        |     1|
|173   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized173 |     1|
|174   |          \ramloop[175].ram.r                |blk_mem_gen_prim_width__parameterized174        |     1|
|175   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized174 |     1|
|176   |          \ramloop[176].ram.r                |blk_mem_gen_prim_width__parameterized175        |     1|
|177   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized175 |     1|
|178   |          \ramloop[177].ram.r                |blk_mem_gen_prim_width__parameterized176        |     1|
|179   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized176 |     1|
|180   |          \ramloop[178].ram.r                |blk_mem_gen_prim_width__parameterized177        |     1|
|181   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized177 |     1|
|182   |          \ramloop[179].ram.r                |blk_mem_gen_prim_width__parameterized178        |     1|
|183   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized178 |     1|
|184   |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16         |     5|
|185   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16  |     5|
|186   |          \ramloop[180].ram.r                |blk_mem_gen_prim_width__parameterized179        |     1|
|187   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized179 |     1|
|188   |          \ramloop[181].ram.r                |blk_mem_gen_prim_width__parameterized180        |     1|
|189   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized180 |     1|
|190   |          \ramloop[182].ram.r                |blk_mem_gen_prim_width__parameterized181        |     1|
|191   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized181 |     1|
|192   |          \ramloop[183].ram.r                |blk_mem_gen_prim_width__parameterized182        |     1|
|193   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized182 |     1|
|194   |          \ramloop[184].ram.r                |blk_mem_gen_prim_width__parameterized183        |     1|
|195   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized183 |     1|
|196   |          \ramloop[185].ram.r                |blk_mem_gen_prim_width__parameterized184        |     1|
|197   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized184 |     1|
|198   |          \ramloop[186].ram.r                |blk_mem_gen_prim_width__parameterized185        |     1|
|199   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized185 |     1|
|200   |          \ramloop[187].ram.r                |blk_mem_gen_prim_width__parameterized186        |     1|
|201   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized186 |     1|
|202   |          \ramloop[188].ram.r                |blk_mem_gen_prim_width__parameterized187        |     1|
|203   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized187 |     1|
|204   |          \ramloop[189].ram.r                |blk_mem_gen_prim_width__parameterized188        |     1|
|205   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized188 |     1|
|206   |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17         |     3|
|207   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized17  |     3|
|208   |          \ramloop[190].ram.r                |blk_mem_gen_prim_width__parameterized189        |     1|
|209   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized189 |     1|
|210   |          \ramloop[191].ram.r                |blk_mem_gen_prim_width__parameterized190        |     1|
|211   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized190 |     1|
|212   |          \ramloop[192].ram.r                |blk_mem_gen_prim_width__parameterized191        |     1|
|213   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized191 |     1|
|214   |          \ramloop[193].ram.r                |blk_mem_gen_prim_width__parameterized192        |     1|
|215   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized192 |     1|
|216   |          \ramloop[194].ram.r                |blk_mem_gen_prim_width__parameterized193        |     1|
|217   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized193 |     1|
|218   |          \ramloop[195].ram.r                |blk_mem_gen_prim_width__parameterized194        |     1|
|219   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized194 |     1|
|220   |          \ramloop[196].ram.r                |blk_mem_gen_prim_width__parameterized195        |     1|
|221   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized195 |     1|
|222   |          \ramloop[197].ram.r                |blk_mem_gen_prim_width__parameterized196        |     1|
|223   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized196 |     1|
|224   |          \ramloop[198].ram.r                |blk_mem_gen_prim_width__parameterized197        |     1|
|225   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized197 |     1|
|226   |          \ramloop[199].ram.r                |blk_mem_gen_prim_width__parameterized198        |     1|
|227   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized198 |     1|
|228   |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18         |     3|
|229   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized18  |     3|
|230   |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0          |     2|
|231   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0   |     2|
|232   |          \ramloop[200].ram.r                |blk_mem_gen_prim_width__parameterized199        |     1|
|233   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized199 |     1|
|234   |          \ramloop[201].ram.r                |blk_mem_gen_prim_width__parameterized200        |     1|
|235   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized200 |     1|
|236   |          \ramloop[202].ram.r                |blk_mem_gen_prim_width__parameterized201        |     1|
|237   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized201 |     1|
|238   |          \ramloop[203].ram.r                |blk_mem_gen_prim_width__parameterized202        |     1|
|239   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized202 |     1|
|240   |          \ramloop[204].ram.r                |blk_mem_gen_prim_width__parameterized203        |     1|
|241   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized203 |     1|
|242   |          \ramloop[205].ram.r                |blk_mem_gen_prim_width__parameterized204        |     1|
|243   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized204 |     1|
|244   |          \ramloop[206].ram.r                |blk_mem_gen_prim_width__parameterized205        |     1|
|245   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized205 |     1|
|246   |          \ramloop[207].ram.r                |blk_mem_gen_prim_width__parameterized206        |     1|
|247   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized206 |     1|
|248   |          \ramloop[208].ram.r                |blk_mem_gen_prim_width__parameterized207        |     1|
|249   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized207 |     1|
|250   |          \ramloop[209].ram.r                |blk_mem_gen_prim_width__parameterized208        |     1|
|251   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized208 |     1|
|252   |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19         |     3|
|253   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized19  |     3|
|254   |          \ramloop[210].ram.r                |blk_mem_gen_prim_width__parameterized209        |     1|
|255   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized209 |     1|
|256   |          \ramloop[211].ram.r                |blk_mem_gen_prim_width__parameterized210        |     1|
|257   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized210 |     1|
|258   |          \ramloop[212].ram.r                |blk_mem_gen_prim_width__parameterized211        |     1|
|259   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized211 |     1|
|260   |          \ramloop[213].ram.r                |blk_mem_gen_prim_width__parameterized212        |     1|
|261   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized212 |     1|
|262   |          \ramloop[214].ram.r                |blk_mem_gen_prim_width__parameterized213        |     1|
|263   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized213 |     1|
|264   |          \ramloop[215].ram.r                |blk_mem_gen_prim_width__parameterized214        |     1|
|265   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized214 |     1|
|266   |          \ramloop[216].ram.r                |blk_mem_gen_prim_width__parameterized215        |     1|
|267   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized215 |     1|
|268   |          \ramloop[217].ram.r                |blk_mem_gen_prim_width__parameterized216        |     1|
|269   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized216 |     1|
|270   |          \ramloop[218].ram.r                |blk_mem_gen_prim_width__parameterized217        |     1|
|271   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized217 |     1|
|272   |          \ramloop[219].ram.r                |blk_mem_gen_prim_width__parameterized218        |     1|
|273   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized218 |     1|
|274   |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20         |     3|
|275   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized20  |     3|
|276   |          \ramloop[220].ram.r                |blk_mem_gen_prim_width__parameterized219        |     1|
|277   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized219 |     1|
|278   |          \ramloop[221].ram.r                |blk_mem_gen_prim_width__parameterized220        |     1|
|279   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized220 |     1|
|280   |          \ramloop[222].ram.r                |blk_mem_gen_prim_width__parameterized221        |     1|
|281   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized221 |     1|
|282   |          \ramloop[223].ram.r                |blk_mem_gen_prim_width__parameterized222        |     1|
|283   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized222 |     1|
|284   |          \ramloop[224].ram.r                |blk_mem_gen_prim_width__parameterized223        |     1|
|285   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized223 |     1|
|286   |          \ramloop[225].ram.r                |blk_mem_gen_prim_width__parameterized224        |     1|
|287   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized224 |     1|
|288   |          \ramloop[226].ram.r                |blk_mem_gen_prim_width__parameterized225        |     1|
|289   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized225 |     1|
|290   |          \ramloop[227].ram.r                |blk_mem_gen_prim_width__parameterized226        |     1|
|291   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized226 |     1|
|292   |          \ramloop[228].ram.r                |blk_mem_gen_prim_width__parameterized227        |     1|
|293   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized227 |     1|
|294   |          \ramloop[229].ram.r                |blk_mem_gen_prim_width__parameterized228        |     1|
|295   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized228 |     1|
|296   |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21         |     3|
|297   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized21  |     3|
|298   |          \ramloop[230].ram.r                |blk_mem_gen_prim_width__parameterized229        |     1|
|299   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized229 |     1|
|300   |          \ramloop[231].ram.r                |blk_mem_gen_prim_width__parameterized230        |     1|
|301   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized230 |     1|
|302   |          \ramloop[232].ram.r                |blk_mem_gen_prim_width__parameterized231        |     1|
|303   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized231 |     1|
|304   |          \ramloop[233].ram.r                |blk_mem_gen_prim_width__parameterized232        |     1|
|305   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized232 |     1|
|306   |          \ramloop[234].ram.r                |blk_mem_gen_prim_width__parameterized233        |     1|
|307   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized233 |     1|
|308   |          \ramloop[235].ram.r                |blk_mem_gen_prim_width__parameterized234        |     1|
|309   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized234 |     1|
|310   |          \ramloop[236].ram.r                |blk_mem_gen_prim_width__parameterized235        |     1|
|311   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized235 |     1|
|312   |          \ramloop[237].ram.r                |blk_mem_gen_prim_width__parameterized236        |     1|
|313   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized236 |     1|
|314   |          \ramloop[238].ram.r                |blk_mem_gen_prim_width__parameterized237        |     1|
|315   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized237 |     1|
|316   |          \ramloop[239].ram.r                |blk_mem_gen_prim_width__parameterized238        |     1|
|317   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized238 |     1|
|318   |          \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22         |     3|
|319   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized22  |     3|
|320   |          \ramloop[240].ram.r                |blk_mem_gen_prim_width__parameterized239        |     1|
|321   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized239 |     1|
|322   |          \ramloop[241].ram.r                |blk_mem_gen_prim_width__parameterized240        |     1|
|323   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized240 |     1|
|324   |          \ramloop[242].ram.r                |blk_mem_gen_prim_width__parameterized241        |     1|
|325   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized241 |     1|
|326   |          \ramloop[243].ram.r                |blk_mem_gen_prim_width__parameterized242        |     1|
|327   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized242 |     1|
|328   |          \ramloop[244].ram.r                |blk_mem_gen_prim_width__parameterized243        |     1|
|329   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized243 |     1|
|330   |          \ramloop[245].ram.r                |blk_mem_gen_prim_width__parameterized244        |     1|
|331   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized244 |     1|
|332   |          \ramloop[246].ram.r                |blk_mem_gen_prim_width__parameterized245        |     1|
|333   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized245 |     1|
|334   |          \ramloop[247].ram.r                |blk_mem_gen_prim_width__parameterized246        |     1|
|335   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized246 |     1|
|336   |          \ramloop[248].ram.r                |blk_mem_gen_prim_width__parameterized247        |     1|
|337   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized247 |     1|
|338   |          \ramloop[249].ram.r                |blk_mem_gen_prim_width__parameterized248        |     1|
|339   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized248 |     1|
|340   |          \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23         |     3|
|341   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized23  |     3|
|342   |          \ramloop[250].ram.r                |blk_mem_gen_prim_width__parameterized249        |     1|
|343   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized249 |     1|
|344   |          \ramloop[251].ram.r                |blk_mem_gen_prim_width__parameterized250        |     1|
|345   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized250 |     1|
|346   |          \ramloop[252].ram.r                |blk_mem_gen_prim_width__parameterized251        |     2|
|347   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized251 |     2|
|348   |          \ramloop[253].ram.r                |blk_mem_gen_prim_width__parameterized252        |     2|
|349   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized252 |     2|
|350   |          \ramloop[254].ram.r                |blk_mem_gen_prim_width__parameterized253        |     2|
|351   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized253 |     2|
|352   |          \ramloop[255].ram.r                |blk_mem_gen_prim_width__parameterized254        |     2|
|353   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized254 |     2|
|354   |          \ramloop[256].ram.r                |blk_mem_gen_prim_width__parameterized255        |     2|
|355   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized255 |     2|
|356   |          \ramloop[257].ram.r                |blk_mem_gen_prim_width__parameterized256        |     2|
|357   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized256 |     2|
|358   |          \ramloop[258].ram.r                |blk_mem_gen_prim_width__parameterized257        |     2|
|359   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized257 |     2|
|360   |          \ramloop[259].ram.r                |blk_mem_gen_prim_width__parameterized258        |     3|
|361   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized258 |     3|
|362   |          \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24         |     3|
|363   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized24  |     3|
|364   |          \ramloop[260].ram.r                |blk_mem_gen_prim_width__parameterized259        |     1|
|365   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized259 |     1|
|366   |          \ramloop[261].ram.r                |blk_mem_gen_prim_width__parameterized260        |     2|
|367   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized260 |     2|
|368   |          \ramloop[262].ram.r                |blk_mem_gen_prim_width__parameterized261        |     2|
|369   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized261 |     2|
|370   |          \ramloop[263].ram.r                |blk_mem_gen_prim_width__parameterized262        |     2|
|371   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized262 |     2|
|372   |          \ramloop[264].ram.r                |blk_mem_gen_prim_width__parameterized263        |     2|
|373   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized263 |     2|
|374   |          \ramloop[265].ram.r                |blk_mem_gen_prim_width__parameterized264        |     2|
|375   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized264 |     2|
|376   |          \ramloop[266].ram.r                |blk_mem_gen_prim_width__parameterized265        |     2|
|377   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized265 |     2|
|378   |          \ramloop[267].ram.r                |blk_mem_gen_prim_width__parameterized266        |     2|
|379   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized266 |     2|
|380   |          \ramloop[268].ram.r                |blk_mem_gen_prim_width__parameterized267        |     4|
|381   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized267 |     4|
|382   |          \ramloop[269].ram.r                |blk_mem_gen_prim_width__parameterized268        |     4|
|383   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized268 |     4|
|384   |          \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25         |     3|
|385   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized25  |     3|
|386   |          \ramloop[270].ram.r                |blk_mem_gen_prim_width__parameterized269        |     4|
|387   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized269 |     4|
|388   |          \ramloop[271].ram.r                |blk_mem_gen_prim_width__parameterized270        |     4|
|389   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized270 |     4|
|390   |          \ramloop[272].ram.r                |blk_mem_gen_prim_width__parameterized271        |     4|
|391   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized271 |     4|
|392   |          \ramloop[273].ram.r                |blk_mem_gen_prim_width__parameterized272        |     4|
|393   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized272 |     4|
|394   |          \ramloop[274].ram.r                |blk_mem_gen_prim_width__parameterized273        |     2|
|395   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized273 |     2|
|396   |          \ramloop[275].ram.r                |blk_mem_gen_prim_width__parameterized274        |     1|
|397   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized274 |     1|
|398   |          \ramloop[276].ram.r                |blk_mem_gen_prim_width__parameterized275        |     2|
|399   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized275 |     2|
|400   |          \ramloop[277].ram.r                |blk_mem_gen_prim_width__parameterized276        |     2|
|401   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized276 |     2|
|402   |          \ramloop[278].ram.r                |blk_mem_gen_prim_width__parameterized277        |     2|
|403   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized277 |     2|
|404   |          \ramloop[279].ram.r                |blk_mem_gen_prim_width__parameterized278        |     2|
|405   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized278 |     2|
|406   |          \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26         |     3|
|407   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized26  |     3|
|408   |          \ramloop[280].ram.r                |blk_mem_gen_prim_width__parameterized279        |     2|
|409   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized279 |     2|
|410   |          \ramloop[281].ram.r                |blk_mem_gen_prim_width__parameterized280        |     2|
|411   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized280 |     2|
|412   |          \ramloop[282].ram.r                |blk_mem_gen_prim_width__parameterized281        |     4|
|413   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized281 |     4|
|414   |          \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27         |     3|
|415   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized27  |     3|
|416   |          \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28         |     3|
|417   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28  |     3|
|418   |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1          |     2|
|419   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1   |     2|
|420   |          \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29         |     3|
|421   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29  |     3|
|422   |          \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30         |     3|
|423   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30  |     3|
|424   |          \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31         |     3|
|425   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31  |     3|
|426   |          \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32         |     5|
|427   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32  |     5|
|428   |          \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33         |     3|
|429   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33  |     3|
|430   |          \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34         |     3|
|431   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized34  |     3|
|432   |          \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35         |     3|
|433   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized35  |     3|
|434   |          \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36         |     3|
|435   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized36  |     3|
|436   |          \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37         |     3|
|437   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized37  |     3|
|438   |          \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38         |     3|
|439   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized38  |     3|
|440   |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2          |     2|
|441   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2   |     2|
|442   |          \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39         |     3|
|443   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized39  |     3|
|444   |          \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40         |     3|
|445   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized40  |     3|
|446   |          \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41         |     3|
|447   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized41  |     3|
|448   |          \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42         |     3|
|449   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized42  |     3|
|450   |          \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43         |     3|
|451   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized43  |     3|
|452   |          \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44         |     3|
|453   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized44  |     3|
|454   |          \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45         |     3|
|455   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized45  |     3|
|456   |          \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46         |     3|
|457   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized46  |     3|
|458   |          \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47         |     3|
|459   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized47  |     3|
|460   |          \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48         |     5|
|461   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized48  |     5|
|462   |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3          |     2|
|463   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3   |     2|
|464   |          \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49         |     3|
|465   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized49  |     3|
|466   |          \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50         |     3|
|467   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized50  |     3|
|468   |          \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51         |     3|
|469   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized51  |     3|
|470   |          \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52         |     3|
|471   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized52  |     3|
|472   |          \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53         |     3|
|473   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized53  |     3|
|474   |          \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54         |     3|
|475   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized54  |     3|
|476   |          \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55         |     3|
|477   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized55  |     3|
|478   |          \ramloop[57].ram.r                 |blk_mem_gen_prim_width__parameterized56         |     3|
|479   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized56  |     3|
|480   |          \ramloop[58].ram.r                 |blk_mem_gen_prim_width__parameterized57         |     3|
|481   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized57  |     3|
|482   |          \ramloop[59].ram.r                 |blk_mem_gen_prim_width__parameterized58         |     3|
|483   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized58  |     3|
|484   |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4          |     2|
|485   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4   |     2|
|486   |          \ramloop[60].ram.r                 |blk_mem_gen_prim_width__parameterized59         |     3|
|487   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized59  |     3|
|488   |          \ramloop[61].ram.r                 |blk_mem_gen_prim_width__parameterized60         |     3|
|489   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized60  |     3|
|490   |          \ramloop[62].ram.r                 |blk_mem_gen_prim_width__parameterized61         |     3|
|491   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized61  |     3|
|492   |          \ramloop[63].ram.r                 |blk_mem_gen_prim_width__parameterized62         |     3|
|493   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized62  |     3|
|494   |          \ramloop[64].ram.r                 |blk_mem_gen_prim_width__parameterized63         |     3|
|495   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized63  |     3|
|496   |          \ramloop[65].ram.r                 |blk_mem_gen_prim_width__parameterized64         |     5|
|497   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized64  |     5|
|498   |          \ramloop[66].ram.r                 |blk_mem_gen_prim_width__parameterized65         |     3|
|499   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized65  |     3|
|500   |          \ramloop[67].ram.r                 |blk_mem_gen_prim_width__parameterized66         |     3|
|501   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized66  |     3|
|502   |          \ramloop[68].ram.r                 |blk_mem_gen_prim_width__parameterized67         |     3|
|503   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized67  |     3|
|504   |          \ramloop[69].ram.r                 |blk_mem_gen_prim_width__parameterized68         |     3|
|505   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized68  |     3|
|506   |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5          |     2|
|507   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5   |     2|
|508   |          \ramloop[70].ram.r                 |blk_mem_gen_prim_width__parameterized69         |     3|
|509   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized69  |     3|
|510   |          \ramloop[71].ram.r                 |blk_mem_gen_prim_width__parameterized70         |     5|
|511   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized70  |     5|
|512   |          \ramloop[72].ram.r                 |blk_mem_gen_prim_width__parameterized71         |     3|
|513   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized71  |     3|
|514   |          \ramloop[73].ram.r                 |blk_mem_gen_prim_width__parameterized72         |     3|
|515   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized72  |     3|
|516   |          \ramloop[74].ram.r                 |blk_mem_gen_prim_width__parameterized73         |     3|
|517   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized73  |     3|
|518   |          \ramloop[75].ram.r                 |blk_mem_gen_prim_width__parameterized74         |     3|
|519   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized74  |     3|
|520   |          \ramloop[76].ram.r                 |blk_mem_gen_prim_width__parameterized75         |     3|
|521   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized75  |     3|
|522   |          \ramloop[77].ram.r                 |blk_mem_gen_prim_width__parameterized76         |     3|
|523   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized76  |     3|
|524   |          \ramloop[78].ram.r                 |blk_mem_gen_prim_width__parameterized77         |     3|
|525   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized77  |     3|
|526   |          \ramloop[79].ram.r                 |blk_mem_gen_prim_width__parameterized78         |     3|
|527   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized78  |     3|
|528   |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6          |     1|
|529   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6   |     1|
|530   |          \ramloop[80].ram.r                 |blk_mem_gen_prim_width__parameterized79         |     3|
|531   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized79  |     3|
|532   |          \ramloop[81].ram.r                 |blk_mem_gen_prim_width__parameterized80         |     3|
|533   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized80  |     3|
|534   |          \ramloop[82].ram.r                 |blk_mem_gen_prim_width__parameterized81         |     3|
|535   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized81  |     3|
|536   |          \ramloop[83].ram.r                 |blk_mem_gen_prim_width__parameterized82         |     3|
|537   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized82  |     3|
|538   |          \ramloop[84].ram.r                 |blk_mem_gen_prim_width__parameterized83         |     3|
|539   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized83  |     3|
|540   |          \ramloop[85].ram.r                 |blk_mem_gen_prim_width__parameterized84         |     3|
|541   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized84  |     3|
|542   |          \ramloop[86].ram.r                 |blk_mem_gen_prim_width__parameterized85         |     3|
|543   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized85  |     3|
|544   |          \ramloop[87].ram.r                 |blk_mem_gen_prim_width__parameterized86         |     3|
|545   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized86  |     3|
|546   |          \ramloop[88].ram.r                 |blk_mem_gen_prim_width__parameterized87         |     3|
|547   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized87  |     3|
|548   |          \ramloop[89].ram.r                 |blk_mem_gen_prim_width__parameterized88         |     3|
|549   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized88  |     3|
|550   |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7          |     3|
|551   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7   |     3|
|552   |          \ramloop[90].ram.r                 |blk_mem_gen_prim_width__parameterized89         |     3|
|553   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized89  |     3|
|554   |          \ramloop[91].ram.r                 |blk_mem_gen_prim_width__parameterized90         |     3|
|555   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized90  |     3|
|556   |          \ramloop[92].ram.r                 |blk_mem_gen_prim_width__parameterized91         |     3|
|557   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized91  |     3|
|558   |          \ramloop[93].ram.r                 |blk_mem_gen_prim_width__parameterized92         |     3|
|559   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized92  |     3|
|560   |          \ramloop[94].ram.r                 |blk_mem_gen_prim_width__parameterized93         |     3|
|561   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized93  |     3|
|562   |          \ramloop[95].ram.r                 |blk_mem_gen_prim_width__parameterized94         |     3|
|563   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized94  |     3|
|564   |          \ramloop[96].ram.r                 |blk_mem_gen_prim_width__parameterized95         |     3|
|565   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized95  |     3|
|566   |          \ramloop[97].ram.r                 |blk_mem_gen_prim_width__parameterized96         |     3|
|567   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized96  |     3|
|568   |          \ramloop[98].ram.r                 |blk_mem_gen_prim_width__parameterized97         |     3|
|569   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized97  |     3|
|570   |          \ramloop[99].ram.r                 |blk_mem_gen_prim_width__parameterized98         |     3|
|571   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized98  |     3|
|572   |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8          |     2|
|573   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8   |     2|
+------+---------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:23:31 ; elapsed = 00:23:44 . Memory (MB): peak = 5661.855 ; gain = 5353.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49345 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:37 ; elapsed = 00:23:24 . Memory (MB): peak = 5661.855 ; gain = 5353.621
Synthesis Optimization Complete : Time (s): cpu = 00:23:31 ; elapsed = 00:23:44 . Memory (MB): peak = 5661.855 ; gain = 5353.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 877 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:23:39 ; elapsed = 00:23:52 . Memory (MB): peak = 5661.855 ; gain = 5365.121
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Coretcl 2-1174] Renamed 572 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_HDMI/08_4_hdmi_loop/hdmi_loop.runs/BRAM_synth_1/BRAM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BRAM_utilization_synth.rpt -pb BRAM_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 5661.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 16 11:34:18 2023...
