// Seed: 24451749
module module_0;
  wire id_2;
  wire id_3;
  wire id_4;
  genvar id_5;
  wire id_6 = id_3;
  tri0 id_7, id_8;
  wire id_9 = id_5;
  assign id_7 = 1 == 1;
  wire id_11 = id_1;
  wire id_12;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6
);
  uwire id_8 = id_5;
  assign id_3 = !id_0;
  module_0();
endmodule
