/* Generated by Yosys 0.9+3901 (git sha1 9f7cd10c, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */

(* top =  1  *)
(* src = "top_with_fifo.v:1.1-149.10" *)
module top(clk, resetn, trap, mem_valid_fifo, mem_instr_fifo, mem_ready, mem_addr_fifo, mem_wdata_fifo, mem_wstrb_fifo, pc_fifo, mem_rdata, irq, eoi, mem_la_read, mem_la_write, mem_la_addr, mem_la_wdata, mem_la_wstrb, pcpi_valid, pcpi_insn, pcpi_rs1, pcpi_rs2, pcpi_wr, pcpi_rd, pcpi_wait, pcpi_ready, trace_valid, trace_data);
  (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:20.3-37.6" *)
  wire [31:0] _0000_;
  (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:20.3-37.6" *)
  wire [31:0] _0001_;
  wire [31:0] _0002_;
  wire [31:0] _0003_;
  (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:20.3-37.6" *)
  wire _0004_;
  (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:20.3-37.6" *)
  wire _0005_;
  wire _0006_;
  wire _0007_;
  (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:20.3-37.6" *)
  wire [31:0] _0008_;
  (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:20.3-37.6" *)
  wire [31:0] _0009_;
  wire [31:0] _0010_;
  wire [31:0] _0011_;
  (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:20.3-37.6" *)
  wire _0012_;
  (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:20.3-37.6" *)
  wire _0013_;
  wire _0014_;
  wire _0015_;
  (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:20.3-37.6" *)
  wire [31:0] _0016_;
  (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:20.3-37.6" *)
  wire [31:0] _0017_;
  wire [31:0] _0018_;
  wire [31:0] _0019_;
  (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:20.3-37.6" *)
  wire [3:0] _0020_;
  (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:20.3-37.6" *)
  wire [3:0] _0021_;
  wire [3:0] _0022_;
  wire [3:0] _0023_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1344.2-1353.5" *)
  wire [4:0] _0024_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1344.2-1353.5" *)
  wire [31:0] _0025_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1344.2-1353.5" *)
  wire [31:0] _0026_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0027_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire [63:0] _0028_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire [63:0] _0029_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire [7:0] _0030_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire [31:0] _0031_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire [31:0] _0032_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire [4:0] _0033_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire [4:0] _0034_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire [4:0] _0035_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0036_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0037_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire [31:0] _0038_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0039_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0040_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0041_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0042_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0043_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0044_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0045_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0046_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0047_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0048_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0049_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0050_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0051_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0052_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0053_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0054_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0055_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0056_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0057_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0058_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0059_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0060_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0061_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0062_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0063_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0064_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0065_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0066_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0067_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0068_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0069_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0070_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0071_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0072_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0073_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0074_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0075_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0076_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0077_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0078_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0079_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0080_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0081_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0082_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0083_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0084_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0085_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0086_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0087_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0088_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0089_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0090_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0091_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0092_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0093_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire _0094_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0095_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0096_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0097_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0098_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0099_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire [4:0] _0100_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0101_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0102_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:569.2-645.5" *)
  wire [31:0] _0103_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0104_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0105_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0106_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0107_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:569.2-645.5" *)
  wire _0108_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:434.2-548.5" *)
  wire [31:0] _0109_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:569.2-645.5" *)
  wire [1:0] _0110_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:569.2-645.5" *)
  wire _0111_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:569.2-645.5" *)
  wire [31:0] _0112_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire [1:0] _0113_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:569.2-645.5" *)
  wire [3:0] _0114_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  wire [31:0] _0115_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0116_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire [31:0] _0117_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire [31:0] _0118_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire [31:0] _0119_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire [31:0] _0120_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire [31:0] _0121_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire [4:0] _0122_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0123_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0124_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0125_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0126_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1312.2-1341.5" *)
  wire [31:0] _0127_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1312.2-1341.5" *)
  wire _0128_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:405.2-432.5" *)
  wire [31:0] _0129_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0130_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0131_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0132_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire [31:0] _0133_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:405.2-432.5" *)
  wire [31:0] _0134_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0135_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0136_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0137_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0138_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0139_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  wire _0140_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1239.50-1239.67" *)
  wire [31:0] _0141_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1320.23-1320.55" *)
  wire [31:0] _0142_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1440.28-1440.43" *)
  wire [63:0] _0143_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1573.21-1573.60" *)
  (* unused_bits = "0 1" *)
  wire [31:0] _0144_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1577.22-1577.37" *)
  wire [63:0] _0145_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1582.22-1582.48" *)
  (* unused_bits = "0 1" *)
  wire [31:0] _0146_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1819.16-1819.36" *)
  wire [31:0] _0147_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1882.18-1882.39" *)
  wire [31:0] _0148_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:386.60-386.97" *)
  wire [29:0] _0149_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1212.53-1212.65" *)
  wire [31:0] _0150_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1280.15-1280.32" *)
  wire [31:0] _0151_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1513.36-1513.78" *)
  wire [31:0] _0152_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:580.18-580.50" *)
  wire [3:0] _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire [7:0] _0220_;
  wire [7:0] _0221_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1855.16-1855.26" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0222_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1320.33-1320.54" *)
  wire [31:0] _0223_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1573.35-1573.59" *)
  wire [31:0] _0224_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1042.51-1042.79" *)
  wire _0225_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1043.51-1043.79" *)
  wire _0226_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1044.51-1044.79" *)
  wire _0227_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1045.51-1045.79" *)
  wire _0228_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1046.51-1046.79" *)
  wire _0229_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1047.51-1047.79" *)
  wire _0230_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1051.42-1051.70" *)
  wire _0231_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1061.37-1061.65" *)
  wire _0232_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1066.69-1066.101" *)
  wire _0233_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1068.69-1068.101" *)
  wire _0234_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1081.24-1081.54" *)
  wire _0235_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1081.58-1081.102" *)
  wire _0236_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1082.58-1082.102" *)
  wire _0237_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1083.58-1083.102" *)
  wire _0238_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1084.58-1084.102" *)
  wire _0239_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1085.58-1085.102" *)
  wire _0240_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1086.58-1086.102" *)
  wire _0241_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1316.7-1316.35" *)
  wire _0242_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1366.18-1366.47" *)
  wire _0243_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1844.9-1844.20" *)
  wire _0244_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:869.21-869.57" *)
  wire _0245_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:870.21-870.57" *)
  wire _0246_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:871.21-871.57" *)
  wire _0247_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:872.21-872.57" *)
  wire _0248_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:872.61-872.95" *)
  wire _0249_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:876.36-876.72" *)
  wire _0250_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:877.36-877.72" *)
  wire _0251_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:878.36-878.72" *)
  wire _0252_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:879.36-879.72" *)
  wire _0253_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:880.36-880.72" *)
  wire _0254_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1848.37-1848.48" *)
  wire _0255_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.7-1039.49" *)
  wire _0256_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1042.19-1042.79" *)
  wire _0257_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1043.19-1043.79" *)
  wire _0258_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1044.19-1044.79" *)
  wire _0259_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1045.19-1045.79" *)
  wire _0260_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1046.19-1046.79" *)
  wire _0261_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1047.19-1047.79" *)
  wire _0262_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1049.19-1049.70" *)
  wire _0263_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1050.19-1050.70" *)
  wire _0264_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1051.19-1051.70" *)
  wire _0265_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1052.19-1052.70" *)
  wire _0266_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1053.19-1053.70" *)
  wire _0267_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1055.19-1055.62" *)
  wire _0268_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1056.19-1056.62" *)
  wire _0269_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1057.19-1057.62" *)
  wire _0270_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1059.19-1059.65" *)
  wire _0271_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1060.19-1060.65" *)
  wire _0272_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1061.19-1061.65" *)
  wire _0273_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1062.19-1062.65" *)
  wire _0274_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1063.19-1063.65" *)
  wire _0275_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1064.19-1064.65" *)
  wire _0276_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1066.19-1066.65" *)
  wire _0277_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1066.19-1066.101" *)
  wire _0278_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1067.19-1067.65" *)
  wire _0279_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1067.19-1067.101" *)
  wire _0280_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1068.19-1068.101" *)
  wire _0281_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1070.19-1070.65" *)
  wire _0282_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1070.19-1070.101" *)
  wire _0283_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1071.19-1071.101" *)
  wire _0284_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1072.19-1072.65" *)
  wire _0285_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1072.19-1072.101" *)
  wire _0286_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1073.19-1073.65" *)
  wire _0287_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1073.19-1073.101" *)
  wire _0288_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1074.19-1074.65" *)
  wire _0289_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1074.19-1074.101" *)
  wire _0290_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1075.19-1075.65" *)
  wire _0291_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1075.19-1075.101" *)
  wire _0292_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1076.19-1076.65" *)
  wire _0293_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1076.19-1076.101" *)
  wire _0294_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1077.19-1077.101" *)
  wire _0295_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1078.19-1078.65" *)
  wire _0296_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1078.19-1078.101" *)
  wire _0297_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1079.19-1079.65" *)
  wire _0298_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1079.19-1079.101" *)
  wire _0299_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1081.24-1081.102" *)
  wire _0300_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1081.22-1082.123" *)
  wire _0301_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1082.24-1082.102" *)
  wire _0302_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1083.24-1083.102" *)
  wire _0303_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1083.22-1084.123" *)
  wire _0304_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1084.24-1084.102" *)
  wire _0305_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1085.24-1085.102" *)
  wire _0306_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1086.24-1086.102" *)
  wire _0307_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1088.28-1088.81" *)
  wire _0308_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1088.28-1088.103" *)
  wire _0309_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1096.25-1100.5" *)
  wire _0310_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1097.5-1097.69" *)
  wire _0311_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1098.5-1098.69" *)
  wire _0312_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1099.5-1099.69" *)
  wire _0313_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1102.59-1109.5" *)
  wire _0314_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1212.19-1212.50" *)
  wire _0315_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1281.4-1281.47" *)
  wire _0316_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1283.4-1283.74" *)
  wire _0317_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1323.5-1323.37" *)
  wire _0318_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1345.7-1345.30" *)
  wire _0319_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1345.7-1345.44" *)
  wire _0320_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1459.22-1459.46" *)
  wire _0321_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1505.21-1505.52" *)
  wire _0322_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1586.26-1586.54" *)
  wire _0323_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1885.10-1885.38" *)
  wire _0324_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1951.7-1951.71" *)
  wire _0325_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1951.7-1951.93" *)
  wire _0326_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.30-380.52" *)
  wire _0327_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.30-380.102" *)
  wire _0328_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.108-380.134" *)
  wire _0329_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:383.24-383.44" *)
  wire _0330_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:384.35-384.81" *)
  wire _0331_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:384.35-384.134" *)
  wire _0332_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:872.21-872.95" *)
  wire _0333_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.26-1039.49" *)
  wire _0334_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1088.62-1088.81" *)
  wire _0335_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1088.85-1088.103" *)
  wire _0336_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1255.17-1255.24" *)
  wire _0337_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1257.17-1257.25" *)
  wire _0338_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1259.17-1259.25" *)
  wire _0339_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1323.22-1323.37" *)
  wire _0340_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1586.26-1586.37" *)
  wire _0341_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1586.41-1586.54" *)
  wire _0342_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1870.9-1870.25" *)
  wire _0343_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1951.46-1951.71" *)
  wire _0344_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1955.7-1955.14" *)
  wire _0345_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1102.45-1109.5" *)
  wire _0346_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1244.23-1244.46" *)
  wire _0347_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1275.4-1275.27" *)
  wire _0348_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1277.4-1277.25" *)
  wire _0349_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1279.4-1279.27" *)
  wire _0350_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1283.23-1283.46" *)
  wire _0351_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1283.23-1283.59" *)
  wire _0352_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1870.9-1870.37" *)
  wire _0353_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1899.8-1899.29" *)
  wire _0354_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1900.8-1900.29" *)
  wire _0355_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1955.7-1955.26" *)
  wire _0356_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.57-380.85" *)
  wire _0357_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.57-380.101" *)
  wire _0358_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.29-380.135" *)
  wire _0359_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:384.86-384.117" *)
  wire _0360_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:384.86-384.133" *)
  wire _0361_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:570.7-570.22" *)
  wire _0362_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:573.8-573.28" *)
  wire _0363_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:578.8-578.35" *)
  wire _0364_;
  wire [31:0] _0365_;
  wire [31:0] _0366_;
  wire [31:0] _0367_;
  wire [31:0] _0368_;
  wire [31:0] _0369_;
  wire [31:0] _0370_;
  wire [31:0] _0371_;
  wire [31:0] _0372_;
  wire [31:0] _0373_;
  wire [31:0] _0374_;
  wire [31:0] _0375_;
  wire [31:0] _0376_;
  wire [31:0] _0377_;
  wire [31:0] _0378_;
  wire [31:0] _0379_;
  wire [31:0] _0380_;
  wire [31:0] _0381_;
  wire [31:0] _0382_;
  wire [31:0] _0383_;
  wire [31:0] _0384_;
  wire [31:0] _0385_;
  wire [31:0] _0386_;
  wire [31:0] _0387_;
  wire [31:0] _0388_;
  wire [31:0] _0389_;
  wire [31:0] _0390_;
  wire [31:0] _0391_;
  wire [31:0] _0392_;
  wire [31:0] _0393_;
  wire [31:0] _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire [31:0] _0427_;
  wire [31:0] _0428_;
  wire [31:0] _0429_;
  wire [31:0] _0430_;
  wire [31:0] _0431_;
  wire [31:0] _0432_;
  wire [31:0] _0433_;
  wire [31:0] _0434_;
  wire [31:0] _0435_;
  wire [31:0] _0436_;
  wire [31:0] _0437_;
  wire [31:0] _0438_;
  wire [31:0] _0439_;
  wire [31:0] _0440_;
  wire [31:0] _0441_;
  wire [31:0] _0442_;
  wire [31:0] _0443_;
  wire [31:0] _0444_;
  wire [31:0] _0445_;
  wire [31:0] _0446_;
  wire [31:0] _0447_;
  wire [31:0] _0448_;
  wire [31:0] _0449_;
  wire [31:0] _0450_;
  wire [31:0] _0451_;
  wire [31:0] _0452_;
  wire [31:0] _0453_;
  wire [31:0] _0454_;
  wire [31:0] _0455_;
  wire [31:0] _0456_;
  wire [31:0] _0457_;
  wire [31:0] _0458_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1368.31-1368.38" *)
  wire [31:0] _0459_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1278.15-1278.32" *)
  wire [31:0] _0460_;
  wire _0461_;
  wire [31:0] _0462_;
  wire [31:0] _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire [31:0] _0477_;
  wire [31:0] _0478_;
  wire [31:0] _0479_;
  wire [31:0] _0480_;
  wire [31:0] _0481_;
  wire [31:0] _0482_;
  wire [31:0] _0483_;
  wire [4:0] _0484_;
  wire [4:0] _0485_;
  wire [4:0] _0486_;
  wire _0487_;
  wire [4:0] _0488_;
  wire [4:0] _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire [7:0] _0509_;
  wire [7:0] _0510_;
  wire [7:0] _0511_;
  wire [7:0] _0512_;
  wire [7:0] _0513_;
  wire [7:0] _0514_;
  wire _0515_;
  wire [7:0] _0516_;
  wire [7:0] _0517_;
  wire [7:0] _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire [1:0] _0532_;
  wire [1:0] _0533_;
  wire [1:0] _0534_;
  wire [1:0] _0535_;
  wire [1:0] _0536_;
  wire [1:0] _0537_;
  wire [1:0] _0538_;
  wire [31:0] _0539_;
  wire [31:0] _0540_;
  wire [31:0] _0541_;
  wire [31:0] _0542_;
  wire [31:0] _0543_;
  wire [31:0] _0544_;
  wire [31:0] _0545_;
  wire [31:0] _0546_;
  wire [31:0] _0547_;
  wire [31:0] _0548_;
  wire [31:0] _0549_;
  wire [31:0] _0550_;
  wire [29:0] _0551_;
  wire [63:0] _0552_;
  wire [63:0] _0553_;
  wire _0554_;
  wire _0555_;
  wire [31:0] _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire [1:0] _0581_;
  wire [1:0] _0582_;
  wire _0583_;
  wire [1:0] _0584_;
  wire _0585_;
  wire [1:0] _0586_;
  wire [1:0] _0587_;
  wire _0588_;
  wire [1:0] _0589_;
  wire [1:0] _0590_;
  wire [1:0] _0591_;
  wire [3:0] _0592_;
  wire [3:0] _0593_;
  wire [3:0] _0594_;
  wire [31:0] _0595_;
  wire [31:0] _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire [29:0] _0613_;
  wire [29:0] _0614_;
  wire [29:0] _0615_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.108-380.118" *)
  wire _0616_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1368.18-1368.54" *)
  wire _0617_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1096.43-1100.5" *)
  wire _0618_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1102.77-1109.5" *)
  wire _0619_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.42-380.52" *)
  wire _0620_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:862.41-862.123" *)
  wire _0621_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:866.17-866.96" *)
  wire _0622_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:423.20-423.43" *)
  wire [3:0] _0623_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1239.30-1239.47" *)
  wire [31:0] _0624_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1863.16-1863.26" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0625_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1244.23-1244.67" *)
  wire _0626_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1324.23-1324.58" *)
  wire [31:0] _0627_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1513.20-1513.92" *)
  wire [31:0] _0628_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1655.18-1655.40" *)
  wire [31:0] _0629_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1730.18-1730.81" *)
  wire [31:0] _0630_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:415.20-415.50" *)
  wire [3:0] _0631_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1276.15-1276.32" *)
  wire [31:0] _0632_;
  (* src = "top_with_fifo.v:2.8-2.11" *)
  input clk;
  (* src = "top_with_fifo.v:17.20-17.23" *)
  output [31:0] eoi;
  (* hdlname = "fifo_addr clk" *)
  (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:7.9-7.12" *)
  wire \fifo_addr.clk ;
  (* hdlname = "fifo_addr in" *)
  (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:6.21-6.23" *)
  wire [31:0] \fifo_addr.in ;
  (* hdlname = "fifo_addr out" *)
  (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:8.22-8.25" *)
  wire [31:0] \fifo_addr.out ;
  (* hdlname = "fifo_addr r0" *)
  (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:11.19-11.21" *)
  reg [31:0] \fifo_addr.r0 ;
  (* hdlname = "fifo_addr r1" *)
  (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:12.19-12.21" *)
  reg [31:0] \fifo_addr.r1 ;
  (* hdlname = "fifo_addr rst" *)
  (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:7.14-7.17" *)
  wire \fifo_addr.rst ;
  (* hdlname = "fifo_addr wr" *)
  (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:7.19-7.21" *)
  wire \fifo_addr.wr ;
  (* hdlname = "fifo_instr clk" *)
  (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:7.9-7.12" *)
  wire \fifo_instr.clk ;
  (* hdlname = "fifo_instr in" *)
  (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:6.21-6.23" *)
  wire \fifo_instr.in ;
  (* hdlname = "fifo_instr out" *)
  (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:8.22-8.25" *)
  wire \fifo_instr.out ;
  (* hdlname = "fifo_instr r0" *)
  (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:11.19-11.21" *)
  reg \fifo_instr.r0 ;
  (* hdlname = "fifo_instr r1" *)
  (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:12.19-12.21" *)
  reg \fifo_instr.r1 ;
  (* hdlname = "fifo_instr rst" *)
  (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:7.14-7.17" *)
  wire \fifo_instr.rst ;
  (* hdlname = "fifo_instr wr" *)
  (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:7.19-7.21" *)
  wire \fifo_instr.wr ;
  (* hdlname = "fifo_pc clk" *)
  (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:7.9-7.12" *)
  wire \fifo_pc.clk ;
  (* hdlname = "fifo_pc in" *)
  (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:6.21-6.23" *)
  wire [31:0] \fifo_pc.in ;
  (* hdlname = "fifo_pc out" *)
  (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:8.22-8.25" *)
  wire [31:0] \fifo_pc.out ;
  (* hdlname = "fifo_pc r0" *)
  (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:11.19-11.21" *)
  reg [31:0] \fifo_pc.r0 ;
  (* hdlname = "fifo_pc r1" *)
  (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:12.19-12.21" *)
  reg [31:0] \fifo_pc.r1 ;
  (* hdlname = "fifo_pc rst" *)
  (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:7.14-7.17" *)
  wire \fifo_pc.rst ;
  (* hdlname = "fifo_pc wr" *)
  (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:7.19-7.21" *)
  wire \fifo_pc.wr ;
  (* hdlname = "fifo_valid clk" *)
  (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:7.9-7.12" *)
  wire \fifo_valid.clk ;
  (* hdlname = "fifo_valid in" *)
  (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:6.21-6.23" *)
  wire \fifo_valid.in ;
  (* hdlname = "fifo_valid out" *)
  (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:8.22-8.25" *)
  wire \fifo_valid.out ;
  (* hdlname = "fifo_valid r0" *)
  (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:11.19-11.21" *)
  reg \fifo_valid.r0 ;
  (* hdlname = "fifo_valid r1" *)
  (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:12.19-12.21" *)
  reg \fifo_valid.r1 ;
  (* hdlname = "fifo_valid rst" *)
  (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:7.14-7.17" *)
  wire \fifo_valid.rst ;
  (* hdlname = "fifo_valid wr" *)
  (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:7.19-7.21" *)
  wire \fifo_valid.wr ;
  (* hdlname = "fifo_wdata clk" *)
  (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:7.9-7.12" *)
  wire \fifo_wdata.clk ;
  (* hdlname = "fifo_wdata in" *)
  (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:6.21-6.23" *)
  wire [31:0] \fifo_wdata.in ;
  (* hdlname = "fifo_wdata out" *)
  (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:8.22-8.25" *)
  wire [31:0] \fifo_wdata.out ;
  (* hdlname = "fifo_wdata r0" *)
  (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:11.19-11.21" *)
  reg [31:0] \fifo_wdata.r0 ;
  (* hdlname = "fifo_wdata r1" *)
  (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:12.19-12.21" *)
  reg [31:0] \fifo_wdata.r1 ;
  (* hdlname = "fifo_wdata rst" *)
  (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:7.14-7.17" *)
  wire \fifo_wdata.rst ;
  (* hdlname = "fifo_wdata wr" *)
  (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:7.19-7.21" *)
  wire \fifo_wdata.wr ;
  (* hdlname = "fifo_wstrb clk" *)
  (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:7.9-7.12" *)
  wire \fifo_wstrb.clk ;
  (* hdlname = "fifo_wstrb in" *)
  (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:6.21-6.23" *)
  wire [3:0] \fifo_wstrb.in ;
  (* hdlname = "fifo_wstrb out" *)
  (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:8.22-8.25" *)
  wire [3:0] \fifo_wstrb.out ;
  (* hdlname = "fifo_wstrb r0" *)
  (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:11.19-11.21" *)
  reg [3:0] \fifo_wstrb.r0 ;
  (* hdlname = "fifo_wstrb r1" *)
  (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:12.19-12.21" *)
  reg [3:0] \fifo_wstrb.r1 ;
  (* hdlname = "fifo_wstrb rst" *)
  (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:7.14-7.17" *)
  wire \fifo_wstrb.rst ;
  (* hdlname = "fifo_wstrb wr" *)
  (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:7.19-7.21" *)
  wire \fifo_wstrb.wr ;
  (* src = "top_with_fifo.v:16.20-16.23" *)
  input [31:0] irq;
  (* src = "top_with_fifo.v:46.15-46.23" *)
  wire [31:0] mem_addr;
  (* src = "top_with_fifo.v:9.20-9.33" *)
  output [31:0] mem_addr_fifo;
  (* src = "top_with_fifo.v:45.8-45.17" *)
  wire mem_instr;
  (* src = "top_with_fifo.v:6.20-6.34" *)
  output mem_instr_fifo;
  (* src = "top_with_fifo.v:23.20-23.31" *)
  output [31:0] mem_la_addr;
  (* src = "top_with_fifo.v:21.20-21.31" *)
  output mem_la_read;
  (* src = "top_with_fifo.v:24.20-24.32" *)
  output [31:0] mem_la_wdata;
  (* src = "top_with_fifo.v:22.20-22.32" *)
  output mem_la_write;
  (* src = "top_with_fifo.v:25.20-25.32" *)
  output [3:0] mem_la_wstrb;
  (* src = "top_with_fifo.v:13.20-13.29" *)
  input [31:0] mem_rdata;
  (* src = "top_with_fifo.v:7.20-7.29" *)
  input mem_ready;
  (* src = "top_with_fifo.v:44.8-44.17" *)
  wire mem_valid;
  (* src = "top_with_fifo.v:5.20-5.34" *)
  output mem_valid_fifo;
  (* src = "top_with_fifo.v:47.15-47.24" *)
  wire [31:0] mem_wdata;
  (* src = "top_with_fifo.v:10.20-10.34" *)
  output [31:0] mem_wdata_fifo;
  (* src = "top_with_fifo.v:48.15-48.24" *)
  wire [3:0] mem_wstrb;
  (* src = "top_with_fifo.v:11.20-11.34" *)
  output [3:0] mem_wstrb_fifo;
  (* src = "top_with_fifo.v:12.20-12.27" *)
  output [31:0] pc_fifo;
  (* src = "top_with_fifo.v:49.15-49.21" *)
  wire [31:0] pc_out;
  (* src = "top_with_fifo.v:29.20-29.29" *)
  output [31:0] pcpi_insn;
  (* src = "top_with_fifo.v:33.20-33.27" *)
  input [31:0] pcpi_rd;
  (* src = "top_with_fifo.v:35.20-35.30" *)
  input pcpi_ready;
  (* src = "top_with_fifo.v:30.20-30.28" *)
  output [31:0] pcpi_rs1;
  (* src = "top_with_fifo.v:31.20-31.28" *)
  output [31:0] pcpi_rs2;
  (* src = "top_with_fifo.v:28.20-28.30" *)
  output pcpi_valid;
  (* src = "top_with_fifo.v:34.20-34.29" *)
  input pcpi_wait;
  (* src = "top_with_fifo.v:32.20-32.27" *)
  input pcpi_wr;
  (* src = "top_with_fifo.v:2.13-2.19" *)
  input resetn;
  (* src = "top_with_fifo.v:38.20-38.30" *)
  output [35:0] trace_data;
  (* src = "top_with_fifo.v:37.20-37.31" *)
  output trace_valid;
  (* src = "top_with_fifo.v:3.13-3.17" *)
  output trap;
  (* hdlname = "u0 alu_add_sub" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1224.13-1224.24" *)
  wire [31:0] \u0.alu_add_sub ;
  (* hdlname = "u0 alu_eq" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1226.6-1226.12" *)
  wire \u0.alu_eq ;
  (* hdlname = "u0 alu_lts" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1226.23-1226.30" *)
  wire \u0.alu_lts ;
  (* hdlname = "u0 alu_ltu" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1226.14-1226.21" *)
  wire \u0.alu_ltu ;
  (* hdlname = "u0 alu_out" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1220.13-1220.20" *)
  wire [31:0] \u0.alu_out ;
  (* hdlname = "u0 alu_out_0" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1221.6-1221.15" *)
  wire \u0.alu_out_0 ;
  (* hdlname = "u0 alu_out_q" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1220.22-1220.31" *)
  reg [31:0] \u0.alu_out_q ;
  (* hdlname = "u0 alu_shl" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1225.13-1225.20" *)
  wire [31:0] \u0.alu_shl ;
  (* hdlname = "u0 alu_shr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1225.22-1225.29" *)
  wire [31:0] \u0.alu_shr ;
  (* hdlname = "u0 clk" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:90.8-90.11" *)
  wire \u0.clk ;
  (* hdlname = "u0 compressed_instr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:665.6-665.22" *)
  reg \u0.compressed_instr ;
  (* hdlname = "u0 count_cycle" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:177.13-177.24" *)
  reg [63:0] \u0.count_cycle ;
  (* hdlname = "u0 count_instr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:177.26-177.37" *)
  reg [63:0] \u0.count_instr ;
  (* hdlname = "u0 cpu_state" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1180.12-1180.21" *)
  reg [7:0] \u0.cpu_state ;
  (* hdlname = "u0 cpuregs[0]" *)
  reg [31:0] \u0.cpuregs[0] ;
  (* hdlname = "u0 cpuregs[10]" *)
  reg [31:0] \u0.cpuregs[10] ;
  (* hdlname = "u0 cpuregs[11]" *)
  reg [31:0] \u0.cpuregs[11] ;
  (* hdlname = "u0 cpuregs[12]" *)
  reg [31:0] \u0.cpuregs[12] ;
  (* hdlname = "u0 cpuregs[13]" *)
  reg [31:0] \u0.cpuregs[13] ;
  (* hdlname = "u0 cpuregs[14]" *)
  reg [31:0] \u0.cpuregs[14] ;
  (* hdlname = "u0 cpuregs[15]" *)
  reg [31:0] \u0.cpuregs[15] ;
  (* hdlname = "u0 cpuregs[16]" *)
  reg [31:0] \u0.cpuregs[16] ;
  (* hdlname = "u0 cpuregs[17]" *)
  reg [31:0] \u0.cpuregs[17] ;
  (* hdlname = "u0 cpuregs[18]" *)
  reg [31:0] \u0.cpuregs[18] ;
  (* hdlname = "u0 cpuregs[19]" *)
  reg [31:0] \u0.cpuregs[19] ;
  (* hdlname = "u0 cpuregs[1]" *)
  reg [31:0] \u0.cpuregs[1] ;
  (* hdlname = "u0 cpuregs[20]" *)
  reg [31:0] \u0.cpuregs[20] ;
  (* hdlname = "u0 cpuregs[21]" *)
  reg [31:0] \u0.cpuregs[21] ;
  (* hdlname = "u0 cpuregs[22]" *)
  reg [31:0] \u0.cpuregs[22] ;
  (* hdlname = "u0 cpuregs[23]" *)
  reg [31:0] \u0.cpuregs[23] ;
  (* hdlname = "u0 cpuregs[24]" *)
  reg [31:0] \u0.cpuregs[24] ;
  (* hdlname = "u0 cpuregs[25]" *)
  reg [31:0] \u0.cpuregs[25] ;
  (* hdlname = "u0 cpuregs[26]" *)
  reg [31:0] \u0.cpuregs[26] ;
  (* hdlname = "u0 cpuregs[27]" *)
  reg [31:0] \u0.cpuregs[27] ;
  (* hdlname = "u0 cpuregs[28]" *)
  reg [31:0] \u0.cpuregs[28] ;
  (* hdlname = "u0 cpuregs[29]" *)
  reg [31:0] \u0.cpuregs[29] ;
  (* hdlname = "u0 cpuregs[2]" *)
  reg [31:0] \u0.cpuregs[2] ;
  (* hdlname = "u0 cpuregs[30]" *)
  reg [31:0] \u0.cpuregs[30] ;
  (* hdlname = "u0 cpuregs[31]" *)
  reg [31:0] \u0.cpuregs[31] ;
  (* hdlname = "u0 cpuregs[3]" *)
  reg [31:0] \u0.cpuregs[3] ;
  (* hdlname = "u0 cpuregs[4]" *)
  reg [31:0] \u0.cpuregs[4] ;
  (* hdlname = "u0 cpuregs[5]" *)
  reg [31:0] \u0.cpuregs[5] ;
  (* hdlname = "u0 cpuregs[6]" *)
  reg [31:0] \u0.cpuregs[6] ;
  (* hdlname = "u0 cpuregs[7]" *)
  reg [31:0] \u0.cpuregs[7] ;
  (* hdlname = "u0 cpuregs[8]" *)
  reg [31:0] \u0.cpuregs[8] ;
  (* hdlname = "u0 cpuregs[9]" *)
  reg [31:0] \u0.cpuregs[9] ;
  (* hdlname = "u0 cpuregs_rs1" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1308.13-1308.24" *)
  wire [31:0] \u0.cpuregs_rs1 ;
  (* hdlname = "u0 cpuregs_rs2" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1309.13-1309.24" *)
  wire [31:0] \u0.cpuregs_rs2 ;
  (* hdlname = "u0 cpuregs_wrdata" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1307.13-1307.27" *)
  wire [31:0] \u0.cpuregs_wrdata ;
  (* hdlname = "u0 cpuregs_write" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1306.6-1306.19" *)
  wire \u0.cpuregs_write ;
  (* hdlname = "u0 dbg_mem_addr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:190.14-190.26" *)
  wire [31:0] \u0.dbg_mem_addr ;
  (* hdlname = "u0 dbg_mem_instr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:188.7-188.20" *)
  wire \u0.dbg_mem_instr ;
  (* hdlname = "u0 dbg_mem_rdata" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:193.14-193.27" *)
  wire [31:0] \u0.dbg_mem_rdata ;
  (* hdlname = "u0 dbg_mem_ready" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:189.7-189.20" *)
  wire \u0.dbg_mem_ready ;
  (* hdlname = "u0 dbg_mem_valid" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:187.7-187.20" *)
  wire \u0.dbg_mem_valid ;
  (* hdlname = "u0 dbg_mem_wdata" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:191.14-191.27" *)
  wire [31:0] \u0.dbg_mem_wdata ;
  (* hdlname = "u0 dbg_mem_wstrb" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:192.14-192.27" *)
  wire [3:0] \u0.dbg_mem_wstrb ;
  (* hdlname = "u0 decoded_imm" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:660.13-660.24" *)
  reg [31:0] \u0.decoded_imm ;
  (* hdlname = "u0 decoded_imm_j" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:660.26-660.39" *)
  reg [31:0] \u0.decoded_imm_j ;
  (* hdlname = "u0 decoded_rd" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:659.26-659.36" *)
  reg [4:0] \u0.decoded_rd ;
  (* hdlname = "u0 decoded_rs" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1310.26-1310.36" *)
  wire [4:0] \u0.decoded_rs ;
  (* hdlname = "u0 decoded_rs1" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:659.38-659.49" *)
  reg [4:0] \u0.decoded_rs1 ;
  (* hdlname = "u0 decoded_rs2" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:659.51-659.62" *)
  reg [4:0] \u0.decoded_rs2 ;
  (* hdlname = "u0 decoder_pseudo_trigger" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:663.6-663.28" *)
  reg \u0.decoder_pseudo_trigger ;
  (* hdlname = "u0 decoder_pseudo_trigger_q" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:664.6-664.30" *)
  reg \u0.decoder_pseudo_trigger_q ;
  (* hdlname = "u0 decoder_trigger" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:661.6-661.21" *)
  reg \u0.decoder_trigger ;
  (* hdlname = "u0 decoder_trigger_q" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:662.6-662.23" *)
  reg \u0.decoder_trigger_q ;
  (* hdlname = "u0 do_waitirq" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1218.6-1218.16" *)
  wire \u0.do_waitirq ;
  (* hdlname = "u0 eoi" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:123.20-123.23" *)
  reg [31:0] \u0.eoi ;
  (* hdlname = "u0 instr_add" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:654.6-654.15" *)
  reg \u0.instr_add ;
  (* hdlname = "u0 instr_addi" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:653.6-653.16" *)
  reg \u0.instr_addi ;
  (* hdlname = "u0 instr_and" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:654.105-654.114" *)
  reg \u0.instr_and ;
  (* hdlname = "u0 instr_andi" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:653.66-653.76" *)
  reg \u0.instr_andi ;
  (* hdlname = "u0 instr_auipc" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:650.17-650.28" *)
  reg \u0.instr_auipc ;
  (* hdlname = "u0 instr_beq" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:651.6-651.15" *)
  reg \u0.instr_beq ;
  (* hdlname = "u0 instr_bge" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:651.39-651.48" *)
  reg \u0.instr_bge ;
  (* hdlname = "u0 instr_bgeu" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:651.62-651.72" *)
  reg \u0.instr_bgeu ;
  (* hdlname = "u0 instr_blt" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:651.28-651.37" *)
  reg \u0.instr_blt ;
  (* hdlname = "u0 instr_bltu" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:651.50-651.60" *)
  reg \u0.instr_bltu ;
  (* hdlname = "u0 instr_bne" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:651.17-651.26" *)
  reg \u0.instr_bne ;
  (* hdlname = "u0 instr_ecall_ebreak" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:655.68-655.86" *)
  reg \u0.instr_ecall_ebreak ;
  (* hdlname = "u0 instr_jal" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:650.30-650.39" *)
  reg \u0.instr_jal ;
  (* hdlname = "u0 instr_jalr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:650.41-650.51" *)
  reg \u0.instr_jalr ;
  (* hdlname = "u0 instr_lb" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:652.6-652.14" *)
  reg \u0.instr_lb ;
  (* hdlname = "u0 instr_lbu" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:652.36-652.45" *)
  reg \u0.instr_lbu ;
  (* hdlname = "u0 instr_lh" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:652.16-652.24" *)
  reg \u0.instr_lh ;
  (* hdlname = "u0 instr_lhu" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:652.47-652.56" *)
  reg \u0.instr_lhu ;
  (* hdlname = "u0 instr_lui" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:650.6-650.15" *)
  reg \u0.instr_lui ;
  (* hdlname = "u0 instr_lw" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:652.26-652.34" *)
  reg \u0.instr_lw ;
  (* hdlname = "u0 instr_or" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:654.95-654.103" *)
  reg \u0.instr_or ;
  (* hdlname = "u0 instr_ori" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:653.55-653.64" *)
  reg \u0.instr_ori ;
  (* hdlname = "u0 instr_rdcycle" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:655.6-655.19" *)
  reg \u0.instr_rdcycle ;
  (* hdlname = "u0 instr_rdcycleh" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:655.21-655.35" *)
  reg \u0.instr_rdcycleh ;
  (* hdlname = "u0 instr_rdinstr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:655.37-655.50" *)
  reg \u0.instr_rdinstr ;
  (* hdlname = "u0 instr_rdinstrh" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:655.52-655.66" *)
  reg \u0.instr_rdinstrh ;
  (* hdlname = "u0 instr_retirq" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:656.30-656.42" *)
  reg \u0.instr_retirq ;
  (* hdlname = "u0 instr_sb" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:652.58-652.66" *)
  reg \u0.instr_sb ;
  (* hdlname = "u0 instr_sh" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:652.68-652.76" *)
  reg \u0.instr_sh ;
  (* hdlname = "u0 instr_sll" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:654.28-654.37" *)
  reg \u0.instr_sll ;
  (* hdlname = "u0 instr_slli" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:653.78-653.88" *)
  reg \u0.instr_slli ;
  (* hdlname = "u0 instr_slt" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:654.39-654.48" *)
  reg \u0.instr_slt ;
  (* hdlname = "u0 instr_slti" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:653.18-653.28" *)
  reg \u0.instr_slti ;
  (* hdlname = "u0 instr_sltiu" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:653.30-653.41" *)
  reg \u0.instr_sltiu ;
  (* hdlname = "u0 instr_sltu" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:654.50-654.60" *)
  reg \u0.instr_sltu ;
  (* hdlname = "u0 instr_sra" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:654.84-654.93" *)
  reg \u0.instr_sra ;
  (* hdlname = "u0 instr_srai" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:653.102-653.112" *)
  reg \u0.instr_srai ;
  (* hdlname = "u0 instr_srl" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:654.73-654.82" *)
  reg \u0.instr_srl ;
  (* hdlname = "u0 instr_srli" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:653.90-653.100" *)
  reg \u0.instr_srli ;
  (* hdlname = "u0 instr_sub" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:654.17-654.26" *)
  reg \u0.instr_sub ;
  (* hdlname = "u0 instr_sw" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:652.78-652.86" *)
  reg \u0.instr_sw ;
  (* hdlname = "u0 instr_trap" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:657.7-657.17" *)
  wire \u0.instr_trap ;
  (* hdlname = "u0 instr_xor" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:654.62-654.71" *)
  reg \u0.instr_xor ;
  (* hdlname = "u0 instr_xori" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:653.43-653.53" *)
  reg \u0.instr_xori ;
  (* hdlname = "u0 irq" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:122.20-122.23" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \u0.irq ;
  (* hdlname = "u0 is_alu_reg_imm" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:678.6-678.20" *)
  reg \u0.is_alu_reg_imm ;
  (* hdlname = "u0 is_alu_reg_reg" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:679.6-679.20" *)
  reg \u0.is_alu_reg_reg ;
  (* hdlname = "u0 is_beq_bne_blt_bge_bltu_bgeu" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:676.6-676.34" *)
  reg \u0.is_beq_bne_blt_bge_bltu_bgeu ;
  (* hdlname = "u0 is_compare" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:680.6-680.16" *)
  reg \u0.is_compare ;
  (* hdlname = "u0 is_jalr_addi_slti_sltiu_xori_ori_andi" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:670.6-670.43" *)
  reg \u0.is_jalr_addi_slti_sltiu_xori_ori_andi ;
  (* hdlname = "u0 is_lb_lh_lw_lbu_lhu" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:668.6-668.25" *)
  reg \u0.is_lb_lh_lw_lbu_lhu ;
  (* hdlname = "u0 is_lbu_lhu_lw" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:677.6-677.19" *)
  reg \u0.is_lbu_lhu_lw ;
  (* hdlname = "u0 is_lui_auipc_jal" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:667.6-667.22" *)
  reg \u0.is_lui_auipc_jal ;
  (* hdlname = "u0 is_lui_auipc_jal_jalr_addi_add_sub" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:673.6-673.40" *)
  reg \u0.is_lui_auipc_jal_jalr_addi_add_sub ;
  (* hdlname = "u0 is_rdcycle_rdcycleh_rdinstr_rdinstrh" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:690.7-690.43" *)
  wire \u0.is_rdcycle_rdcycleh_rdinstr_rdinstrh ;
  (* hdlname = "u0 is_sb_sh_sw" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:671.6-671.17" *)
  reg \u0.is_sb_sh_sw ;
  (* hdlname = "u0 is_slli_srli_srai" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:669.6-669.23" *)
  reg \u0.is_slli_srli_srai ;
  (* hdlname = "u0 is_slti_blt_slt" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:674.6-674.21" *)
  reg \u0.is_slti_blt_slt ;
  (* hdlname = "u0 is_sltiu_bltu_sltu" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:675.6-675.24" *)
  reg \u0.is_sltiu_bltu_sltu ;
  (* hdlname = "u0 latched_branch" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1203.6-1203.20" *)
  reg \u0.latched_branch ;
  (* hdlname = "u0 latched_compr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1204.6-1204.19" *)
  reg \u0.latched_compr ;
  (* hdlname = "u0 latched_is_lb" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1208.6-1208.19" *)
  reg \u0.latched_is_lb ;
  (* hdlname = "u0 latched_is_lh" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1207.6-1207.19" *)
  reg \u0.latched_is_lh ;
  (* hdlname = "u0 latched_is_lu" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1206.6-1206.19" *)
  reg \u0.latched_is_lu ;
  (* hdlname = "u0 latched_rd" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1209.26-1209.36" *)
  reg [4:0] \u0.latched_rd ;
  (* hdlname = "u0 latched_stalu" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1202.6-1202.19" *)
  reg \u0.latched_stalu ;
  (* hdlname = "u0 latched_store" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1201.6-1201.19" *)
  reg \u0.latched_store ;
  (* hdlname = "u0 mem_addr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:97.20-97.28" *)
  reg [31:0] \u0.mem_addr ;
  (* hdlname = "u0 mem_do_prefetch" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:359.6-359.21" *)
  reg \u0.mem_do_prefetch ;
  (* hdlname = "u0 mem_do_rdata" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:361.6-361.18" *)
  reg \u0.mem_do_rdata ;
  (* hdlname = "u0 mem_do_rinst" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:360.6-360.18" *)
  reg \u0.mem_do_rinst ;
  (* hdlname = "u0 mem_do_wdata" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:362.6-362.18" *)
  reg \u0.mem_do_wdata ;
  (* hdlname = "u0 mem_done" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.7-380.15" *)
  wire \u0.mem_done ;
  (* hdlname = "u0 mem_instr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:94.20-94.29" *)
  reg \u0.mem_instr ;
  (* hdlname = "u0 mem_la_addr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:107.20-107.31" *)
  wire [31:0] \u0.mem_la_addr ;
  (* hdlname = "u0 mem_la_firstword" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:366.7-366.23" *)
  wire \u0.mem_la_firstword ;
  (* hdlname = "u0 mem_la_firstword_xfer" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:367.7-367.28" *)
  wire \u0.mem_la_firstword_xfer ;
  (* hdlname = "u0 mem_la_read" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:105.20-105.31" *)
  wire \u0.mem_la_read ;
  (* hdlname = "u0 mem_la_use_prefetched_high_word" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:376.7-376.38" *)
  wire \u0.mem_la_use_prefetched_high_word ;
  (* hdlname = "u0 mem_la_wdata" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:108.20-108.32" *)
  wire [31:0] \u0.mem_la_wdata ;
  (* hdlname = "u0 mem_la_write" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:106.20-106.32" *)
  wire \u0.mem_la_write ;
  (* hdlname = "u0 mem_la_wstrb" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:109.20-109.32" *)
  wire [3:0] \u0.mem_la_wstrb ;
  (* hdlname = "u0 mem_rdata" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:100.20-100.29" *)
  wire [31:0] \u0.mem_rdata ;
  (* hdlname = "u0 mem_rdata_latched" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:374.14-374.31" *)
  wire [31:0] \u0.mem_rdata_latched ;
  (* hdlname = "u0 mem_rdata_latched_noshuffle" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:373.14-373.41" *)
  wire [31:0] \u0.mem_rdata_latched_noshuffle ;
  (* hdlname = "u0 mem_rdata_q" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:358.13-358.24" *)
  reg [31:0] \u0.mem_rdata_q ;
  (* hdlname = "u0 mem_rdata_word" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:357.13-357.27" *)
  wire [31:0] \u0.mem_rdata_word ;
  (* hdlname = "u0 mem_ready" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:95.20-95.29" *)
  wire \u0.mem_ready ;
  (* hdlname = "u0 mem_state" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:355.12-355.21" *)
  reg [1:0] \u0.mem_state ;
  (* hdlname = "u0 mem_valid" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:93.20-93.29" *)
  reg \u0.mem_valid ;
  (* hdlname = "u0 mem_wdata" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:98.20-98.29" *)
  reg [31:0] \u0.mem_wdata ;
  (* hdlname = "u0 mem_wordsize" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:356.12-356.24" *)
  reg [1:0] \u0.mem_wordsize ;
  (* hdlname = "u0 mem_wstrb" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:99.20-99.29" *)
  reg [3:0] \u0.mem_wstrb ;
  (* hdlname = "u0 mem_xfer" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:364.7-364.15" *)
  wire \u0.mem_xfer ;
  (* hdlname = "u0 next_pc" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:198.14-198.21" *)
  (* unused_bits = "0 1" *)
  wire [31:0] \u0.next_pc ;
  (* hdlname = "u0 pc_out" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:101.20-101.26" *)
  wire [31:0] \u0.pc_out ;
  (* hdlname = "u0 pcpi_div_rd" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:267.14-267.25" *)
  wire [31:0] \u0.pcpi_div_rd ;
  (* hdlname = "u0 pcpi_div_ready" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:269.14-269.28" *)
  wire \u0.pcpi_div_ready ;
  (* hdlname = "u0 pcpi_div_wait" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:268.14-268.27" *)
  wire \u0.pcpi_div_wait ;
  (* hdlname = "u0 pcpi_div_wr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:266.14-266.25" *)
  wire \u0.pcpi_div_wr ;
  (* hdlname = "u0 pcpi_insn" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:113.20-113.29" *)
  reg [31:0] \u0.pcpi_insn ;
  (* hdlname = "u0 pcpi_int_ready" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:274.13-274.27" *)
  wire \u0.pcpi_int_ready ;
  (* hdlname = "u0 pcpi_int_wait" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:273.13-273.26" *)
  wire \u0.pcpi_int_wait ;
  (* hdlname = "u0 pcpi_mul_rd" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:262.14-262.25" *)
  wire [31:0] \u0.pcpi_mul_rd ;
  (* hdlname = "u0 pcpi_mul_ready" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:264.14-264.28" *)
  wire \u0.pcpi_mul_ready ;
  (* hdlname = "u0 pcpi_mul_wait" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:263.14-263.27" *)
  wire \u0.pcpi_mul_wait ;
  (* hdlname = "u0 pcpi_mul_wr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:261.14-261.25" *)
  wire \u0.pcpi_mul_wr ;
  (* hdlname = "u0 pcpi_rd" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:117.20-117.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \u0.pcpi_rd ;
  (* hdlname = "u0 pcpi_ready" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:119.20-119.30" *)
  (* unused_bits = "0" *)
  wire \u0.pcpi_ready ;
  (* hdlname = "u0 pcpi_rs1" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:114.20-114.28" *)
  wire [31:0] \u0.pcpi_rs1 ;
  (* hdlname = "u0 pcpi_rs2" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:115.20-115.28" *)
  wire [31:0] \u0.pcpi_rs2 ;
  (* hdlname = "u0 pcpi_valid" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:112.20-112.30" *)
  reg \u0.pcpi_valid ;
  (* hdlname = "u0 pcpi_wait" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:118.20-118.29" *)
  (* unused_bits = "0" *)
  wire \u0.pcpi_wait ;
  (* hdlname = "u0 pcpi_wr" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:116.20-116.27" *)
  (* unused_bits = "0" *)
  wire \u0.pcpi_wr ;
  (* hdlname = "u0 reg_next_pc" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:178.21-178.32" *)
  reg [31:0] \u0.reg_next_pc ;
  (* hdlname = "u0 reg_op1" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:178.34-178.41" *)
  reg [31:0] \u0.reg_op1 ;
  (* hdlname = "u0 reg_op2" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:178.43-178.50" *)
  reg [31:0] \u0.reg_op2 ;
  (* hdlname = "u0 reg_out" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:178.52-178.59" *)
  reg [31:0] \u0.reg_out ;
  (* hdlname = "u0 reg_pc" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:178.13-178.19" *)
  reg [31:0] \u0.reg_pc ;
  (* hdlname = "u0 reg_sh" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:179.12-179.18" *)
  reg [4:0] \u0.reg_sh ;
  (* hdlname = "u0 resetn" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:90.13-90.19" *)
  wire \u0.resetn ;
  (* hdlname = "u0 trace_data" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:161.20-161.30" *)
  wire [35:0] \u0.trace_data ;
  (* hdlname = "u0 trace_valid" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:160.20-160.31" *)
  wire \u0.trace_valid ;
  (* hdlname = "u0 trap" *)
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:91.13-91.17" *)
  reg \u0.trap ;
  (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_addr.r0  <= _0000_;
  (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_addr.r1  <= _0001_;
  assign _0002_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \fifo_addr.r0  : \fifo_addr.r1 ;
  assign _0001_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 32'h00000000 : _0002_;
  assign _0003_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \u0.mem_addr  : \fifo_addr.r0 ;
  assign _0000_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:110.3-116.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 32'h00000000 : _0003_;
  (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_instr.r0  <= _0004_;
  (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_instr.r1  <= _0005_;
  assign _0006_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \fifo_instr.r0  : \fifo_instr.r1 ;
  assign _0005_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 1'h0 : _0006_;
  assign _0007_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \u0.mem_instr  : \fifo_instr.r0 ;
  assign _0004_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:100.3-106.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 1'h0 : _0007_;
  (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_pc.r0  <= _0008_;
  (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_pc.r1  <= _0009_;
  assign _0010_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \fifo_pc.r0  : \fifo_pc.r1 ;
  assign _0009_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 32'h00000000 : _0010_;
  assign _0011_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \u0.reg_next_pc  : \fifo_pc.r0 ;
  assign _0008_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:141.3-147.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 32'h00000000 : _0011_;
  (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_valid.r0  <= _0012_;
  (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_valid.r1  <= _0013_;
  assign _0014_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \fifo_valid.r0  : \fifo_valid.r1 ;
  assign _0013_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 1'h0 : _0014_;
  assign _0015_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \u0.mem_valid  : \fifo_valid.r0 ;
  assign _0012_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:90.3-96.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 1'h0 : _0015_;
  (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_wdata.r0  <= _0016_;
  (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_wdata.r1  <= _0017_;
  assign _0018_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \fifo_wdata.r0  : \fifo_wdata.r1 ;
  assign _0017_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 32'h00000000 : _0018_;
  assign _0019_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \u0.mem_wdata  : \fifo_wdata.r0 ;
  assign _0016_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:120.3-126.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 32'h00000000 : _0019_;
  (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_wstrb.r0  <= _0020_;
  (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_wstrb.r1  <= _0021_;
  assign _0022_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \fifo_wstrb.r0  : \fifo_wstrb.r1 ;
  assign _0021_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 4'h0 : _0022_;
  assign _0023_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \u0.mem_wstrb  : \fifo_wstrb.r0 ;
  assign _0020_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:130.3-136.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 4'h0 : _0023_;
  assign _0141_ = \u0.reg_op1  + (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1239.50-1239.67" *) \u0.reg_op2 ;
  assign _0142_ = \u0.reg_pc  + (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1320.23-1320.55" *) _0223_[2:0];
  assign _0143_ = \u0.count_cycle  + (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1440.28-1440.43" *) 1'h1;
  assign _0144_ = _0133_ + (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1573.21-1573.60" *) _0224_[2:0];
  assign _0145_ = \u0.count_instr  + (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1577.22-1577.37" *) 1'h1;
  assign _0146_ = _0133_ + (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1582.22-1582.48" *) \u0.decoded_imm_j ;
  assign _0147_ = \u0.reg_pc  + (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1819.16-1819.36" *) \u0.decoded_imm ;
  assign _0148_ = \u0.reg_op1  + (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1882.18-1882.39" *) \u0.decoded_imm ;
  assign _0149_ = \u0.next_pc [31:2] + (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:386.60-386.97" *) 1'h0;
  assign _0150_ = \u0.reg_out  & (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1212.53-1212.65" *) 32'hfffffffe;
  assign _0151_ = \u0.reg_op1  & (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1280.15-1280.32" *) \u0.reg_op2 ;
  assign _0152_ = _0627_ & (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1513.36-1513.78" *) 32'hfffffffe;
  assign _0153_ = \u0.mem_la_wstrb  & (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:580.18-580.50" *) { \u0.mem_la_write , \u0.mem_la_write , \u0.mem_la_write , \u0.mem_la_write  };
  assign _0210_ = _0024_[0] == 1'h0;
  assign _0211_ = _0024_[1] == 1'h0;
  assign _0212_ = _0024_[2] == 1'h0;
  assign _0213_ = _0024_[3] == 1'h0;
  assign _0214_ = _0024_[4] == 1'h0;
  assign _0215_ = _0024_[0] == 1'h1;
  assign _0216_ = _0024_[1] == 1'h1;
  assign _0217_ = _0024_[2] == 1'h1;
  assign _0218_ = _0024_[3] == 1'h1;
  assign _0219_ = _0024_[4] == 1'h1;
  assign _0162_ = _0210_ & _0211_;
  assign _0163_ = _0213_ & _0214_;
  assign _0164_ = _0212_ & _0163_;
  assign _0165_ = _0162_ & _0164_;
  assign _0166_ = _0215_ & _0211_;
  assign _0167_ = _0166_ & _0164_;
  assign _0168_ = _0210_ & _0216_;
  assign _0169_ = _0168_ & _0164_;
  assign _0170_ = _0215_ & _0216_;
  assign _0171_ = _0170_ & _0164_;
  assign _0172_ = _0217_ & _0163_;
  assign _0173_ = _0162_ & _0172_;
  assign _0174_ = _0166_ & _0172_;
  assign _0175_ = _0168_ & _0172_;
  assign _0176_ = _0170_ & _0172_;
  assign _0177_ = _0218_ & _0214_;
  assign _0178_ = _0212_ & _0177_;
  assign _0179_ = _0162_ & _0178_;
  assign _0180_ = _0166_ & _0178_;
  assign _0181_ = _0168_ & _0178_;
  assign _0182_ = _0170_ & _0178_;
  assign _0183_ = _0217_ & _0177_;
  assign _0184_ = _0162_ & _0183_;
  assign _0185_ = _0166_ & _0183_;
  assign _0186_ = _0168_ & _0183_;
  assign _0187_ = _0170_ & _0183_;
  assign _0188_ = _0213_ & _0219_;
  assign _0189_ = _0212_ & _0188_;
  assign _0190_ = _0162_ & _0189_;
  assign _0191_ = _0166_ & _0189_;
  assign _0192_ = _0168_ & _0189_;
  assign _0193_ = _0170_ & _0189_;
  assign _0194_ = _0217_ & _0188_;
  assign _0195_ = _0162_ & _0194_;
  assign _0196_ = _0166_ & _0194_;
  assign _0197_ = _0168_ & _0194_;
  assign _0198_ = _0170_ & _0194_;
  assign _0199_ = _0218_ & _0219_;
  assign _0200_ = _0212_ & _0199_;
  assign _0201_ = _0162_ & _0200_;
  assign _0202_ = _0166_ & _0200_;
  assign _0203_ = _0168_ & _0200_;
  assign _0204_ = _0170_ & _0200_;
  assign _0205_ = _0217_ & _0199_;
  assign _0206_ = _0162_ & _0205_;
  assign _0207_ = _0166_ & _0205_;
  assign _0208_ = _0168_ & _0205_;
  assign _0209_ = _0170_ & _0205_;
  assign _0154_ = | { _0468_, _0467_, _0466_, _0464_, _0461_, _0243_, _0242_ };
  assign _0155_ = | { _0468_, _0467_, _0466_, _0465_, _0461_, _0243_, _0242_ };
  assign _0156_ = | { _0468_, _0467_, _0466_, _0465_, _0464_, _0243_, _0242_ };
  assign _0157_ = | { _0466_, _0464_ };
  assign _0158_ = | { \u0.is_jalr_addi_slti_sltiu_xori_ori_andi , \u0.is_slli_srli_srai , \u0.is_lui_auipc_jal  };
  assign _0159_ = | { _0318_, \u0.latched_branch  };
  assign _0160_ = | { _0465_, _0464_ };
  assign _0161_ = | { _0588_, _0585_ };
  assign _0225_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1042.51-1042.79" *) \u0.mem_rdata_q [14:12];
  assign _0226_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1043.51-1043.79" *) 1'h1;
  assign _0227_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1044.51-1044.79" *) 3'h4;
  assign _0228_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1045.51-1045.79" *) 3'h5;
  assign _0229_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1046.51-1046.79" *) 3'h6;
  assign _0230_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1047.51-1047.79" *) 3'h7;
  assign _0231_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1051.42-1051.70" *) 2'h2;
  assign _0232_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1061.37-1061.65" *) 2'h3;
  assign _0233_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1066.69-1066.101" *) \u0.mem_rdata_q [31:25];
  assign _0234_ = \u0.mem_rdata_q [31:25] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1068.69-1068.101" *) 6'h20;
  assign _0235_ = \u0.mem_rdata_q [6:0] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1081.24-1081.54" *) 7'h73;
  assign _0236_ = \u0.mem_rdata_q [31:12] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1081.58-1081.102" *) 20'hc0002;
  assign _0237_ = \u0.mem_rdata_q [31:12] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1082.58-1082.102" *) 20'hc0102;
  assign _0238_ = \u0.mem_rdata_q [31:12] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1083.58-1083.102" *) 20'hc8002;
  assign _0239_ = \u0.mem_rdata_q [31:12] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1084.58-1084.102" *) 20'hc8102;
  assign _0240_ = \u0.mem_rdata_q [31:12] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1085.58-1085.102" *) 20'hc0202;
  assign _0241_ = \u0.mem_rdata_q [31:12] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1086.58-1086.102" *) 20'hc8202;
  assign \u0.alu_eq  = \u0.reg_op1  == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1240.13-1240.31" *) \u0.reg_op2 ;
  assign _0242_ = \u0.cpu_state  == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1316.7-1316.35" *) 7'h40;
  assign _0243_ = \u0.cpu_state  == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1366.18-1366.47" *) 5'h10;
  assign _0244_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1844.9-1844.20" *) \u0.reg_sh ;
  assign _0245_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:869.21-869.57" *) 6'h37;
  assign _0246_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:870.21-870.57" *) 5'h17;
  assign _0247_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:871.21-871.57" *) 7'h6f;
  assign _0248_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:872.21-872.57" *) 7'h67;
  assign _0249_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:872.61-872.95" *) \u0.mem_rdata_latched [14:12];
  assign _0250_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:876.36-876.72" *) 7'h63;
  assign _0251_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:877.36-877.72" *) 2'h3;
  assign _0252_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:878.36-878.72" *) 6'h23;
  assign _0253_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:879.36-879.72" *) 5'h13;
  assign _0254_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:880.36-880.72" *) 6'h33;
  assign _0255_ = \u0.reg_sh  >= (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1848.37-1848.48" *) 3'h4;
  assign _0256_ = \u0.decoder_trigger  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.7-1039.49" *) _0334_;
  assign _0257_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1042.19-1042.79" *) _0225_;
  assign _0258_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1043.19-1043.79" *) _0226_;
  assign _0259_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1044.19-1044.79" *) _0227_;
  assign _0260_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1045.19-1045.79" *) _0228_;
  assign _0261_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1046.19-1046.79" *) _0229_;
  assign _0262_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1047.19-1047.79" *) _0230_;
  assign _0263_ = \u0.is_lb_lh_lw_lbu_lhu  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1049.19-1049.70" *) _0225_;
  assign _0264_ = \u0.is_lb_lh_lw_lbu_lhu  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1050.19-1050.70" *) _0226_;
  assign _0265_ = \u0.is_lb_lh_lw_lbu_lhu  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1051.19-1051.70" *) _0231_;
  assign _0266_ = \u0.is_lb_lh_lw_lbu_lhu  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1052.19-1052.70" *) _0227_;
  assign _0267_ = \u0.is_lb_lh_lw_lbu_lhu  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1053.19-1053.70" *) _0228_;
  assign _0268_ = \u0.is_sb_sh_sw  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1055.19-1055.62" *) _0225_;
  assign _0269_ = \u0.is_sb_sh_sw  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1056.19-1056.62" *) _0226_;
  assign _0270_ = \u0.is_sb_sh_sw  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1057.19-1057.62" *) _0231_;
  assign _0271_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1059.19-1059.65" *) _0225_;
  assign _0272_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1060.19-1060.65" *) _0231_;
  assign _0273_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1061.19-1061.65" *) _0232_;
  assign _0274_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1062.19-1062.65" *) _0227_;
  assign _0275_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1063.19-1063.65" *) _0229_;
  assign _0276_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1064.19-1064.65" *) _0230_;
  assign _0277_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1066.19-1066.65" *) _0226_;
  assign _0278_ = _0277_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1066.19-1066.101" *) _0233_;
  assign _0279_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1067.19-1067.65" *) _0228_;
  assign _0280_ = _0279_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1067.19-1067.101" *) _0233_;
  assign _0281_ = _0279_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1068.19-1068.101" *) _0234_;
  assign _0282_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1070.19-1070.65" *) _0225_;
  assign _0283_ = _0282_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1070.19-1070.101" *) _0233_;
  assign _0284_ = _0282_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1071.19-1071.101" *) _0234_;
  assign _0285_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1072.19-1072.65" *) _0226_;
  assign _0286_ = _0285_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1072.19-1072.101" *) _0233_;
  assign _0287_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1073.19-1073.65" *) _0231_;
  assign _0288_ = _0287_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1073.19-1073.101" *) _0233_;
  assign _0289_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1074.19-1074.65" *) _0232_;
  assign _0290_ = _0289_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1074.19-1074.101" *) _0233_;
  assign _0291_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1075.19-1075.65" *) _0227_;
  assign _0292_ = _0291_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1075.19-1075.101" *) _0233_;
  assign _0293_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1076.19-1076.65" *) _0228_;
  assign _0294_ = _0293_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1076.19-1076.101" *) _0233_;
  assign _0295_ = _0293_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1077.19-1077.101" *) _0234_;
  assign _0296_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1078.19-1078.65" *) _0229_;
  assign _0297_ = _0296_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1078.19-1078.101" *) _0233_;
  assign _0298_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1079.19-1079.65" *) _0230_;
  assign _0299_ = _0298_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1079.19-1079.101" *) _0233_;
  assign _0300_ = _0235_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1081.24-1081.102" *) _0236_;
  assign _0302_ = _0235_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1082.24-1082.102" *) _0237_;
  assign _0303_ = _0235_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1083.24-1083.102" *) _0238_;
  assign _0305_ = _0235_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1084.24-1084.102" *) _0239_;
  assign _0306_ = _0235_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1085.24-1085.102" *) _0240_;
  assign _0307_ = _0235_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1086.24-1086.102" *) _0241_;
  assign _0308_ = _0235_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1088.28-1088.81" *) _0335_;
  assign _0309_ = _0308_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1088.28-1088.103" *) _0336_;
  assign _0310_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1096.25-1100.5" *) _0618_;
  assign _0311_ = _0226_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1097.5-1097.69" *) _0233_;
  assign _0312_ = _0228_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1098.5-1098.69" *) _0233_;
  assign _0313_ = _0228_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1099.5-1099.69" *) _0234_;
  assign _0314_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1102.59-1109.5" *) _0619_;
  assign _0315_ = \u0.latched_store  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1212.19-1212.50" *) \u0.latched_branch ;
  assign _0318_ = \u0.latched_store  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1323.5-1323.37" *) _0340_;
  assign _0319_ = resetn && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1345.7-1345.30" *) \u0.cpuregs_write ;
  assign _0320_ = _0319_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1345.7-1345.44" *) \u0.latched_rd ;
  assign _0321_ = \u0.mem_do_rinst  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1459.22-1459.46" *) \u0.mem_done ;
  assign _0323_ = _0341_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1586.26-1586.54" *) _0342_;
  assign _0324_ = _0343_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1885.10-1885.38" *) \u0.mem_done ;
  assign _0325_ = \u0.decoder_trigger_q  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1951.7-1951.71" *) _0344_;
  assign _0326_ = _0325_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1951.7-1951.93" *) \u0.instr_ecall_ebreak ;
  assign \u0.mem_xfer  = \u0.mem_valid  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:377.21-377.43" *) mem_ready;
  assign _0327_ = \u0.mem_xfer  && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.30-380.52" *) _0620_;
  assign _0328_ = _0327_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.30-380.102" *) _0358_;
  assign _0329_ = _0616_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.108-380.134" *) \u0.mem_do_rinst ;
  assign \u0.mem_done  = resetn && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.18-380.136" *) _0359_;
  assign _0330_ = resetn && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:383.24-383.44" *) _0331_;
  assign \u0.mem_la_write  = _0330_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:383.24-383.60" *) \u0.mem_do_wdata ;
  assign _0332_ = _0331_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:384.35-384.134" *) _0361_;
  assign \u0.mem_la_read  = resetn && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:384.23-385.145" *) _0332_;
  assign _0333_ = _0248_ && (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:872.21-872.95" *) _0249_;
  assign _0334_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.26-1039.49" *) \u0.decoder_pseudo_trigger ;
  assign _0335_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1088.62-1088.81" *) \u0.mem_rdata_q [31:21];
  assign _0336_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1088.85-1088.103" *) \u0.mem_rdata_q [19:7];
  assign _0337_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1255.17-1255.24" *) \u0.alu_eq ;
  assign _0338_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1257.17-1257.25" *) \u0.alu_lts ;
  assign _0339_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1259.17-1259.25" *) \u0.alu_ltu ;
  assign _0340_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1323.22-1323.37" *) \u0.latched_branch ;
  assign _0322_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1505.21-1505.37" *) \u0.decoder_trigger ;
  assign _0341_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1586.26-1586.37" *) \u0.instr_jalr ;
  assign _0342_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1586.41-1586.54" *) \u0.instr_retirq ;
  assign _0343_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1870.9-1870.25" *) \u0.mem_do_prefetch ;
  assign _0344_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1951.46-1951.71" *) \u0.decoder_pseudo_trigger_q ;
  assign _0345_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1955.7-1955.14" *) resetn;
  assign _0331_ = ! (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:383.34-383.44" *) \u0.mem_state ;
  assign _0301_ = _0300_ || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1081.23-1082.103" *) _0302_;
  assign _0304_ = _0303_ || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1083.23-1084.103" *) _0305_;
  assign _0346_ = \u0.instr_jalr  || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1102.45-1109.5" *) _0314_;
  assign _0347_ = \u0.instr_sra  || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1244.23-1244.46" *) \u0.instr_srai ;
  assign _0348_ = \u0.instr_xori  || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1275.4-1275.27" *) \u0.instr_xor ;
  assign _0349_ = \u0.instr_ori  || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1277.4-1277.25" *) \u0.instr_or ;
  assign _0350_ = \u0.instr_andi  || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1279.4-1279.27" *) \u0.instr_and ;
  assign _0316_ = \u0.instr_sll  || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1281.23-1281.46" *) \u0.instr_slli ;
  assign _0351_ = \u0.instr_srl  || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1283.23-1283.46" *) \u0.instr_srli ;
  assign _0352_ = _0351_ || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1283.23-1283.59" *) \u0.instr_sra ;
  assign _0317_ = _0352_ || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1283.23-1283.73" *) \u0.instr_srai ;
  assign _0353_ = _0343_ || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1870.9-1870.37" *) \u0.mem_done ;
  assign _0354_ = \u0.instr_lb  || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1899.8-1899.29" *) \u0.instr_lbu ;
  assign _0355_ = \u0.instr_lh  || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1900.8-1900.29" *) \u0.instr_lhu ;
  assign _0356_ = _0345_ || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1955.7-1955.26" *) \u0.mem_done ;
  assign _0357_ = \u0.mem_do_rinst  || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.57-380.85" *) \u0.mem_do_rdata ;
  assign _0358_ = _0357_ || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.57-380.101" *) \u0.mem_do_wdata ;
  assign _0359_ = _0328_ || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.29-380.135" *) _0329_;
  assign _0360_ = \u0.mem_do_rinst  || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:384.86-384.117" *) \u0.mem_do_prefetch ;
  assign _0361_ = _0360_ || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:384.86-384.133" *) \u0.mem_do_rdata ;
  assign _0362_ = _0345_ || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:570.7-570.22" *) \u0.trap ;
  assign _0363_ = _0345_ || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:573.8-573.28" *) mem_ready;
  assign _0364_ = \u0.mem_la_read  || (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:578.8-578.35" *) \u0.mem_la_write ;
  assign \u0.alu_lts  = $signed(\u0.reg_op1 ) < (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1241.14-1241.49" *) $signed(\u0.reg_op2 );
  assign \u0.alu_ltu  = \u0.reg_op1  < (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1242.14-1242.31" *) \u0.reg_op2 ;
  assign _0459_ = \u0.decoded_rs [4] ? _0366_ : _0365_;
  assign _0365_ = \u0.decoded_rs [3] ? _0368_ : _0367_;
  assign _0366_ = \u0.decoded_rs [3] ? _0370_ : _0369_;
  assign _0367_ = \u0.decoded_rs [2] ? _0372_ : _0371_;
  assign _0368_ = \u0.decoded_rs [2] ? _0374_ : _0373_;
  assign _0369_ = \u0.decoded_rs [2] ? _0376_ : _0375_;
  assign _0370_ = \u0.decoded_rs [2] ? _0378_ : _0377_;
  assign _0371_ = \u0.decoded_rs [1] ? _0380_ : _0379_;
  assign _0372_ = \u0.decoded_rs [1] ? _0382_ : _0381_;
  assign _0373_ = \u0.decoded_rs [1] ? _0384_ : _0383_;
  assign _0374_ = \u0.decoded_rs [1] ? _0386_ : _0385_;
  assign _0375_ = \u0.decoded_rs [1] ? _0388_ : _0387_;
  assign _0376_ = \u0.decoded_rs [1] ? _0390_ : _0389_;
  assign _0377_ = \u0.decoded_rs [1] ? _0392_ : _0391_;
  assign _0378_ = \u0.decoded_rs [1] ? _0394_ : _0393_;
  assign _0379_ = \u0.decoded_rs [0] ? \u0.cpuregs[1]  : \u0.cpuregs[0] ;
  assign _0389_ = \u0.decoded_rs [0] ? \u0.cpuregs[21]  : \u0.cpuregs[20] ;
  assign _0390_ = \u0.decoded_rs [0] ? \u0.cpuregs[23]  : \u0.cpuregs[22] ;
  assign _0391_ = \u0.decoded_rs [0] ? \u0.cpuregs[25]  : \u0.cpuregs[24] ;
  assign _0392_ = \u0.decoded_rs [0] ? \u0.cpuregs[27]  : \u0.cpuregs[26] ;
  assign _0393_ = \u0.decoded_rs [0] ? \u0.cpuregs[29]  : \u0.cpuregs[28] ;
  assign _0394_ = \u0.decoded_rs [0] ? \u0.cpuregs[31]  : \u0.cpuregs[30] ;
  assign _0380_ = \u0.decoded_rs [0] ? \u0.cpuregs[3]  : \u0.cpuregs[2] ;
  assign _0381_ = \u0.decoded_rs [0] ? \u0.cpuregs[5]  : \u0.cpuregs[4] ;
  assign _0382_ = \u0.decoded_rs [0] ? \u0.cpuregs[7]  : \u0.cpuregs[6] ;
  assign _0383_ = \u0.decoded_rs [0] ? \u0.cpuregs[9]  : \u0.cpuregs[8] ;
  assign _0384_ = \u0.decoded_rs [0] ? \u0.cpuregs[11]  : \u0.cpuregs[10] ;
  assign _0385_ = \u0.decoded_rs [0] ? \u0.cpuregs[13]  : \u0.cpuregs[12] ;
  assign _0386_ = \u0.decoded_rs [0] ? \u0.cpuregs[15]  : \u0.cpuregs[14] ;
  assign _0387_ = \u0.decoded_rs [0] ? \u0.cpuregs[17]  : \u0.cpuregs[16] ;
  assign _0388_ = \u0.decoded_rs [0] ? \u0.cpuregs[19]  : \u0.cpuregs[18] ;
  assign _0395_ = _0165_ & _0026_[31];
  assign _0396_ = _0181_ & _0026_[31];
  assign _0397_ = _0182_ & _0026_[31];
  assign _0398_ = _0184_ & _0026_[31];
  assign _0399_ = _0185_ & _0026_[31];
  assign _0400_ = _0186_ & _0026_[31];
  assign _0401_ = _0187_ & _0026_[31];
  assign _0402_ = _0190_ & _0026_[31];
  assign _0403_ = _0191_ & _0026_[31];
  assign _0404_ = _0192_ & _0026_[31];
  assign _0405_ = _0193_ & _0026_[31];
  assign _0406_ = _0167_ & _0026_[31];
  assign _0407_ = _0195_ & _0026_[31];
  assign _0408_ = _0196_ & _0026_[31];
  assign _0409_ = _0197_ & _0026_[31];
  assign _0410_ = _0198_ & _0026_[31];
  assign _0411_ = _0201_ & _0026_[31];
  assign _0412_ = _0202_ & _0026_[31];
  assign _0413_ = _0203_ & _0026_[31];
  assign _0414_ = _0204_ & _0026_[31];
  assign _0415_ = _0206_ & _0026_[31];
  assign _0416_ = _0207_ & _0026_[31];
  assign _0417_ = _0169_ & _0026_[31];
  assign _0418_ = _0208_ & _0026_[31];
  assign _0419_ = _0209_ & _0026_[31];
  assign _0420_ = _0171_ & _0026_[31];
  assign _0421_ = _0173_ & _0026_[31];
  assign _0422_ = _0174_ & _0026_[31];
  assign _0423_ = _0175_ & _0026_[31];
  assign _0424_ = _0176_ & _0026_[31];
  assign _0425_ = _0179_ & _0026_[31];
  assign _0426_ = _0180_ & _0026_[31];
  assign _0427_ = _0395_ ? _0025_ : \u0.cpuregs[0] ;
  assign _0428_ = _0396_ ? _0025_ : \u0.cpuregs[10] ;
  assign _0429_ = _0397_ ? _0025_ : \u0.cpuregs[11] ;
  assign _0430_ = _0398_ ? _0025_ : \u0.cpuregs[12] ;
  assign _0431_ = _0399_ ? _0025_ : \u0.cpuregs[13] ;
  assign _0432_ = _0400_ ? _0025_ : \u0.cpuregs[14] ;
  assign _0433_ = _0401_ ? _0025_ : \u0.cpuregs[15] ;
  assign _0434_ = _0402_ ? _0025_ : \u0.cpuregs[16] ;
  assign _0435_ = _0403_ ? _0025_ : \u0.cpuregs[17] ;
  assign _0436_ = _0404_ ? _0025_ : \u0.cpuregs[18] ;
  assign _0437_ = _0405_ ? _0025_ : \u0.cpuregs[19] ;
  assign _0438_ = _0406_ ? _0025_ : \u0.cpuregs[1] ;
  assign _0439_ = _0407_ ? _0025_ : \u0.cpuregs[20] ;
  assign _0440_ = _0408_ ? _0025_ : \u0.cpuregs[21] ;
  assign _0441_ = _0409_ ? _0025_ : \u0.cpuregs[22] ;
  assign _0442_ = _0410_ ? _0025_ : \u0.cpuregs[23] ;
  assign _0443_ = _0411_ ? _0025_ : \u0.cpuregs[24] ;
  assign _0444_ = _0412_ ? _0025_ : \u0.cpuregs[25] ;
  assign _0445_ = _0413_ ? _0025_ : \u0.cpuregs[26] ;
  assign _0446_ = _0414_ ? _0025_ : \u0.cpuregs[27] ;
  assign _0447_ = _0415_ ? _0025_ : \u0.cpuregs[28] ;
  assign _0448_ = _0416_ ? _0025_ : \u0.cpuregs[29] ;
  assign _0449_ = _0417_ ? _0025_ : \u0.cpuregs[2] ;
  assign _0450_ = _0418_ ? _0025_ : \u0.cpuregs[30] ;
  assign _0451_ = _0419_ ? _0025_ : \u0.cpuregs[31] ;
  assign _0452_ = _0420_ ? _0025_ : \u0.cpuregs[3] ;
  assign _0453_ = _0421_ ? _0025_ : \u0.cpuregs[4] ;
  assign _0454_ = _0422_ ? _0025_ : \u0.cpuregs[5] ;
  assign _0455_ = _0423_ ? _0025_ : \u0.cpuregs[6] ;
  assign _0456_ = _0424_ ? _0025_ : \u0.cpuregs[7] ;
  assign _0457_ = _0425_ ? _0025_ : \u0.cpuregs[8] ;
  assign _0458_ = _0426_ ? _0025_ : \u0.cpuregs[9] ;
  always @(posedge clk)
    \u0.cpuregs[0]  <= _0427_;
  always @(posedge clk)
    \u0.cpuregs[10]  <= _0428_;
  always @(posedge clk)
    \u0.cpuregs[11]  <= _0429_;
  always @(posedge clk)
    \u0.cpuregs[12]  <= _0430_;
  always @(posedge clk)
    \u0.cpuregs[13]  <= _0431_;
  always @(posedge clk)
    \u0.cpuregs[14]  <= _0432_;
  always @(posedge clk)
    \u0.cpuregs[15]  <= _0433_;
  always @(posedge clk)
    \u0.cpuregs[16]  <= _0434_;
  always @(posedge clk)
    \u0.cpuregs[17]  <= _0435_;
  always @(posedge clk)
    \u0.cpuregs[18]  <= _0436_;
  always @(posedge clk)
    \u0.cpuregs[19]  <= _0437_;
  always @(posedge clk)
    \u0.cpuregs[1]  <= _0438_;
  always @(posedge clk)
    \u0.cpuregs[20]  <= _0439_;
  always @(posedge clk)
    \u0.cpuregs[21]  <= _0440_;
  always @(posedge clk)
    \u0.cpuregs[22]  <= _0441_;
  always @(posedge clk)
    \u0.cpuregs[23]  <= _0442_;
  always @(posedge clk)
    \u0.cpuregs[24]  <= _0443_;
  always @(posedge clk)
    \u0.cpuregs[25]  <= _0444_;
  always @(posedge clk)
    \u0.cpuregs[26]  <= _0445_;
  always @(posedge clk)
    \u0.cpuregs[27]  <= _0446_;
  always @(posedge clk)
    \u0.cpuregs[28]  <= _0447_;
  always @(posedge clk)
    \u0.cpuregs[29]  <= _0448_;
  always @(posedge clk)
    \u0.cpuregs[2]  <= _0449_;
  always @(posedge clk)
    \u0.cpuregs[30]  <= _0450_;
  always @(posedge clk)
    \u0.cpuregs[31]  <= _0451_;
  always @(posedge clk)
    \u0.cpuregs[3]  <= _0452_;
  always @(posedge clk)
    \u0.cpuregs[4]  <= _0453_;
  always @(posedge clk)
    \u0.cpuregs[5]  <= _0454_;
  always @(posedge clk)
    \u0.cpuregs[6]  <= _0455_;
  always @(posedge clk)
    \u0.cpuregs[7]  <= _0456_;
  always @(posedge clk)
    \u0.cpuregs[8]  <= _0457_;
  always @(posedge clk)
    \u0.cpuregs[9]  <= _0458_;
  assign _0460_ = \u0.reg_op1  | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1278.15-1278.32" *) \u0.reg_op2 ;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.trap  <= _0126_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.pcpi_valid  <= _0116_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.eoi  <= _0038_;
  reg \u0.trace_data_reg[0] ;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.trace_data_reg[0]  <= 1'hx;
  assign \u0.trace_data [0] = \u0.trace_data_reg[0] ;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.count_cycle  <= _0028_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.count_instr  <= _0029_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.reg_pc  <= { _0121_[31:2], 2'h0 };
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.reg_next_pc  <= { _0117_[31:2], 2'h0 };
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.reg_op1  <= _0118_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.reg_op2  <= _0119_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.reg_out  <= _0120_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.reg_sh  <= _0122_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.mem_wordsize  <= _0113_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.mem_do_prefetch  <= _0104_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.mem_do_rinst  <= _0106_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.mem_do_rdata  <= _0105_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.mem_do_wdata  <= _0107_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.decoder_trigger  <= _0037_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.decoder_trigger_q  <= \u0.decoder_trigger ;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.decoder_pseudo_trigger  <= _0036_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.decoder_pseudo_trigger_q  <= \u0.decoder_pseudo_trigger ;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.cpu_state  <= _0030_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.latched_store  <= _0102_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.latched_stalu  <= _0101_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.latched_branch  <= _0095_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.latched_compr  <= _0096_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.latched_is_lu  <= _0099_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.latched_is_lh  <= _0098_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.latched_is_lb  <= _0097_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.latched_rd  <= _0100_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1409.2-1981.5" *)
  always @(posedge clk)
    \u0.alu_out_q  <= \u0.alu_out ;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.pcpi_insn  <= _0115_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_lui  <= _0057_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_auipc  <= _0043_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_jal  <= _0051_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_jalr  <= _0052_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_beq  <= _0044_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_bne  <= _0049_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_blt  <= _0047_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_bge  <= _0045_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_bltu  <= _0048_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_bgeu  <= _0046_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_lb  <= _0053_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_lh  <= _0055_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_lw  <= _0058_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_lbu  <= _0054_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_lhu  <= _0056_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_sb  <= _0066_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_sh  <= _0067_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_sw  <= _0079_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_addi  <= _0040_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_slti  <= _0071_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_sltiu  <= _0072_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_xori  <= _0081_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_ori  <= _0060_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_andi  <= _0042_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_slli  <= _0069_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_srli  <= _0077_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_srai  <= _0075_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_add  <= _0039_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_sub  <= _0078_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_sll  <= _0068_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_slt  <= _0070_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_sltu  <= _0073_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_xor  <= _0080_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_srl  <= _0076_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_sra  <= _0074_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_or  <= _0059_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_and  <= _0041_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_rdcycle  <= _0061_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_rdcycleh  <= _0062_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_rdinstr  <= _0063_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_rdinstrh  <= _0064_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_ecall_ebreak  <= _0050_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.instr_retirq  <= _0065_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.decoded_rd  <= _0033_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.decoded_rs1  <= _0034_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.decoded_rs2  <= _0035_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.decoded_imm  <= _0031_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.decoded_imm_j  <= _0032_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.compressed_instr  <= _0027_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.is_lui_auipc_jal  <= _0089_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.is_lb_lh_lw_lbu_lhu  <= _0087_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.is_slli_srli_srai  <= _0092_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.is_jalr_addi_slti_sltiu_xori_ori_andi  <= _0086_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.is_sb_sh_sw  <= _0091_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.is_lui_auipc_jal_jalr_addi_add_sub  <= _0090_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.is_slti_blt_slt  <= _0093_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.is_sltiu_bltu_sltu  <= _0094_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.is_beq_bne_blt_bge_bltu_bgeu  <= _0084_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.is_lbu_lhu_lw  <= _0088_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.is_alu_reg_imm  <= _0082_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.is_alu_reg_reg  <= _0083_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:860.2-1166.5" *)
  always @(posedge clk)
    \u0.is_compare  <= _0085_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:569.2-645.5" *)
  always @(posedge clk)
    \u0.mem_valid  <= _0111_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:569.2-645.5" *)
  always @(posedge clk)
    \u0.mem_instr  <= _0108_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:569.2-645.5" *)
  always @(posedge clk)
    \u0.mem_addr  <= _0103_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:569.2-645.5" *)
  always @(posedge clk)
    \u0.mem_wdata  <= _0112_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:569.2-645.5" *)
  always @(posedge clk)
    \u0.mem_wstrb  <= _0114_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:569.2-645.5" *)
  always @(posedge clk)
    \u0.mem_state  <= _0110_;
  (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:434.2-548.5" *)
  always @(posedge clk)
    \u0.mem_rdata_q  <= _0109_;
  assign _0140_ = \u0.alu_out_0  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1830.6-1833.9|../../picorv32_pc.v:1830.10-1830.53" *) 1'h1 : 1'h0;
  assign _0461_ = \u0.cpu_state  == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) 4'h8;
  assign _0462_ = \u0.latched_branch  ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1511.5-1528.12|../../picorv32_pc.v:0.0-0.0" *) _0628_ : \u0.reg_next_pc ;
  assign _0463_ = _0242_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) _0462_ : 32'hxxxxxxxx;
  assign _0133_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0463_ : 32'hxxxxxxxx;
  function [0:0] _1129_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1129_ = b[0:0];
      2'b1?:
        _1129_ = b[1:1];
      default:
        _1129_ = a;
    endcase
  endfunction
  assign _0132_ = _1129_(1'hx, { _0137_, 1'h0 }, { _0465_, _0154_ });
  assign _0464_ = \u0.cpu_state  == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) 1'h1;
  assign _0465_ = \u0.cpu_state  == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) 2'h2;
  assign _0466_ = \u0.cpu_state  == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) 3'h4;
  assign _0467_ = \u0.cpu_state  == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) 6'h20;
  assign _0468_ = \u0.cpu_state  == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) 8'h80;
  function [0:0] _1135_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1135_ = b[0:0];
      2'b1?:
        _1135_ = b[1:1];
      default:
        _1135_ = a;
    endcase
  endfunction
  assign _0130_ = _1135_(1'hx, { 1'h0, _0135_ }, { _0155_, _0464_ });
  function [0:0] _1136_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1136_ = b[0:0];
      2'b1?:
        _1136_ = b[1:1];
      default:
        _1136_ = a;
    endcase
  endfunction
  assign _0131_ = _1136_(1'hx, { _0136_, 1'h0 }, { _0461_, _0156_ });
  assign _0125_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0132_ : 1'h0;
  assign _0123_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0130_ : 1'h0;
  assign _0124_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0131_ : 1'h0;
  assign _0469_ = _0324_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1913.6-1923.9|../../picorv32_pc.v:1913.10-1913.38" *) 1'h1 : 1'h0;
  assign _0470_ = _0353_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1895.5-1924.8|../../picorv32_pc.v:1895.9-1895.37" *) _0469_ : 1'h0;
  assign _0471_ = _0160_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) _0470_ : 1'h0;
  assign _0036_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0471_ : 1'h0;
  assign _0472_ = _0324_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1913.6-1923.9|../../picorv32_pc.v:1913.10-1913.38" *) 1'h1 : _0321_;
  assign _0473_ = _0353_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1895.5-1924.8|../../picorv32_pc.v:1895.9-1895.37" *) _0472_ : _0321_;
  function [0:0] _1146_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1146_ = b[0:0];
      2'b1?:
        _1146_ = b[1:1];
      default:
        _1146_ = a;
    endcase
  endfunction
  assign _0474_ = _1146_(_0321_, { _0476_, _0473_ }, { _0461_, _0160_ });
  assign _0475_ = \u0.alu_out_0  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1830.6-1833.9|../../picorv32_pc.v:1830.10-1830.53" *) 1'h0 : _0321_;
  assign _0476_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1824.5-1839.8|../../picorv32_pc.v:1824.9-1824.37" *) _0475_ : _0321_;
  assign _0037_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0474_ : _0321_;
  function [31:0] _1150_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1915.7-1919.14|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1150_ = b[31:0];
      3'b?1?:
        _1150_ = b[63:32];
      3'b1??:
        _1150_ = b[95:64];
      default:
        _1150_ = a;
    endcase
  endfunction
  assign _0477_ = _1150_(32'hxxxxxxxx, { \u0.mem_rdata_word , \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15:0], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7:0] }, { \u0.latched_is_lu , \u0.latched_is_lh , \u0.latched_is_lb  });
  assign _0478_ = _0324_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1913.6-1923.9|../../picorv32_pc.v:1913.10-1913.38" *) _0477_ : 32'hxxxxxxxx;
  assign _0479_ = _0353_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1895.5-1924.8|../../picorv32_pc.v:1895.9-1895.37" *) _0478_ : 32'hxxxxxxxx;
  function [31:0] _1153_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1153_ = b[31:0];
      4'b??1?:
        _1153_ = b[63:32];
      4'b?1??:
        _1153_ = b[95:64];
      4'b1???:
        _1153_ = b[127:96];
      default:
        _1153_ = a;
    endcase
  endfunction
  assign _0480_ = _1153_(32'hxxxxxxxx, { _0482_, _0147_, _0481_, _0479_ }, { _0467_, _0461_, _0466_, _0464_ });
  assign _0481_ = _0244_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1844.5-1864.8|../../picorv32_pc.v:1844.9-1844.20" *) \u0.reg_op1  : 32'hxxxxxxxx;
  assign _0482_ = \u0.is_rdcycle_rdcycleh_rdinstr_rdinstrh  ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1597.5-1769.12|../../picorv32_pc.v:0.0-0.0" *) _0483_ : 32'hxxxxxxxx;
  function [31:0] _1156_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1641.7-1650.14|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1156_ = b[31:0];
      4'b??1?:
        _1156_ = b[63:32];
      4'b?1??:
        _1156_ = b[95:64];
      4'b1???:
        _1156_ = b[127:96];
      default:
        _1156_ = a;
    endcase
  endfunction
  assign _0483_ = _1156_(32'hxxxxxxxx, { \u0.count_cycle [31:0], \u0.count_cycle [63:32], \u0.count_instr [31:0], \u0.count_instr [63:32] }, { \u0.instr_rdcycle , \u0.instr_rdcycleh , \u0.instr_rdinstr , \u0.instr_rdinstrh  });
  assign _0120_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0480_ : 32'hxxxxxxxx;
  assign _0484_ = _0255_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1848.14-1864.8|../../picorv32_pc.v:1848.18-1848.48" *) _0222_[4:0] : _0625_[4:0];
  assign _0485_ = _0244_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1844.5-1864.8|../../picorv32_pc.v:1844.9-1844.20" *) 5'hxx : _0484_;
  function [4:0] _1160_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1160_ = b[4:0];
      2'b1?:
        _1160_ = b[9:5];
      default:
        _1160_ = a;
    endcase
  endfunction
  assign _0486_ = _1160_(5'hxx, { \u0.cpuregs_rs1 [4:0], _0485_ }, { _0243_, _0466_ });
  assign _0122_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0486_ : 5'hxx;
  assign _0487_ = _0468_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) 1'h1 : 1'h0;
  assign _0126_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0487_ : 1'h0;
  assign _0488_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1824.5-1839.8|../../picorv32_pc.v:1824.9-1824.37" *) 5'h00 : \u0.latched_rd ;
  function [4:0] _1165_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1165_ = b[4:0];
      2'b1?:
        _1165_ = b[9:5];
      default:
        _1165_ = a;
    endcase
  endfunction
  assign _0489_ = _1165_(\u0.latched_rd , { \u0.decoded_rd , _0488_ }, { _0242_, _0461_ });
  assign _0100_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0489_ : \u0.latched_rd ;
  assign _0490_ = \u0.mem_do_rdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1896.6-1912.9|../../picorv32_pc.v:1896.10-1896.23" *) \u0.latched_is_lb  : \u0.instr_lb ;
  assign _0491_ = _0353_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1895.5-1924.8|../../picorv32_pc.v:1895.9-1895.37" *) _0490_ : \u0.latched_is_lb ;
  function [0:0] _1169_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1169_ = b[0:0];
      2'b1?:
        _1169_ = b[1:1];
      default:
        _1169_ = a;
    endcase
  endfunction
  assign _0492_ = _1169_(\u0.latched_is_lb , { 1'h0, _0491_ }, { _0242_, _0464_ });
  assign _0097_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0492_ : 1'h0;
  assign _0493_ = \u0.mem_do_rdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1896.6-1912.9|../../picorv32_pc.v:1896.10-1896.23" *) \u0.latched_is_lh  : \u0.instr_lh ;
  assign _0494_ = _0353_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1895.5-1924.8|../../picorv32_pc.v:1895.9-1895.37" *) _0493_ : \u0.latched_is_lh ;
  function [0:0] _1173_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1173_ = b[0:0];
      2'b1?:
        _1173_ = b[1:1];
      default:
        _1173_ = a;
    endcase
  endfunction
  assign _0495_ = _1173_(\u0.latched_is_lh , { 1'h0, _0494_ }, { _0242_, _0464_ });
  assign _0098_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0495_ : 1'h0;
  assign _0496_ = \u0.mem_do_rdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1896.6-1912.9|../../picorv32_pc.v:1896.10-1896.23" *) \u0.latched_is_lu  : \u0.is_lbu_lhu_lw ;
  assign _0497_ = _0353_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1895.5-1924.8|../../picorv32_pc.v:1895.9-1895.37" *) _0496_ : \u0.latched_is_lu ;
  function [0:0] _1177_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1177_ = b[0:0];
      2'b1?:
        _1177_ = b[1:1];
      default:
        _1177_ = a;
    endcase
  endfunction
  assign _0498_ = _1177_(\u0.latched_is_lu , { 1'h0, _0497_ }, { _0242_, _0464_ });
  assign _0099_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0498_ : 1'h0;
  assign _0499_ = _0242_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) \u0.compressed_instr  : \u0.latched_compr ;
  assign _0096_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0499_ : \u0.latched_compr ;
  assign _0500_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1824.5-1839.8|../../picorv32_pc.v:1824.9-1824.37" *) \u0.alu_out_0  : \u0.instr_jalr ;
  function [0:0] _1182_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1182_ = b[0:0];
      2'b1?:
        _1182_ = b[1:1];
      default:
        _1182_ = a;
    endcase
  endfunction
  assign _0501_ = _1182_(\u0.latched_branch , { _0503_, _0500_ }, { _0242_, _0461_ });
  assign _0502_ = \u0.instr_jal  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1580.6-1588.9|../../picorv32_pc.v:1580.10-1580.19" *) 1'h1 : 1'h0;
  assign _0503_ = \u0.decoder_trigger  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1570.5-1589.8|../../picorv32_pc.v:1570.9-1570.24" *) _0502_ : 1'h0;
  assign _0095_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0501_ : 1'h0;
  assign _0504_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1824.5-1839.8|../../picorv32_pc.v:1824.9-1824.37" *) \u0.latched_stalu  : 1'h1;
  function [0:0] _1187_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1187_ = b[0:0];
      2'b1?:
        _1187_ = b[1:1];
      default:
        _1187_ = a;
    endcase
  endfunction
  assign _0505_ = _1187_(\u0.latched_stalu , { 1'h0, _0504_ }, { _0242_, _0461_ });
  assign _0101_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0505_ : 1'h0;
  function [0:0] _1189_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1189_ = b[0:0];
      4'b??1?:
        _1189_ = b[1:1];
      4'b?1??:
        _1189_ = b[2:2];
      4'b1???:
        _1189_ = b[3:3];
      default:
        _1189_ = a;
    endcase
  endfunction
  assign _0506_ = _1189_(\u0.latched_store , { 1'h0, _0508_, _0507_, 1'h1 }, { _0242_, _0467_, _0461_, _0157_ });
  assign _0507_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1824.5-1839.8|../../picorv32_pc.v:1824.9-1824.37" *) \u0.alu_out_0  : 1'h1;
  assign _0508_ = \u0.is_rdcycle_rdcycleh_rdinstr_rdinstrh  ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1597.5-1769.12|../../picorv32_pc.v:0.0-0.0" *) 1'h1 : \u0.latched_store ;
  assign _0102_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0506_ : 1'h0;
  assign _0509_ = _0324_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1913.6-1923.9|../../picorv32_pc.v:1913.10-1913.38" *) 8'h40 : \u0.cpu_state ;
  assign _0510_ = _0353_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1895.5-1924.8|../../picorv32_pc.v:1895.9-1895.37" *) _0509_ : \u0.cpu_state ;
  function [7:0] _1195_;
    input [7:0] a;
    input [47:0] b;
    input [5:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _1195_ = b[7:0];
      6'b????1?:
        _1195_ = b[15:8];
      6'b???1??:
        _1195_ = b[23:16];
      6'b??1???:
        _1195_ = b[31:24];
      6'b?1????:
        _1195_ = b[39:32];
      6'b1?????:
        _1195_ = b[47:40];
      default:
        _1195_ = a;
    endcase
  endfunction
  assign _0511_ = _1195_(\u0.cpu_state , { _0517_, 1'h0, _0221_[6:0], 4'h0, _0220_[3:0], _0514_, _0512_, _0510_ }, { _0242_, _0467_, _0243_, _0461_, _0466_, _0160_ });
  assign _0512_ = _0244_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1844.5-1864.8|../../picorv32_pc.v:1844.9-1844.20" *) 8'h40 : \u0.cpu_state ;
  assign _0513_ = \u0.mem_done  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1828.6-1829.36|../../picorv32_pc.v:1828.10-1828.18" *) 8'h40 : \u0.cpu_state ;
  assign _0514_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1824.5-1839.8|../../picorv32_pc.v:1824.9-1824.37" *) _0513_ : 8'h40;
  assign _0220_[3:0] = \u0.is_sb_sh_sw  ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1780.5-1815.12|../../picorv32_pc.v:0.0-0.0" *) 4'h2 : 4'h8;
  function [6:0] _1200_;
    input [6:0] a;
    input [20:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1597.5-1769.12|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1200_ = b[6:0];
      3'b?1?:
        _1200_ = b[13:7];
      3'b1??:
        _1200_ = b[20:14];
      default:
        _1200_ = a;
    endcase
  endfunction
  assign _0221_[6:0] = _1200_(7'h10, 21'h100088, { \u0.is_rdcycle_rdcycleh_rdinstr_rdinstrh , \u0.is_lb_lh_lw_lbu_lhu , _0158_ });
  assign _0515_ = | (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1597.5-1769.12|../../picorv32_pc.v:0.0-0.0" *) { \u0.is_jalr_addi_slti_sltiu_xori_ori_andi , \u0.is_slli_srli_srai  };
  assign _0516_ = \u0.instr_jal  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1580.6-1588.9|../../picorv32_pc.v:1580.10-1580.19" *) \u0.cpu_state  : 8'h20;
  assign _0517_ = \u0.decoder_trigger  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1570.5-1589.8|../../picorv32_pc.v:1570.9-1570.24" *) _0516_ : \u0.cpu_state ;
  assign _0518_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0511_ : 8'h40;
  assign _0030_ = _0326_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1951.3-1953.6|../../picorv32_pc.v:1951.7-1951.93" *) 8'h80 : _0518_;
  assign _0519_ = _0356_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1955.3-1960.6|../../picorv32_pc.v:1955.7-1955.26" *) 1'h0 : \u0.mem_do_wdata ;
  assign _0107_ = _0125_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1966.3-1967.22|../../picorv32_pc.v:1966.7-1966.23" *) 1'h1 : _0519_;
  assign _0520_ = _0356_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1955.3-1960.6|../../picorv32_pc.v:1955.7-1955.26" *) 1'h0 : \u0.mem_do_rdata ;
  assign _0105_ = _0123_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1964.3-1965.22|../../picorv32_pc.v:1964.7-1964.23" *) 1'h1 : _0520_;
  assign _0521_ = _0244_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1844.5-1864.8|../../picorv32_pc.v:1844.9-1844.20" *) \u0.mem_do_prefetch  : \u0.mem_do_rinst ;
  function [0:0] _1211_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1211_ = b[0:0];
      4'b??1?:
        _1211_ = b[1:1];
      4'b?1??:
        _1211_ = b[2:2];
      4'b1???:
        _1211_ = b[3:3];
      default:
        _1211_ = a;
    endcase
  endfunction
  assign _0522_ = _1211_(\u0.mem_do_rinst , { _0525_, _0524_, _0523_, _0521_ }, { _0242_, _0467_, _0243_, _0466_ });
  assign _0523_ = \u0.is_sb_sh_sw  ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1780.5-1815.12|../../picorv32_pc.v:0.0-0.0" *) 1'h1 : \u0.mem_do_prefetch ;
  function [0:0] _1213_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1597.5-1769.12|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1213_ = b[0:0];
      2'b1?:
        _1213_ = b[1:1];
      default:
        _1213_ = a;
    endcase
  endfunction
  assign _0524_ = _1213_(\u0.mem_do_rinst , { 1'h1, \u0.mem_do_prefetch  }, { \u0.is_lb_lh_lw_lbu_lhu , _0158_ });
  assign _0525_ = \u0.decoder_trigger  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1570.5-1589.8|../../picorv32_pc.v:1570.9-1570.24" *) _0502_ : _0322_;
  assign _0526_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0522_ : \u0.mem_do_rinst ;
  assign _0527_ = _0356_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1955.3-1960.6|../../picorv32_pc.v:1955.7-1955.26" *) 1'h0 : _0526_;
  assign _0106_ = _0124_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1962.3-1963.22|../../picorv32_pc.v:1962.7-1962.23" *) 1'h1 : _0527_;
  assign _0528_ = \u0.instr_jal  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1580.6-1588.9|../../picorv32_pc.v:1580.10-1580.19" *) \u0.mem_do_prefetch  : _0323_;
  assign _0529_ = \u0.decoder_trigger  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1570.5-1589.8|../../picorv32_pc.v:1570.9-1570.24" *) _0528_ : \u0.mem_do_prefetch ;
  assign _0530_ = _0242_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) _0529_ : \u0.mem_do_prefetch ;
  assign _0531_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0530_ : \u0.mem_do_prefetch ;
  assign _0104_ = _0356_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1955.3-1960.6|../../picorv32_pc.v:1955.7-1955.26" *) 1'h0 : _0531_;
  function [1:0] _1223_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1898.7-1902.14|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1223_ = b[1:0];
      3'b?1?:
        _1223_ = b[3:2];
      3'b1??:
        _1223_ = b[5:4];
      default:
        _1223_ = a;
    endcase
  endfunction
  assign _0532_ = _1223_(2'hx, 6'h24, { _0354_, _0355_, \u0.instr_lw  });
  assign _0533_ = \u0.mem_do_rdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1896.6-1912.9|../../picorv32_pc.v:1896.10-1896.23" *) \u0.mem_wordsize  : _0532_;
  assign _0534_ = _0353_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1895.5-1924.8|../../picorv32_pc.v:1895.9-1895.37" *) _0533_ : \u0.mem_wordsize ;
  function [1:0] _1226_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1226_ = b[1:0];
      3'b?1?:
        _1226_ = b[3:2];
      3'b1??:
        _1226_ = b[5:4];
      default:
        _1226_ = a;
    endcase
  endfunction
  assign _0535_ = _1226_(\u0.mem_wordsize , { 2'h0, _0538_, _0534_ }, { _0242_, _0465_, _0464_ });
  function [1:0] _1227_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1873.7-1877.14|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1227_ = b[1:0];
      3'b?1?:
        _1227_ = b[3:2];
      3'b1??:
        _1227_ = b[5:4];
      default:
        _1227_ = a;
    endcase
  endfunction
  assign _0536_ = _1227_(2'hx, 6'h24, { \u0.instr_sb , \u0.instr_sh , \u0.instr_sw  });
  assign _0537_ = \u0.mem_do_wdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1871.6-1884.9|../../picorv32_pc.v:1871.10-1871.23" *) \u0.mem_wordsize  : _0536_;
  assign _0538_ = _0353_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1870.5-1890.8|../../picorv32_pc.v:1870.9-1870.37" *) _0537_ : \u0.mem_wordsize ;
  assign _0113_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0535_ : \u0.mem_wordsize ;
  function [31:0] _1231_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1231_ = b[31:0];
      2'b1?:
        _1231_ = b[63:32];
      default:
        _1231_ = a;
    endcase
  endfunction
  assign _0539_ = _1231_(\u0.reg_op2 , { _0540_, \u0.cpuregs_rs1  }, { _0467_, _0243_ });
  function [31:0] _1232_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1597.5-1769.12|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1232_ = b[31:0];
      2'b1?:
        _1232_ = b[63:32];
      default:
        _1232_ = a;
    endcase
  endfunction
  assign _0540_ = _1232_(32'hxxxxxxxx, { \u0.decoded_imm , _0630_ }, { \u0.is_lui_auipc_jal , _0515_ });
  assign _0119_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0539_ : \u0.reg_op2 ;
  assign _0541_ = \u0.mem_do_rdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1896.6-1912.9|../../picorv32_pc.v:1896.10-1896.23" *) \u0.reg_op1  : _0148_;
  assign _0542_ = _0353_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1895.5-1924.8|../../picorv32_pc.v:1895.9-1895.37" *) _0541_ : \u0.reg_op1 ;
  function [31:0] _1236_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1236_ = b[31:0];
      4'b??1?:
        _1236_ = b[63:32];
      4'b?1??:
        _1236_ = b[95:64];
      4'b1???:
        _1236_ = b[127:96];
      default:
        _1236_ = a;
    endcase
  endfunction
  assign _0543_ = _1236_(\u0.reg_op1 , { _0550_, _0549_, _0545_, _0542_ }, { _0467_, _0466_, _0465_, _0464_ });
  assign _0544_ = \u0.mem_do_wdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1871.6-1884.9|../../picorv32_pc.v:1871.10-1871.23" *) \u0.reg_op1  : _0148_;
  assign _0545_ = _0353_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1870.5-1890.8|../../picorv32_pc.v:1870.9-1870.37" *) _0544_ : \u0.reg_op1 ;
  function [31:0] _1239_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1858.6-1862.13|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1239_ = b[31:0];
      3'b?1?:
        _1239_ = b[63:32];
      3'b1??:
        _1239_ = b[95:64];
      default:
        _1239_ = a;
    endcase
  endfunction
  assign _0546_ = _1239_(32'hxxxxxxxx, { \u0.reg_op1 [30:0], 2'h0, \u0.reg_op1 [31:1], \u0.reg_op1 [31], \u0.reg_op1 [31:1] }, { _0316_, _0351_, _0347_ });
  function [31:0] _1240_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1850.6-1854.13|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1240_ = b[31:0];
      3'b?1?:
        _1240_ = b[63:32];
      3'b1??:
        _1240_ = b[95:64];
      default:
        _1240_ = a;
    endcase
  endfunction
  assign _0547_ = _1240_(32'hxxxxxxxx, { \u0.reg_op1 [27:0], 8'h00, \u0.reg_op1 [31:4], \u0.reg_op1 [31], \u0.reg_op1 [31], \u0.reg_op1 [31], \u0.reg_op1 [31], \u0.reg_op1 [31:4] }, { _0316_, _0351_, _0347_ });
  assign _0548_ = _0255_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1848.14-1864.8|../../picorv32_pc.v:1848.18-1848.48" *) _0547_ : _0546_;
  assign _0549_ = _0244_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1844.5-1864.8|../../picorv32_pc.v:1844.9-1844.20" *) \u0.reg_op1  : _0548_;
  function [31:0] _1243_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1597.5-1769.12|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1243_ = b[31:0];
      2'b1?:
        _1243_ = b[63:32];
      default:
        _1243_ = a;
    endcase
  endfunction
  assign _0550_ = _1243_(\u0.cpuregs_rs1 , { 32'hxxxxxxxx, _0629_ }, { \u0.is_rdcycle_rdcycleh_rdinstr_rdinstrh , \u0.is_lui_auipc_jal  });
  assign _0118_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0543_ : \u0.reg_op1 ;
  assign _0551_ = _0242_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) _0133_[31:2] : \u0.reg_pc [31:2];
  assign _0121_[31:2] = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0551_ : 30'h00000000;
  assign _0552_ = \u0.decoder_trigger  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1570.5-1589.8|../../picorv32_pc.v:1570.9-1570.24" *) _0145_ : \u0.count_instr ;
  assign _0553_ = _0242_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) _0552_ : \u0.count_instr ;
  assign _0029_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0553_ : 64'h0000000000000000;
  assign _0038_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) \u0.eoi  : 32'h00000000;
  assign _0116_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) \u0.pcpi_valid  : 1'h0;
  assign _0026_[31] = _0320_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1345.3-1351.42|../../picorv32_pc.v:1345.7-1345.44" *) 1'h1 : 1'h0;
  assign _0025_ = _0320_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1345.3-1351.42|../../picorv32_pc.v:1345.7-1345.44" *) \u0.cpuregs_wrdata  : 32'hxxxxxxxx;
  assign _0024_ = _0320_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1345.3-1351.42|../../picorv32_pc.v:1345.7-1345.44" *) \u0.latched_rd  : 5'hxx;
  assign _0128_ = _0159_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1318.4-1339.11|../../picorv32_pc.v:0.0-0.0" *) 1'h1 : 1'h0;
  function [31:0] _1256_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1318.4-1339.11|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1256_ = b[31:0];
      2'b1?:
        _1256_ = b[63:32];
      default:
        _1256_ = a;
    endcase
  endfunction
  assign _0127_ = _1256_(32'hxxxxxxxx, { _0142_, _0627_ }, { \u0.latched_branch , _0318_ });
  assign \u0.cpuregs_wrdata  = _0242_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1316.3-1340.6|../../picorv32_pc.v:1316.7-1316.35" *) _0127_ : 32'hxxxxxxxx;
  assign \u0.cpuregs_write  = _0242_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1316.3-1340.6|../../picorv32_pc.v:1316.7-1316.35" *) _0128_ : 1'h0;
  function [31:0] _1259_;
    input [31:0] a;
    input [223:0] b;
    input [6:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1270.3-1287.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _1259_ = b[31:0];
      7'b?????1?:
        _1259_ = b[63:32];
      7'b????1??:
        _1259_ = b[95:64];
      7'b???1???:
        _1259_ = b[127:96];
      7'b??1????:
        _1259_ = b[159:128];
      7'b?1?????:
        _1259_ = b[191:160];
      7'b1??????:
        _1259_ = b[223:192];
      default:
        _1259_ = a;
    endcase
  endfunction
  assign \u0.alu_out  = _1259_(32'hxxxxxxxx, { \u0.alu_add_sub , 31'h00000000, \u0.alu_out_0 , _0632_, _0460_, _0151_, \u0.alu_shl , \u0.alu_shr  }, { \u0.is_lui_auipc_jal_jalr_addi_add_sub , \u0.is_compare , _0348_, _0349_, _0350_, _0316_, _0317_ });
  function [0:0] _1260_;
    input [0:0] a;
    input [5:0] b;
    input [5:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1251.3-1266.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _1260_ = b[0:0];
      6'b????1?:
        _1260_ = b[1:1];
      6'b???1??:
        _1260_ = b[2:2];
      6'b??1???:
        _1260_ = b[3:3];
      6'b?1????:
        _1260_ = b[4:4];
      6'b1?????:
        _1260_ = b[5:5];
      default:
        _1260_ = a;
    endcase
  endfunction
  assign \u0.alu_out_0  = _1260_(1'hx, { \u0.alu_eq , _0337_, _0338_, _0339_, \u0.alu_lts , \u0.alu_ltu  }, { \u0.instr_beq , \u0.instr_bne , \u0.instr_bge , \u0.instr_bgeu , \u0.is_slti_blt_slt , \u0.is_sltiu_bltu_sltu  });
  assign _0034_[4] = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) \u0.mem_rdata_latched [19] : \u0.decoded_rs1 [4];
  assign _0032_[10] = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) \u0.mem_rdata_latched [30] : \u0.decoded_imm_j [10];
  assign _0032_[7] = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) \u0.mem_rdata_latched [27] : \u0.decoded_imm_j [7];
  assign _0032_[6] = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) \u0.mem_rdata_latched [26] : \u0.decoded_imm_j [6];
  assign _0032_[3:1] = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) \u0.mem_rdata_latched [23:21] : \u0.decoded_imm_j [3:1];
  assign _0032_[5] = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) \u0.mem_rdata_latched [25] : \u0.decoded_imm_j [5];
  assign _0032_[9:8] = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) \u0.mem_rdata_latched [29:28] : \u0.decoded_imm_j [9:8];
  assign _0032_[31:20] = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) { \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31] } : \u0.decoded_imm_j [31:20];
  assign _0032_[4] = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) \u0.mem_rdata_latched [24] : \u0.decoded_imm_j [4];
  assign _0032_[11] = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) \u0.mem_rdata_latched [20] : \u0.decoded_imm_j [11];
  assign _0032_[0] = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) 1'h0 : \u0.decoded_imm_j [0];
  assign _0034_[3:0] = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) \u0.mem_rdata_latched [18:15] : \u0.decoded_rs1 [3:0];
  assign _0090_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) 1'h0 : _0621_;
  assign _0083_ = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) _0254_ : \u0.is_alu_reg_reg ;
  assign _0082_ = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) _0253_ : \u0.is_alu_reg_imm ;
  assign _0554_ = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) _0250_ : \u0.is_beq_bne_blt_bge_bltu_bgeu ;
  assign _0084_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0554_ : 1'h0;
  assign _0091_ = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) _0252_ : \u0.is_sb_sh_sw ;
  assign _0086_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0346_ : \u0.is_jalr_addi_slti_sltiu_xori_ori_andi ;
  assign _0092_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0310_ : \u0.is_slli_srli_srai ;
  assign _0087_ = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) _0251_ : \u0.is_lb_lh_lw_lbu_lhu ;
  assign _0027_ = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) 1'h0 : \u0.compressed_instr ;
  assign _0555_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) 1'h0 : _0622_;
  assign _0085_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0555_ : 1'h0;
  function [31:0] _1285_;
    input [31:0] a;
    input [159:0] b;
    input [4:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1121.4-1134.11|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _1285_ = b[31:0];
      5'b???1?:
        _1285_ = b[63:32];
      5'b??1??:
        _1285_ = b[95:64];
      5'b?1???:
        _1285_ = b[127:96];
      5'b1????:
        _1285_ = b[159:128];
      default:
        _1285_ = a;
    endcase
  endfunction
  assign _0556_ = _1285_(32'b0000000000000000000000000000000x, { \u0.decoded_imm_j , \u0.mem_rdata_q [31:12], 12'h000, \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31:20], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [7], \u0.mem_rdata_q [30:25], \u0.mem_rdata_q [11:8], 1'h0, \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31:25], \u0.mem_rdata_q [11:7] }, { \u0.instr_jal , _0558_, _0557_, \u0.is_beq_bne_blt_bge_bltu_bgeu , \u0.is_sb_sh_sw  });
  assign _0031_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0556_ : \u0.decoded_imm ;
  assign _0035_ = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) \u0.mem_rdata_latched [24:20] : \u0.decoded_rs2 ;
  assign _0032_[19:12] = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) \u0.mem_rdata_latched [19:12] : \u0.decoded_imm_j [19:12];
  assign _0033_ = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) \u0.mem_rdata_latched [11:7] : \u0.decoded_rd ;
  assign _0065_ = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) 1'h0 : \u0.instr_retirq ;
  assign _0050_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0309_ : \u0.instr_ecall_ebreak ;
  assign _0064_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0307_ : \u0.instr_rdinstrh ;
  assign _0063_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0306_ : \u0.instr_rdinstr ;
  assign _0062_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0304_ : \u0.instr_rdcycleh ;
  assign _0061_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0301_ : \u0.instr_rdcycle ;
  assign _0559_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0299_ : \u0.instr_and ;
  assign _0041_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0559_ : 1'h0;
  assign _0560_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0297_ : \u0.instr_or ;
  assign _0059_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0560_ : 1'h0;
  assign _0561_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0295_ : \u0.instr_sra ;
  assign _0074_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0561_ : 1'h0;
  assign _0562_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0294_ : \u0.instr_srl ;
  assign _0076_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0562_ : 1'h0;
  assign _0563_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0292_ : \u0.instr_xor ;
  assign _0080_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0563_ : 1'h0;
  assign _0564_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0290_ : \u0.instr_sltu ;
  assign _0073_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0564_ : 1'h0;
  assign _0565_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0288_ : \u0.instr_slt ;
  assign _0070_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0565_ : 1'h0;
  assign _0566_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0286_ : \u0.instr_sll ;
  assign _0068_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0566_ : 1'h0;
  assign _0567_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0284_ : \u0.instr_sub ;
  assign _0078_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0567_ : 1'h0;
  assign _0568_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0283_ : \u0.instr_add ;
  assign _0039_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0568_ : 1'h0;
  assign _0075_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0281_ : \u0.instr_srai ;
  assign _0077_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0280_ : \u0.instr_srli ;
  assign _0069_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0278_ : \u0.instr_slli ;
  assign _0569_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0276_ : \u0.instr_andi ;
  assign _0042_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0569_ : 1'h0;
  assign _0570_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0275_ : \u0.instr_ori ;
  assign _0060_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0570_ : 1'h0;
  assign _0571_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0274_ : \u0.instr_xori ;
  assign _0081_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0571_ : 1'h0;
  assign _0572_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0273_ : \u0.instr_sltiu ;
  assign _0072_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0572_ : 1'h0;
  assign _0573_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0272_ : \u0.instr_slti ;
  assign _0071_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0573_ : 1'h0;
  assign _0574_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0271_ : \u0.instr_addi ;
  assign _0040_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0574_ : 1'h0;
  assign _0079_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0270_ : \u0.instr_sw ;
  assign _0067_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0269_ : \u0.instr_sh ;
  assign _0066_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0268_ : \u0.instr_sb ;
  assign _0056_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0267_ : \u0.instr_lhu ;
  assign _0054_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0266_ : \u0.instr_lbu ;
  assign _0058_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0265_ : \u0.instr_lw ;
  assign _0055_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0264_ : \u0.instr_lh ;
  assign _0053_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0263_ : \u0.instr_lb ;
  assign _0575_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0262_ : \u0.instr_bgeu ;
  assign _0046_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0575_ : 1'h0;
  assign _0576_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0261_ : \u0.instr_bltu ;
  assign _0048_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0576_ : 1'h0;
  assign _0577_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0260_ : \u0.instr_bge ;
  assign _0045_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0577_ : 1'h0;
  assign _0578_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0259_ : \u0.instr_blt ;
  assign _0047_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0578_ : 1'h0;
  assign _0579_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0258_ : \u0.instr_bne ;
  assign _0049_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0579_ : 1'h0;
  assign _0580_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) _0257_ : \u0.instr_beq ;
  assign _0044_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1137.3-1165.6|../../picorv32_pc.v:1137.7-1137.14" *) _0580_ : 1'h0;
  assign _0052_ = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) _0333_ : \u0.instr_jalr ;
  assign _0051_ = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) _0247_ : \u0.instr_jal ;
  assign _0043_ = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) _0246_ : \u0.instr_auipc ;
  assign _0057_ = _0321_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:868.3-1037.6|../../picorv32_pc.v:868.7-868.31" *) _0245_ : \u0.instr_lui ;
  assign _0115_ = _0256_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1039.3-1135.6|../../picorv32_pc.v:1039.7-1039.49" *) 32'hxxxxxxxx : \u0.pcpi_insn ;
  assign _0581_ = \u0.mem_do_rinst  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:636.6-638.9|../../picorv32_pc.v:636.10-636.22" *) 2'h0 : \u0.mem_state ;
  function [1:0] _1357_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:585.4-640.11|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1357_ = b[1:0];
      4'b??1?:
        _1357_ = b[3:2];
      4'b?1??:
        _1357_ = b[5:4];
      4'b1???:
        _1357_ = b[7:6];
      default:
        _1357_ = a;
    endcase
  endfunction
  assign _0582_ = _1357_(\u0.mem_state , { _0590_, _0587_, _0584_, _0581_ }, { _0331_, _0588_, _0585_, _0583_ });
  assign _0583_ = \u0.mem_state  == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:585.4-640.11|../../picorv32_pc.v:0.0-0.0" *) 2'h3;
  assign _0584_ = \u0.mem_xfer  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:628.6-631.9|../../picorv32_pc.v:628.10-628.18" *) 2'h0 : \u0.mem_state ;
  assign _0585_ = \u0.mem_state  == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:585.4-640.11|../../picorv32_pc.v:0.0-0.0" *) 2'h2;
  assign _0587_ = \u0.mem_xfer  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:604.6-623.9|../../picorv32_pc.v:604.10-604.18" *) _0586_ : \u0.mem_state ;
  assign _0588_ = \u0.mem_state  == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:585.4-640.11|../../picorv32_pc.v:0.0-0.0" *) 1'h1;
  assign _0589_ = _0361_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:587.6-592.9|../../picorv32_pc.v:587.10-587.57" *) 2'h1 : \u0.mem_state ;
  assign _0590_ = \u0.mem_do_wdata  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:593.6-597.9|../../picorv32_pc.v:593.10-593.22" *) 2'h2 : _0589_;
  assign _0591_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:571.4-572.20|../../picorv32_pc.v:571.8-571.15" *) \u0.mem_state  : 2'h0;
  assign _0110_ = _0362_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:570.3-641.6|../../picorv32_pc.v:570.7-570.22" *) _0591_ : _0582_;
  assign _0592_ = _0364_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:578.4-581.7|../../picorv32_pc.v:578.8-578.35" *) _0153_ : \u0.mem_wstrb ;
  assign _0593_ = _0361_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:587.6-592.9|../../picorv32_pc.v:587.10-587.57" *) 4'h0 : _0592_;
  assign _0594_ = _0331_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:585.4-640.11|../../picorv32_pc.v:0.0-0.0" *) _0593_ : _0592_;
  assign _0114_ = _0362_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:570.3-641.6|../../picorv32_pc.v:570.7-570.22" *) \u0.mem_wstrb  : _0594_;
  assign _0595_ = \u0.mem_la_write  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:582.4-584.7|../../picorv32_pc.v:582.8-582.20" *) \u0.mem_la_wdata  : \u0.mem_wdata ;
  assign _0112_ = _0362_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:570.3-641.6|../../picorv32_pc.v:570.7-570.22" *) \u0.mem_wdata  : _0595_;
  assign _0596_ = _0364_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:578.4-581.7|../../picorv32_pc.v:578.8-578.35" *) \u0.mem_la_addr  : \u0.mem_addr ;
  assign _0103_ = _0362_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:570.3-641.6|../../picorv32_pc.v:570.7-570.22" *) \u0.mem_addr  : _0596_;
  assign _0597_ = _0361_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:587.6-592.9|../../picorv32_pc.v:587.10-587.57" *) _0360_ : \u0.mem_instr ;
  assign _0598_ = \u0.mem_do_wdata  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:593.6-597.9|../../picorv32_pc.v:593.10-593.22" *) 1'h0 : _0597_;
  assign _0599_ = _0331_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:585.4-640.11|../../picorv32_pc.v:0.0-0.0" *) _0598_ : \u0.mem_instr ;
  assign _0108_ = _0362_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:570.3-641.6|../../picorv32_pc.v:570.7-570.22" *) \u0.mem_instr  : _0599_;
  assign _0600_ = \u0.mem_xfer  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:628.6-631.9|../../picorv32_pc.v:628.10-628.18" *) 1'h0 : \u0.mem_valid ;
  function [0:0] _1380_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:585.4-640.11|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1380_ = b[0:0];
      2'b1?:
        _1380_ = b[1:1];
      default:
        _1380_ = a;
    endcase
  endfunction
  assign _0601_ = _1380_(\u0.mem_valid , { _0603_, _0600_ }, { _0331_, _0161_ });
  assign _0602_ = _0361_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:587.6-592.9|../../picorv32_pc.v:587.10-587.57" *) 1'h1 : \u0.mem_valid ;
  assign _0603_ = \u0.mem_do_wdata  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:593.6-597.9|../../picorv32_pc.v:593.10-593.22" *) 1'h1 : _0602_;
  assign _0604_ = _0363_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:573.4-574.20|../../picorv32_pc.v:573.8-573.28" *) 1'h0 : \u0.mem_valid ;
  assign _0111_ = _0362_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:570.3-641.6|../../picorv32_pc.v:570.7-570.22" *) _0604_ : _0601_;
  assign _0109_[31] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:435.3-438.6|../../picorv32_pc.v:435.7-435.15" *) mem_rdata[31] : \u0.mem_rdata_q [31];
  assign _0109_[7] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:435.3-438.6|../../picorv32_pc.v:435.7-435.15" *) mem_rdata[7] : \u0.mem_rdata_q [7];
  assign _0109_[24:20] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:435.3-438.6|../../picorv32_pc.v:435.7-435.15" *) mem_rdata[24:20] : \u0.mem_rdata_q [24:20];
  assign _0109_[19:15] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:435.3-438.6|../../picorv32_pc.v:435.7-435.15" *) mem_rdata[19:15] : \u0.mem_rdata_q [19:15];
  assign _0109_[6:0] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:435.3-438.6|../../picorv32_pc.v:435.7-435.15" *) mem_rdata[6:0] : \u0.mem_rdata_q [6:0];
  assign _0109_[14:12] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:435.3-438.6|../../picorv32_pc.v:435.7-435.15" *) mem_rdata[14:12] : \u0.mem_rdata_q [14:12];
  assign _0109_[11:8] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:435.3-438.6|../../picorv32_pc.v:435.7-435.15" *) mem_rdata[11:8] : \u0.mem_rdata_q [11:8];
  assign _0109_[30:25] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:435.3-438.6|../../picorv32_pc.v:435.7-435.15" *) mem_rdata[30:25] : \u0.mem_rdata_q [30:25];
  function [31:0] _1393_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:424.5-429.12|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1393_ = b[31:0];
      4'b??1?:
        _1393_ = b[63:32];
      4'b?1??:
        _1393_ = b[95:64];
      4'b1???:
        _1393_ = b[127:96];
      default:
        _1393_ = a;
    endcase
  endfunction
  assign _0134_ = _1393_(32'hxxxxxxxx, { 24'h000000, mem_rdata[7:0], 24'h000000, mem_rdata[15:8], 24'h000000, mem_rdata[23:16], 24'h000000, mem_rdata[31:24] }, { _0608_, _0607_, _0606_, _0605_ });
  assign _0605_ = \u0.reg_op1 [1:0] == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:424.5-429.12|../../picorv32_pc.v:0.0-0.0" *) 2'h3;
  assign _0606_ = \u0.reg_op1 [1:0] == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:424.5-429.12|../../picorv32_pc.v:0.0-0.0" *) 2'h2;
  assign _0607_ = \u0.reg_op1 [1:0] == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:424.5-429.12|../../picorv32_pc.v:0.0-0.0" *) 1'h1;
  assign _0608_ = ! (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:424.5-429.12|../../picorv32_pc.v:0.0-0.0" *) \u0.reg_op1 [1:0];
  assign _0609_ = \u0.mem_wordsize  == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:407.3-431.10|../../picorv32_pc.v:0.0-0.0" *) 2'h2;
  function [31:0] _1399_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:416.5-419.12|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1399_ = b[31:0];
      2'b1?:
        _1399_ = b[63:32];
      default:
        _1399_ = a;
    endcase
  endfunction
  assign _0129_ = _1399_(32'hxxxxxxxx, { 16'h0000, mem_rdata[15:0], 16'h0000, mem_rdata[31:16] }, { _0610_, \u0.reg_op1 [1] });
  assign _0610_ = ~ (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:416.5-419.12|../../picorv32_pc.v:0.0-0.0" *) \u0.reg_op1 [1];
  assign _0611_ = \u0.mem_wordsize  == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:407.3-431.10|../../picorv32_pc.v:0.0-0.0" *) 1'h1;
  function [31:0] _1402_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:407.3-431.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1402_ = b[31:0];
      3'b?1?:
        _1402_ = b[63:32];
      3'b1??:
        _1402_ = b[95:64];
      default:
        _1402_ = a;
    endcase
  endfunction
  assign \u0.mem_rdata_word  = _1402_(32'hxxxxxxxx, { mem_rdata, _0129_, _0134_ }, { _0612_, _0611_, _0609_ });
  assign _0612_ = ! (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:407.3-431.10|../../picorv32_pc.v:0.0-0.0" *) \u0.mem_wordsize ;
  function [3:0] _1404_;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:407.3-431.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1404_ = b[3:0];
      3'b?1?:
        _1404_ = b[7:4];
      3'b1??:
        _1404_ = b[11:8];
      default:
        _1404_ = a;
    endcase
  endfunction
  assign \u0.mem_la_wstrb  = _1404_(4'hx, { 4'hf, _0631_, _0623_ }, { _0612_, _0611_, _0609_ });
  function [31:0] _1405_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:407.3-431.10|../../picorv32_pc.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1405_ = b[31:0];
      3'b?1?:
        _1405_ = b[63:32];
      3'b1??:
        _1405_ = b[95:64];
      default:
        _1405_ = a;
    endcase
  endfunction
  assign \u0.mem_la_wdata  = _1405_(32'hxxxxxxxx, { \u0.reg_op2 , \u0.reg_op2 [15:0], \u0.reg_op2 [15:0], \u0.reg_op2 [7:0], \u0.reg_op2 [7:0], \u0.reg_op2 [7:0], \u0.reg_op2 [7:0] }, { _0612_, _0611_, _0609_ });
  assign _0613_ = \u0.instr_jal  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1580.6-1588.9|../../picorv32_pc.v:1580.10-1580.19" *) _0146_[31:2] : _0144_[31:2];
  assign _0614_ = \u0.decoder_trigger  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1570.5-1589.8|../../picorv32_pc.v:1570.9-1570.24" *) _0613_ : _0133_[31:2];
  assign _0615_ = _0242_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1499.3-1926.10|../../picorv32_pc.v:0.0-0.0" *) _0614_ : \u0.reg_next_pc [31:2];
  assign _0117_[31:2] = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1470.3-1926.10|../../picorv32_pc.v:1470.7-1470.14" *) _0615_ : 30'h00000000;
  assign _0135_ = _0353_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1895.5-1924.8|../../picorv32_pc.v:1895.9-1895.37" *) _0138_ : 1'h0;
  assign _0137_ = _0353_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1870.5-1890.8|../../picorv32_pc.v:1870.9-1870.37" *) _0139_ : 1'h0;
  assign _0136_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1824.5-1839.8|../../picorv32_pc.v:1824.9-1824.37" *) _0140_ : 1'h0;
  assign _0139_ = \u0.mem_do_wdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1871.6-1884.9|../../picorv32_pc.v:1871.10-1871.23" *) 1'h0 : 1'h1;
  assign _0138_ = \u0.mem_do_rdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1896.6-1912.9|../../picorv32_pc.v:1896.10-1896.23" *) 1'h0 : 1'h1;
  assign _0616_ = & (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.108-380.118" *) \u0.mem_state ;
  assign _0617_ = | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1368.18-1368.54" *) \u0.decoded_rs ;
  assign _0618_ = | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1096.43-1100.5" *) { _0311_, _0312_, _0313_ };
  assign _0619_ = | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1102.77-1109.5" *) { _0232_, _0231_, _0230_, _0229_, _0227_, _0225_ };
  assign _0558_ = | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1124.5-1124.30" *) { \u0.instr_auipc , \u0.instr_lui  };
  assign _0557_ = | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1126.5-1126.55" *) { \u0.is_alu_reg_imm , \u0.is_lb_lh_lw_lbu_lhu , \u0.instr_jalr  };
  assign _0620_ = | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:380.42-380.52" *) \u0.mem_state ;
  assign \u0.is_rdcycle_rdcycleh_rdinstr_rdinstrh  = | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:691.48-691.111" *) { \u0.instr_rdinstrh , \u0.instr_rdinstr , \u0.instr_rdcycleh , \u0.instr_rdcycle  };
  assign _0089_ = | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:861.23-861.59" *) { \u0.instr_jal , \u0.instr_auipc , \u0.instr_lui  };
  assign _0621_ = | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:862.41-862.123" *) { \u0.instr_sub , \u0.instr_add , \u0.instr_addi , \u0.instr_jalr , \u0.instr_jal , \u0.instr_auipc , \u0.instr_lui  };
  assign _0093_ = | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:863.22-863.57" *) { \u0.instr_slt , \u0.instr_slti , \u0.instr_blt  };
  assign _0094_ = | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:864.25-864.63" *) { \u0.instr_sltu , \u0.instr_sltiu , \u0.instr_bltu  };
  assign _0088_ = | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:865.20-865.53" *) { \u0.instr_lhu , \u0.instr_lbu , \u0.instr_lw  };
  assign _0622_ = | (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:866.17-866.96" *) { \u0.is_beq_bne_blt_bge_bltu_bgeu , \u0.instr_sltu , \u0.instr_slt , \u0.instr_sltiu , \u0.instr_slti  };
  assign \u0.alu_shl  = \u0.reg_op1  << (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1243.14-1243.37" *) \u0.reg_op2 [4:0];
  assign _0623_ = 1'h1 << (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:423.20-423.43" *) \u0.reg_op1 [1:0];
  assign \u0.alu_shr  = $signed({ _0626_, \u0.reg_op1  }) >>> (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1244.14-1244.95" *) \u0.reg_op2 [4:0];
  assign _0624_ = \u0.reg_op1  - (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1239.30-1239.47" *) \u0.reg_op2 ;
  assign _0222_[4:0] = \u0.reg_sh  - (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1855.16-1855.26" *) 3'h4;
  assign _0625_[4:0] = \u0.reg_sh  - (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1863.16-1863.26" *) 1'h1;
  assign \u0.next_pc  = _0315_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1212.19-1212.79" *) _0150_ : \u0.reg_next_pc ;
  assign \u0.alu_add_sub  = \u0.instr_sub  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1239.18-1239.67" *) _0624_ : _0141_;
  assign _0626_ = _0347_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1244.23-1244.67" *) \u0.reg_op1 [31] : 1'h0;
  assign _0223_[2:0] = \u0.latched_compr  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1320.33-1320.54" *) 3'h2 : 3'h4;
  assign _0627_ = \u0.latched_stalu  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1324.23-1324.58" *) \u0.alu_out_q  : \u0.reg_out ;
  assign \u0.decoded_rs  = _0243_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1366.17-1366.76" *) \u0.decoded_rs2  : \u0.decoded_rs1 ;
  assign \u0.cpuregs_rs1  = _0617_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1368.18-1368.54" *) _0459_ : 32'h00000000;
  assign _0028_ = resetn ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1440.19-1440.47" *) _0143_ : 64'h0000000000000000;
  assign _0628_ = \u0.latched_store  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1513.20-1513.92" *) _0152_ : \u0.reg_next_pc ;
  assign _0224_[2:0] = \u0.compressed_instr  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1573.35-1573.59" *) 3'h2 : 3'h4;
  assign _0629_ = \u0.instr_lui  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1655.18-1655.40" *) 32'h00000000 : \u0.reg_pc ;
  assign _0630_ = \u0.is_slli_srli_srai  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1730.18-1730.81" *) { 27'h0000000, \u0.decoded_rs2  } : \u0.decoded_imm ;
  assign \u0.mem_la_addr  = _0360_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:386.23-386.130" *) { _0149_, 2'h0 } : { \u0.reg_op1 [31:2], 2'h0 };
  assign \u0.mem_rdata_latched  = \u0.mem_xfer  ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:388.39-388.96" *) mem_rdata : \u0.mem_rdata_q ;
  assign _0631_ = \u0.reg_op1 [1] ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:415.20-415.50" *) 4'hc : 4'h3;
  assign _0586_ = _0357_ ? (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:621.21-621.57" *) 2'h0 : 2'h3;
  assign _0632_ = \u0.reg_op1  ^ (* src = "top_with_fifo.v:52.12-85.4|../../picorv32_pc.v:1276.15-1276.32" *) \u0.reg_op2 ;
  assign \fifo_addr.rst  = ! (* src = "top_with_fifo.v:102.20-102.27" *) resetn;
  assign \u0.trace_valid  = 1'h0;
  assign \u0.trace_data [35:1] = { \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0] };
  assign \u0.resetn  = resetn;
  assign \u0.pcpi_wr  = pcpi_wr;
  assign \u0.pcpi_wait  = pcpi_wait;
  assign \u0.pcpi_rs2  = \u0.reg_op2 ;
  assign \u0.pcpi_rs1  = \u0.reg_op1 ;
  assign \u0.pcpi_ready  = pcpi_ready;
  assign \u0.pcpi_rd  = pcpi_rd;
  assign \u0.pcpi_mul_wr  = 1'h0;
  assign \u0.pcpi_mul_wait  = 1'h0;
  assign \u0.pcpi_mul_ready  = 1'h0;
  assign \u0.pcpi_mul_rd  = 32'hxxxxxxxx;
  assign \u0.pcpi_int_wait  = 1'h0;
  assign \u0.pcpi_int_ready  = 1'h0;
  assign \u0.pcpi_div_wr  = 1'h0;
  assign \u0.pcpi_div_wait  = 1'h0;
  assign \u0.pcpi_div_ready  = 1'h0;
  assign \u0.pcpi_div_rd  = 32'hxxxxxxxx;
  assign \u0.pc_out  = \u0.reg_next_pc ;
  assign \u0.mem_ready  = mem_ready;
  assign \u0.mem_rdata_latched_noshuffle  = \u0.mem_rdata_latched ;
  assign \u0.mem_rdata  = mem_rdata;
  assign \u0.mem_la_use_prefetched_high_word  = 1'h0;
  assign \u0.mem_la_firstword_xfer  = 1'h0;
  assign \u0.mem_la_firstword  = 1'h0;
  assign \u0.irq  = irq;
  assign \u0.instr_trap  = 1'h0;
  assign \u0.do_waitirq  = 1'h0;
  assign \u0.dbg_mem_wstrb  = \u0.mem_wstrb ;
  assign \u0.dbg_mem_wdata  = \u0.mem_wdata ;
  assign \u0.dbg_mem_valid  = \u0.mem_valid ;
  assign \u0.dbg_mem_ready  = mem_ready;
  assign \u0.dbg_mem_rdata  = mem_rdata;
  assign \u0.dbg_mem_instr  = \u0.mem_instr ;
  assign \u0.dbg_mem_addr  = \u0.mem_addr ;
  assign \u0.cpuregs_rs2  = \u0.cpuregs_rs1 ;
  assign \u0.clk  = clk;
  assign _0224_[31:3] = 29'h00000000;
  assign _0223_[31:3] = 29'h00000000;
  assign _0221_[7] = 1'h0;
  assign _0220_[7:4] = 4'h0;
  assign _0121_[1:0] = 2'h0;
  assign _0117_[1:0] = 2'h0;
  assign _0026_[30:0] = { _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31], _0026_[31] };
  assign \fifo_wstrb.clk  = clk;
  assign \fifo_wstrb.in  = \u0.mem_wstrb ;
  assign \fifo_wstrb.out  = \fifo_wstrb.r1 ;
  assign \fifo_wstrb.rst  = \fifo_addr.rst ;
  assign \fifo_wstrb.wr  = \u0.mem_valid ;
  assign \fifo_wdata.clk  = clk;
  assign \fifo_wdata.in  = \u0.mem_wdata ;
  assign \fifo_wdata.out  = \fifo_wdata.r1 ;
  assign \fifo_wdata.rst  = \fifo_addr.rst ;
  assign \fifo_wdata.wr  = \u0.mem_valid ;
  assign \fifo_valid.clk  = clk;
  assign \fifo_valid.in  = \u0.mem_valid ;
  assign \fifo_valid.out  = \fifo_valid.r1 ;
  assign \fifo_valid.rst  = \fifo_addr.rst ;
  assign \fifo_valid.wr  = \u0.mem_valid ;
  assign \fifo_pc.clk  = clk;
  assign \fifo_pc.in  = \u0.reg_next_pc ;
  assign \fifo_pc.out  = \fifo_pc.r1 ;
  assign \fifo_pc.rst  = \fifo_addr.rst ;
  assign \fifo_pc.wr  = \u0.mem_valid ;
  assign \fifo_instr.clk  = clk;
  assign \fifo_instr.in  = \u0.mem_instr ;
  assign \fifo_instr.out  = \fifo_instr.r1 ;
  assign \fifo_instr.rst  = \fifo_addr.rst ;
  assign \fifo_instr.wr  = \u0.mem_valid ;
  assign \fifo_addr.clk  = clk;
  assign \fifo_addr.in  = \u0.mem_addr ;
  assign \fifo_addr.out  = \fifo_addr.r1 ;
  assign \fifo_addr.wr  = \u0.mem_valid ;
  assign eoi = \u0.eoi ;
  assign mem_addr = \u0.mem_addr ;
  assign mem_addr_fifo = \fifo_addr.r1 ;
  assign mem_instr = \u0.mem_instr ;
  assign mem_instr_fifo = \fifo_instr.r1 ;
  assign mem_la_addr = \u0.mem_la_addr ;
  assign mem_la_read = \u0.mem_la_read ;
  assign mem_la_wdata = \u0.mem_la_wdata ;
  assign mem_la_write = \u0.mem_la_write ;
  assign mem_la_wstrb = \u0.mem_la_wstrb ;
  assign mem_valid = \u0.mem_valid ;
  assign mem_valid_fifo = \fifo_valid.r1 ;
  assign mem_wdata = \u0.mem_wdata ;
  assign mem_wdata_fifo = \fifo_wdata.r1 ;
  assign mem_wstrb = \u0.mem_wstrb ;
  assign mem_wstrb_fifo = \fifo_wstrb.r1 ;
  assign pc_fifo = \fifo_pc.r1 ;
  assign pc_out = \u0.reg_next_pc ;
  assign pcpi_insn = \u0.pcpi_insn ;
  assign pcpi_rs1 = \u0.reg_op1 ;
  assign pcpi_rs2 = \u0.reg_op2 ;
  assign pcpi_valid = \u0.pcpi_valid ;
  assign trace_data = { \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0] };
  assign trace_valid = 1'h0;
  assign trap = \u0.trap ;
endmodule
