Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun  2 04:40:46 2025
| Host         : DESKTOP-0RVAKV2 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
| Design       : Main
| Device       : xc7a35tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-----------------------------+------------+
| Rule      | Severity | Description                 | Violations |
+-----------+----------+-----------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell | 3          |
| TIMING-20 | Warning  | Non-clocked latch           | 13         |
+-----------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin uMemOrIO/ur/scan_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin uMemOrIO/ur/scan_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin uMemOrIO/ur/scan_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch uMemOrIO/uIoread/ioread_data_reg[0] cannot be properly analyzed as its control pin uMemOrIO/uIoread/ioread_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch uMemOrIO/uIoread/ioread_data_reg[1] cannot be properly analyzed as its control pin uMemOrIO/uIoread/ioread_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch uMemOrIO/uIoread/ioread_data_reg[2] cannot be properly analyzed as its control pin uMemOrIO/uIoread/ioread_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch uMemOrIO/uIoread/ioread_data_reg[3] cannot be properly analyzed as its control pin uMemOrIO/uIoread/ioread_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch uMemOrIO/uIoread/ioread_data_reg[4] cannot be properly analyzed as its control pin uMemOrIO/uIoread/ioread_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch uMemOrIO/uIoread/ioread_data_reg[5] cannot be properly analyzed as its control pin uMemOrIO/uIoread/ioread_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch uMemOrIO/uIoread/ioread_data_reg[6] cannot be properly analyzed as its control pin uMemOrIO/uIoread/ioread_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch uMemOrIO/uIoread/ioread_data_reg[7] cannot be properly analyzed as its control pin uMemOrIO/uIoread/ioread_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch uMemOrIO/uIoread/ioread_data_reg[9] cannot be properly analyzed as its control pin uMemOrIO/uIoread/ioread_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch uMemOrIO/ur/tens_reg[0] cannot be properly analyzed as its control pin uMemOrIO/ur/tens_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch uMemOrIO/ur/tens_reg[1] cannot be properly analyzed as its control pin uMemOrIO/ur/tens_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch uMemOrIO/ur/tens_reg[2] cannot be properly analyzed as its control pin uMemOrIO/ur/tens_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch uMemOrIO/ur/tens_reg[3] cannot be properly analyzed as its control pin uMemOrIO/ur/tens_reg[3]/G is not reached by a timing clock
Related violations: <none>


