--- verilog_synth
+++ uhdm_synth
@@ -1,7 +1,7 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* keep =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:1.1-19.10" *)
+(* top =  1  *)
 module top();
 (* keep = 32'd1 *)
 (* src = "dut.sv:11.20-11.22" *)
@@ -19,8 +19,7 @@
 (* src = "dut.sv:10.20-10.24" *)
 (* wiretype = "\\int8_t" *)
 wire [7:0] int8;
-(* keep = 32'd1 *)
-(* src = "dut.sv:14.12-14.33" *)
+(* src = "dut.sv:15.12-15.36" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
@@ -33,54 +32,6 @@
 .A(1'h1),
 .ARGS(),
 .EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:15.12-15.35" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967295),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _1_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:16.12-16.39" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967295),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _2_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:17.12-17.39" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967295),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _3_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
 .TRG()
 );
 assign ch = 8'hff;
