SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily virtex7
SET_PREFERENCE device xc7vx690t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg1930
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name c2c_top_mig_7series_0_0
SET_PARAMETER xml_input_file /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/mig_a.prj
SET_PARAMETER data_dir_path /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3
SET_CORE_DATASHEET /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3/data/docs/ds176_7series_MIS.pdf
