// Seed: 3621986380
program module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
endprogram
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3,
    output tri1 id_4
    , id_14,
    input tri1 void id_5,
    output tri1 id_6,
    input supply0 id_7,
    input uwire id_8,
    output uwire id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri0 id_12
);
  always begin : LABEL_0
    id_0 <= -1 - -1'b0 & id_2;
  end
  assign id_14 = 1;
  assign id_14 = id_8;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14
  );
endmodule
