vendor_name = ModelSim
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ArithmeticUnitPkg.vhd
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/LogicUnitPkg.vhd
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/SumSml.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/SubSml.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/MulSml.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/IncSmlvwf.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/DecSmlvwf.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/ShiftL.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/ShiftR.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/Equal.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/Less.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/Greatervwf.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/Andvwf.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/Or.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/xor.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/nand.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/nor.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/xnor.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/notA.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/IoTUnitPkg.vhd
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/Simulations/rfid1.vwf
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/db/ULA8bits.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Nanas/Documents/github/CircuitosLab/myULA/db/mult_o5t.tdf
design_name = ULA8bits
instance = comp, \Mult0|auto_generated|mac_out2 , Mult0|auto_generated|mac_out2, ULA8bits, 1
instance = comp, \Add1~2 , Add1~2, ULA8bits, 1
instance = comp, \Add3~4 , Add3~4, ULA8bits, 1
instance = comp, \Add1~4 , Add1~4, ULA8bits, 1
instance = comp, \Add1~6 , Add1~6, ULA8bits, 1
instance = comp, \Add3~8 , Add3~8, ULA8bits, 1
instance = comp, \Add1~8 , Add1~8, ULA8bits, 1
instance = comp, \Add2~8 , Add2~8, ULA8bits, 1
instance = comp, \Add1~10 , Add1~10, ULA8bits, 1
instance = comp, \Add3~12 , Add3~12, ULA8bits, 1
instance = comp, \Add1~12 , Add1~12, ULA8bits, 1
instance = comp, \Add3~14 , Add3~14, ULA8bits, 1
instance = comp, \Add2~14 , Add2~14, ULA8bits, 1
instance = comp, \Add3~16 , Add3~16, ULA8bits, 1
instance = comp, \Mux3~1 , Mux3~1, ULA8bits, 1
instance = comp, \Mux3~2 , Mux3~2, ULA8bits, 1
instance = comp, \Mux3~3 , Mux3~3, ULA8bits, 1
instance = comp, \Mux3~4 , Mux3~4, ULA8bits, 1
instance = comp, \Mux3~5 , Mux3~5, ULA8bits, 1
instance = comp, \Mux3~15 , Mux3~15, ULA8bits, 1
instance = comp, \Mux6~8 , Mux6~8, ULA8bits, 1
instance = comp, \Mux7~5 , Mux7~5, ULA8bits, 1
instance = comp, \Mux10~5 , Mux10~5, ULA8bits, 1
instance = comp, \Mux11~2 , Mux11~2, ULA8bits, 1
instance = comp, \Mux11~6 , Mux11~6, ULA8bits, 1
instance = comp, \Mux12~6 , Mux12~6, ULA8bits, 1
instance = comp, \Mux8~6 , Mux8~6, ULA8bits, 1
instance = comp, \Selector[0]~I , Selector[0], ULA8bits, 1
instance = comp, \B[7]~I , B[7], ULA8bits, 1
instance = comp, \B[6]~I , B[6], ULA8bits, 1
instance = comp, \A[5]~I , A[5], ULA8bits, 1
instance = comp, \B[4]~I , B[4], ULA8bits, 1
instance = comp, \A[3]~I , A[3], ULA8bits, 1
instance = comp, \B[2]~I , B[2], ULA8bits, 1
instance = comp, \A[1]~I , A[1], ULA8bits, 1
instance = comp, \A[0]~I , A[0], ULA8bits, 1
instance = comp, \LessThan1~1 , LessThan1~1, ULA8bits, 1
instance = comp, \LessThan1~3 , LessThan1~3, ULA8bits, 1
instance = comp, \LessThan1~5 , LessThan1~5, ULA8bits, 1
instance = comp, \LessThan1~7 , LessThan1~7, ULA8bits, 1
instance = comp, \LessThan1~9 , LessThan1~9, ULA8bits, 1
instance = comp, \LessThan1~11 , LessThan1~11, ULA8bits, 1
instance = comp, \LessThan1~13 , LessThan1~13, ULA8bits, 1
instance = comp, \LessThan1~14 , LessThan1~14, ULA8bits, 1
instance = comp, \LessThan0~1 , LessThan0~1, ULA8bits, 1
instance = comp, \LessThan0~3 , LessThan0~3, ULA8bits, 1
instance = comp, \LessThan0~5 , LessThan0~5, ULA8bits, 1
instance = comp, \LessThan0~7 , LessThan0~7, ULA8bits, 1
instance = comp, \LessThan0~9 , LessThan0~9, ULA8bits, 1
instance = comp, \LessThan0~11 , LessThan0~11, ULA8bits, 1
instance = comp, \LessThan0~13 , LessThan0~13, ULA8bits, 1
instance = comp, \LessThan0~14 , LessThan0~14, ULA8bits, 1
instance = comp, \Mux3~12 , Mux3~12, ULA8bits, 1
instance = comp, \Add0~0 , Add0~0, ULA8bits, 1
instance = comp, \Selector[2]~I , Selector[2], ULA8bits, 1
instance = comp, \Mux3~13 , Mux3~13, ULA8bits, 1
instance = comp, \Selector[1]~I , Selector[1], ULA8bits, 1
instance = comp, \B[0]~I , B[0], ULA8bits, 1
instance = comp, \Mux3~14 , Mux3~14, ULA8bits, 1
instance = comp, \Mux3~16 , Mux3~16, ULA8bits, 1
instance = comp, \Selector[4]~I , Selector[4], ULA8bits, 1
instance = comp, \Add1~0 , Add1~0, ULA8bits, 1
instance = comp, \Mux3~6 , Mux3~6, ULA8bits, 1
instance = comp, \Mux3~7 , Mux3~7, ULA8bits, 1
instance = comp, \Add2~0 , Add2~0, ULA8bits, 1
instance = comp, \Mux3~8 , Mux3~8, ULA8bits, 1
instance = comp, \Add3~0 , Add3~0, ULA8bits, 1
instance = comp, \Mux3~9 , Mux3~9, ULA8bits, 1
instance = comp, \Mux3~10 , Mux3~10, ULA8bits, 1
instance = comp, \Mux3~11 , Mux3~11, ULA8bits, 1
instance = comp, \Mux3~17 , Mux3~17, ULA8bits, 1
instance = comp, \Mux1~0 , Mux1~0, ULA8bits, 1
instance = comp, \Mux1~1 , Mux1~1, ULA8bits, 1
instance = comp, \Mux1~1clkctrl , Mux1~1clkctrl, ULA8bits, 1
instance = comp, \O[0]$latch , O[0]$latch, ULA8bits, 1
instance = comp, \Mux4~0 , Mux4~0, ULA8bits, 1
instance = comp, \Mux4~1 , Mux4~1, ULA8bits, 1
instance = comp, \O[0]_205 , O[0]_205, ULA8bits, 1
instance = comp, \Mux5~4 , Mux5~4, ULA8bits, 1
instance = comp, \Selector[3]~I , Selector[3], ULA8bits, 1
instance = comp, \Mux6~3 , Mux6~3, ULA8bits, 1
instance = comp, \Mux6~0 , Mux6~0, ULA8bits, 1
instance = comp, \B[1]~I , B[1], ULA8bits, 1
instance = comp, \Mux5~6 , Mux5~6, ULA8bits, 1
instance = comp, \Add3~2 , Add3~2, ULA8bits, 1
instance = comp, \Mux6~2 , Mux6~2, ULA8bits, 1
instance = comp, \Mux6~1 , Mux6~1, ULA8bits, 1
instance = comp, \Add0~2 , Add0~2, ULA8bits, 1
instance = comp, \Mux5~0 , Mux5~0, ULA8bits, 1
instance = comp, \Add2~2 , Add2~2, ULA8bits, 1
instance = comp, \Mux5~1 , Mux5~1, ULA8bits, 1
instance = comp, \Mux5~2 , Mux5~2, ULA8bits, 1
instance = comp, \Mux12~2 , Mux12~2, ULA8bits, 1
instance = comp, \Mux5~3 , Mux5~3, ULA8bits, 1
instance = comp, \Mux5~7 , Mux5~7, ULA8bits, 1
instance = comp, \Mux5~5 , Mux5~5, ULA8bits, 1
instance = comp, \O[1]$latch , O[1]$latch, ULA8bits, 1
instance = comp, \A[2]~I , A[2], ULA8bits, 1
instance = comp, \Mux6~10 , Mux6~10, ULA8bits, 1
instance = comp, \Add2~4 , Add2~4, ULA8bits, 1
instance = comp, \Add0~4 , Add0~4, ULA8bits, 1
instance = comp, \Mux6~4 , Mux6~4, ULA8bits, 1
instance = comp, \Mux6~5 , Mux6~5, ULA8bits, 1
instance = comp, \Mux6~6 , Mux6~6, ULA8bits, 1
instance = comp, \Mux6~7 , Mux6~7, ULA8bits, 1
instance = comp, \Mux6~11 , Mux6~11, ULA8bits, 1
instance = comp, \Mux6~9 , Mux6~9, ULA8bits, 1
instance = comp, \O[2]$latch , O[2]$latch, ULA8bits, 1
instance = comp, \Mux10~0 , Mux10~0, ULA8bits, 1
instance = comp, \Mux7~4 , Mux7~4, ULA8bits, 1
instance = comp, \Add3~6 , Add3~6, ULA8bits, 1
instance = comp, \A[4]~I , A[4], ULA8bits, 1
instance = comp, \Add2~6 , Add2~6, ULA8bits, 1
instance = comp, \Add0~6 , Add0~6, ULA8bits, 1
instance = comp, \Mux7~0 , Mux7~0, ULA8bits, 1
instance = comp, \Mux7~1 , Mux7~1, ULA8bits, 1
instance = comp, \Mux7~2 , Mux7~2, ULA8bits, 1
instance = comp, \Mux7~3 , Mux7~3, ULA8bits, 1
instance = comp, \Mux7~6 , Mux7~6, ULA8bits, 1
instance = comp, \Mux7~7 , Mux7~7, ULA8bits, 1
instance = comp, \O[3]$latch , O[3]$latch, ULA8bits, 1
instance = comp, \Mux8~4 , Mux8~4, ULA8bits, 1
instance = comp, \~GND , ~GND, ULA8bits, 1
instance = comp, \A[6]~I , A[6], ULA8bits, 1
instance = comp, \A[7]~I , A[7], ULA8bits, 1
instance = comp, \B[3]~I , B[3], ULA8bits, 1
instance = comp, \B[5]~I , B[5], ULA8bits, 1
instance = comp, \Mult0|auto_generated|mac_mult1 , Mult0|auto_generated|mac_mult1, ULA8bits, 1
instance = comp, \Add0~8 , Add0~8, ULA8bits, 1
instance = comp, \Mux8~0 , Mux8~0, ULA8bits, 1
instance = comp, \Mux8~1 , Mux8~1, ULA8bits, 1
instance = comp, \Mux8~2 , Mux8~2, ULA8bits, 1
instance = comp, \Mux8~3 , Mux8~3, ULA8bits, 1
instance = comp, \Mux8~7 , Mux8~7, ULA8bits, 1
instance = comp, \Mux8~5 , Mux8~5, ULA8bits, 1
instance = comp, \O[4]$latch , O[4]$latch, ULA8bits, 1
instance = comp, \Mux9~5 , Mux9~5, ULA8bits, 1
instance = comp, \Mux9~4 , Mux9~4, ULA8bits, 1
instance = comp, \Add2~10 , Add2~10, ULA8bits, 1
instance = comp, \Add0~10 , Add0~10, ULA8bits, 1
instance = comp, \Mux9~0 , Mux9~0, ULA8bits, 1
instance = comp, \Mux9~1 , Mux9~1, ULA8bits, 1
instance = comp, \Mux9~2 , Mux9~2, ULA8bits, 1
instance = comp, \Add3~10 , Add3~10, ULA8bits, 1
instance = comp, \Mux9~3 , Mux9~3, ULA8bits, 1
instance = comp, \Mux9~6 , Mux9~6, ULA8bits, 1
instance = comp, \Mux9~7 , Mux9~7, ULA8bits, 1
instance = comp, \O[5]$latch , O[5]$latch, ULA8bits, 1
instance = comp, \Mux10~7 , Mux10~7, ULA8bits, 1
instance = comp, \Add2~12 , Add2~12, ULA8bits, 1
instance = comp, \Add0~12 , Add0~12, ULA8bits, 1
instance = comp, \Mux10~1 , Mux10~1, ULA8bits, 1
instance = comp, \Mux10~2 , Mux10~2, ULA8bits, 1
instance = comp, \Mux10~3 , Mux10~3, ULA8bits, 1
instance = comp, \Mux10~4 , Mux10~4, ULA8bits, 1
instance = comp, \Mux10~8 , Mux10~8, ULA8bits, 1
instance = comp, \Mux10~6 , Mux10~6, ULA8bits, 1
instance = comp, \O[6]$latch , O[6]$latch, ULA8bits, 1
instance = comp, \Mux11~5 , Mux11~5, ULA8bits, 1
instance = comp, \Mux11~7 , Mux11~7, ULA8bits, 1
instance = comp, \Mux3~0 , Mux3~0, ULA8bits, 1
instance = comp, \Mux11~0 , Mux11~0, ULA8bits, 1
instance = comp, \Add1~14 , Add1~14, ULA8bits, 1
instance = comp, \Add0~14 , Add0~14, ULA8bits, 1
instance = comp, \Mux11~1 , Mux11~1, ULA8bits, 1
instance = comp, \Mux11~3 , Mux11~3, ULA8bits, 1
instance = comp, \Mux11~4 , Mux11~4, ULA8bits, 1
instance = comp, \Mux11~8 , Mux11~8, ULA8bits, 1
instance = comp, \O[7]$latch , O[7]$latch, ULA8bits, 1
instance = comp, \Add2~16 , Add2~16, ULA8bits, 1
instance = comp, \Mux12~4 , Mux12~4, ULA8bits, 1
instance = comp, \Mux12~3 , Mux12~3, ULA8bits, 1
instance = comp, \Mux12~5 , Mux12~5, ULA8bits, 1
instance = comp, \O[8]$latch , O[8]$latch, ULA8bits, 1
instance = comp, \Mux13~0 , Mux13~0, ULA8bits, 1
instance = comp, \Mux13~1 , Mux13~1, ULA8bits, 1
instance = comp, \O[9]$latch , O[9]$latch, ULA8bits, 1
instance = comp, \Mux14~0 , Mux14~0, ULA8bits, 1
instance = comp, \O[10]$latch , O[10]$latch, ULA8bits, 1
instance = comp, \Mux15~0 , Mux15~0, ULA8bits, 1
instance = comp, \O[11]$latch , O[11]$latch, ULA8bits, 1
instance = comp, \Mux16~0 , Mux16~0, ULA8bits, 1
instance = comp, \O[12]$latch , O[12]$latch, ULA8bits, 1
instance = comp, \Mux17~0 , Mux17~0, ULA8bits, 1
instance = comp, \O[13]$latch , O[13]$latch, ULA8bits, 1
instance = comp, \Mux18~0 , Mux18~0, ULA8bits, 1
instance = comp, \O[14]$latch , O[14]$latch, ULA8bits, 1
instance = comp, \Mux19~0 , Mux19~0, ULA8bits, 1
instance = comp, \O[15]$latch , O[15]$latch, ULA8bits, 1
instance = comp, \O[0]~I , O[0], ULA8bits, 1
instance = comp, \O[1]~I , O[1], ULA8bits, 1
instance = comp, \O[2]~I , O[2], ULA8bits, 1
instance = comp, \O[3]~I , O[3], ULA8bits, 1
instance = comp, \O[4]~I , O[4], ULA8bits, 1
instance = comp, \O[5]~I , O[5], ULA8bits, 1
instance = comp, \O[6]~I , O[6], ULA8bits, 1
instance = comp, \O[7]~I , O[7], ULA8bits, 1
instance = comp, \O[8]~I , O[8], ULA8bits, 1
instance = comp, \O[9]~I , O[9], ULA8bits, 1
instance = comp, \O[10]~I , O[10], ULA8bits, 1
instance = comp, \O[11]~I , O[11], ULA8bits, 1
instance = comp, \O[12]~I , O[12], ULA8bits, 1
instance = comp, \O[13]~I , O[13], ULA8bits, 1
instance = comp, \O[14]~I , O[14], ULA8bits, 1
instance = comp, \O[15]~I , O[15], ULA8bits, 1
instance = comp, \RFID[0]~I , RFID[0], ULA8bits, 1
instance = comp, \RFID[1]~I , RFID[1], ULA8bits, 1
instance = comp, \RFID[2]~I , RFID[2], ULA8bits, 1
instance = comp, \RFID[3]~I , RFID[3], ULA8bits, 1
instance = comp, \RFID[4]~I , RFID[4], ULA8bits, 1
instance = comp, \RFID[5]~I , RFID[5], ULA8bits, 1
instance = comp, \RFID[6]~I , RFID[6], ULA8bits, 1
instance = comp, \RFID[7]~I , RFID[7], ULA8bits, 1
instance = comp, \LedOut[0]~I , LedOut[0], ULA8bits, 1
instance = comp, \LedOut[1]~I , LedOut[1], ULA8bits, 1
