
*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 355.785 ; gain = 98.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/lab1/lab1.srcs/sources_1/new/TopLevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv' [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/4-ClockDivider/ClkDiv.v:1]
	Parameter DivVal bound to: 50000000 - type: integer 
INFO: [Synth 8-4471] merging register 'ClkInt_reg' into 'ClkOut_reg' [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/4-ClockDivider/ClkDiv.v:13]
WARNING: [Synth 8-6014] Unused sequential element ClkInt_reg was removed.  [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/4-ClockDivider/ClkDiv.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv' (1#1) [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/4-ClockDivider/ClkDiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'InstructionFetchUnit' [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/1-InstructionFetchUnit/InstructionFetchUnit.v:40]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/1-InstructionFetchUnit/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (2#1) [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/1-InstructionFetchUnit/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/1-InstructionFetchUnit/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/1-InstructionFetchUnit/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/1-InstructionFetchUnit/InstructionMemory.v:39]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/1-InstructionFetchUnit/InstructionMemory.v:39]
INFO: [Synth 8-6155] done synthesizing module 'InstructionFetchUnit' (5#1) [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/1-InstructionFetchUnit/InstructionFetchUnit.v:40]
INFO: [Synth 8-6157] synthesizing module 'Two4DigitDisplay' [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:15]
	Parameter NUM_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/SevenSegment.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (6#1) [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:107]
WARNING: [Synth 8-567] referenced signal 'firstdigitA' should be on the sensitivity list [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'seconddigitA' should be on the sensitivity list [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'thirddigitA' should be on the sensitivity list [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'forthdigitA' should be on the sensitivity list [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'firstdigitB' should be on the sensitivity list [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'seconddigitB' should be on the sensitivity list [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'thirddigitB' should be on the sensitivity list [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:106]
WARNING: [Synth 8-567] referenced signal 'forthdigitB' should be on the sensitivity list [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:106]
INFO: [Synth 8-6155] done synthesizing module 'Two4DigitDisplay' (7#1) [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:15]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (8#1) [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/lab1/lab1.srcs/sources_1/new/TopLevel.v:23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 411.539 ; gain = 154.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 411.539 ; gain = 154.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 411.539 ; gain = 154.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/lab1/lab1.srcs/constrs_1/new/TopLevel.xdc]
Finished Parsing XDC File [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/lab1/lab1.srcs/constrs_1/new/TopLevel.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/lab1/lab1.srcs/constrs_1/new/TopLevel.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 745.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 745.926 ; gain = 488.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 745.926 ; gain = 488.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 745.926 ; gain = 488.988
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "ClkOut" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 745.926 ; gain = 488.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	 129 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClkDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 129 Input     32 Bit        Muxes := 1     
Module Two4DigitDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "cd0/ClkOut" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\if0/pc0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\if0/pc0/PCResult_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 745.926 ; gain = 488.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 752.676 ; gain = 495.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 773.387 ; gain = 516.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 773.387 ; gain = 516.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 773.387 ; gain = 516.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 773.387 ; gain = 516.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 773.387 ; gain = 516.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 773.387 ; gain = 516.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 773.387 ; gain = 516.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 773.387 ; gain = 516.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |    35|
|6     |LUT4   |    13|
|7     |LUT5   |     5|
|8     |LUT6   |    12|
|9     |MUXF7  |     3|
|10    |FDCE   |    14|
|11    |FDRE   |    47|
|12    |IBUF   |     2|
|13    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------------------+------+
|      |Instance  |Module               |Cells |
+------+----------+---------------------+------+
|1     |top       |                     |   166|
|2     |  d0      |Two4DigitDisplay     |    34|
|3     |  cd0     |ClkDiv               |    68|
|4     |  if0     |InstructionFetchUnit |    46|
|5     |    imem0 |InstructionMemory    |     8|
|6     |    pc0   |ProgramCounter       |    38|
+------+----------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 773.387 ; gain = 516.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 773.387 ; gain = 182.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 773.387 ; gain = 516.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 778.051 ; gain = 533.840
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/lab1/lab1.runs/synth_1/TopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevel_utilization_synth.rpt -pb TopLevel_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 778.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep  7 13:29:29 2021...
