--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ProgramFilesWIN10\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 3 -n 3 -fastpaths -xml Lab3.twx Lab3.ncd -o Lab3.twr Lab3.pcf -ucf
Anvyl_Master.ucf

Design file:              Lab3.ncd
Physical constraint file: Lab3.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
max_count<0>|    3.759(R)|      SLOW  |   -0.749(R)|      SLOW  |CLK_BUFGP         |   0.000|
max_count<1>|    3.737(R)|      SLOW  |   -0.513(R)|      SLOW  |CLK_BUFGP         |   0.000|
max_count<2>|    3.507(R)|      SLOW  |   -0.500(R)|      SLOW  |CLK_BUFGP         |   0.000|
max_count<3>|    3.430(R)|      SLOW  |   -0.460(R)|      SLOW  |CLK_BUFGP         |   0.000|
max_count<4>|    3.291(R)|      SLOW  |   -0.550(R)|      SLOW  |CLK_BUFGP         |   0.000|
max_count<5>|    2.777(R)|      SLOW  |   -0.624(R)|      SLOW  |CLK_BUFGP         |   0.000|
max_count<6>|    2.928(R)|      SLOW  |   -0.205(R)|      SLOW  |CLK_BUFGP         |   0.000|
run         |    4.565(R)|      SLOW  |    0.116(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
digit1<0>   |         7.944(R)|      SLOW  |         4.175(R)|      FAST  |CLK_BUFGP         |   0.000|
digit1<1>   |         7.945(R)|      SLOW  |         4.173(R)|      FAST  |CLK_BUFGP         |   0.000|
digit1<2>   |         8.345(R)|      SLOW  |         4.395(R)|      FAST  |CLK_BUFGP         |   0.000|
digit1<3>   |         8.021(R)|      SLOW  |         4.203(R)|      FAST  |CLK_BUFGP         |   0.000|
digit2<0>   |         7.293(R)|      SLOW  |         3.773(R)|      FAST  |CLK_BUFGP         |   0.000|
digit2<1>   |         7.792(R)|      SLOW  |         4.097(R)|      FAST  |CLK_BUFGP         |   0.000|
digit2<2>   |         7.938(R)|      SLOW  |         4.171(R)|      FAST  |CLK_BUFGP         |   0.000|
digit2<3>   |         7.470(R)|      SLOW  |         3.847(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.167|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Feb 18 17:31:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 330 MB



