#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2009.vpi";
S_000002684b1fd550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002684b1fe940 .scope module, "tb_pipeline" "tb_pipeline" 3 4;
 .timescale -9 -12;
v000002684b26ce80_0 .net "DataAdr", 31 0, L_000002684b1fc670;  1 drivers
v000002684b26da60_0 .net "MemWrite", 0 0, L_000002684b1fd2b0;  1 drivers
v000002684b26cfc0_0 .net "WriteData", 31 0, L_000002684b1fc8a0;  1 drivers
v000002684b26dec0_0 .var "clk", 0 0;
v000002684b26d740_0 .var "reset", 0 0;
E_000002684b1e5b50 .event negedge, v000002684b26aab0_0;
S_000002684b1b3bb0 .scope module, "dut" "top_pipeline" 3 12, 4 6 0, S_000002684b1fe940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000002684b26d2e0_0 .net "DataAdr", 31 0, L_000002684b1fc670;  alias, 1 drivers
v000002684b26cc00_0 .net "InstrIF", 31 0, L_000002684b1fc830;  1 drivers
v000002684b26c2a0_0 .net "MemWrite", 0 0, L_000002684b1fd2b0;  alias, 1 drivers
v000002684b26dc40_0 .net "PC", 31 0, L_000002684b1fcbb0;  1 drivers
v000002684b26c3e0_0 .net "ReadData", 31 0, L_000002684b1fc910;  1 drivers
v000002684b26c520_0 .net "WriteData", 31 0, L_000002684b1fc8a0;  alias, 1 drivers
v000002684b26c160_0 .net "clk", 0 0, v000002684b26dec0_0;  1 drivers
v000002684b26d6a0_0 .net "reset", 0 0, v000002684b26d740_0;  1 drivers
S_000002684b1b3d40 .scope module, "cpu" "riscvpipeline" 4 18, 4 68 0, S_000002684b1b3bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "InstrIF";
    .port_info 4 /OUTPUT 1 "MemWrite_out";
    .port_info 5 /OUTPUT 32 "DataAdr_out";
    .port_info 6 /OUTPUT 32 "WriteData_out";
    .port_info 7 /INPUT 32 "ReadData";
v000002684b26beb0_0 .net "DataAdr_out", 31 0, L_000002684b1fc670;  alias, 1 drivers
v000002684b26a330_0 .net "InstrIF", 31 0, L_000002684b1fc830;  alias, 1 drivers
v000002684b26b370_0 .net "MemWrite_out", 0 0, L_000002684b1fd2b0;  alias, 1 drivers
v000002684b26a5b0_0 .net "PC", 31 0, L_000002684b1fcbb0;  alias, 1 drivers
v000002684b26b730_0 .net "ReadData", 31 0, L_000002684b1fc910;  alias, 1 drivers
v000002684b26b870_0 .net "WriteData_out", 31 0, L_000002684b1fc8a0;  alias, 1 drivers
v000002684b26a650_0 .net "clk", 0 0, v000002684b26dec0_0;  alias, 1 drivers
v000002684b26a790_0 .net "reset", 0 0, v000002684b26d740_0;  alias, 1 drivers
S_000002684b1c0660 .scope module, "dp" "datapath" 4 75, 5 4 0, S_000002684b1b3d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "InstrIF";
    .port_info 4 /OUTPUT 1 "MemWrite_out";
    .port_info 5 /OUTPUT 32 "DataAdr_out";
    .port_info 6 /OUTPUT 32 "WriteData_out";
    .port_info 7 /INPUT 32 "ReadData";
P_000002684b1becb0 .param/l "ALU_ABS" 1 5 242, C4<10001>;
P_000002684b1bece8 .param/l "ALU_ADD" 1 5 225, C4<00000>;
P_000002684b1bed20 .param/l "ALU_AND" 1 5 227, C4<00010>;
P_000002684b1bed58 .param/l "ALU_ANDN" 1 5 233, C4<01000>;
P_000002684b1bed90 .param/l "ALU_MAX" 1 5 237, C4<01100>;
P_000002684b1bedc8 .param/l "ALU_MAXU" 1 5 239, C4<01110>;
P_000002684b1bee00 .param/l "ALU_MIN" 1 5 236, C4<01011>;
P_000002684b1bee38 .param/l "ALU_MINU" 1 5 238, C4<01101>;
P_000002684b1bee70 .param/l "ALU_OR" 1 5 228, C4<00011>;
P_000002684b1beea8 .param/l "ALU_ORN" 1 5 234, C4<01001>;
P_000002684b1beee0 .param/l "ALU_ROL" 1 5 240, C4<01111>;
P_000002684b1bef18 .param/l "ALU_ROR" 1 5 241, C4<10000>;
P_000002684b1bef50 .param/l "ALU_SLL" 1 5 231, C4<00110>;
P_000002684b1bef88 .param/l "ALU_SLT" 1 5 230, C4<00101>;
P_000002684b1befc0 .param/l "ALU_SRL" 1 5 232, C4<00111>;
P_000002684b1beff8 .param/l "ALU_SUB" 1 5 226, C4<00001>;
P_000002684b1bf030 .param/l "ALU_XNOR" 1 5 235, C4<01010>;
P_000002684b1bf068 .param/l "ALU_XOR" 1 5 229, C4<00100>;
L_000002684b1fcbb0 .functor BUFZ 32, v000002684b2697c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002684b1fd160 .functor BUFZ 5, v000002684b267670_0, C4<00000>, C4<00000>, C4<00000>;
L_000002684b1fcec0 .functor BUFZ 5, v000002684b267fd0_0, C4<00000>, C4<00000>, C4<00000>;
L_000002684b1fcfa0 .functor BUFZ 32, v000002684b266a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002684b1fcad0 .functor BUFZ 5, v000002684b267350_0, C4<00000>, C4<00000>, C4<00000>;
L_000002684b1fd240 .functor BUFZ 1, v000002684b267030_0, C4<0>, C4<0>, C4<0>;
L_000002684b1fc6e0 .functor BUFZ 5, v000002684b2685a0_0, C4<00000>, C4<00000>, C4<00000>;
L_000002684b1fcf30 .functor BUFZ 1, v000002684b268500_0, C4<0>, C4<0>, C4<0>;
L_000002684b1fc600 .functor BUFZ 32, v000002684b266310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002684b1fcb40 .functor AND 1, v000002684b267e90_0, v000002684b266130_0, C4<1>, C4<1>;
L_000002684b1fcc90 .functor OR 1, L_000002684b1fcb40, v000002684b266590_0, C4<0>, C4<0>;
L_000002684b1fd1d0 .functor BUFZ 1, L_000002684b1fcc90, C4<0>, C4<0>, C4<0>;
L_000002684b1fd2b0 .functor BUFZ 1, v000002684b266c70_0, C4<0>, C4<0>, C4<0>;
L_000002684b1fc670 .functor BUFZ 32, v000002684b266a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002684b1fc8a0 .functor BUFZ 32, v000002684b266d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002684b1fcd70 .functor BUFZ 32, L_000002684b2cbb40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002684b2672b0_0 .var "ALUControlE", 4 0;
v000002684b2677b0_0 .net "ALUOpD", 1 0, v000002684b1ed090_0;  1 drivers
v000002684b266bd0_0 .net "ALUSrcD", 0 0, v000002684b1ed630_0;  1 drivers
v000002684b267170_0 .var "ALU_input_A", 31 0;
v000002684b266630_0 .var "ALU_input_B", 31 0;
v000002684b266b30_0 .net "ALU_resultE", 31 0, L_000002684b26e000;  1 drivers
v000002684b267df0_0 .net "ALU_srcA", 31 0, L_000002684b1fc600;  1 drivers
v000002684b267850_0 .net "ALU_srcB", 31 0, L_000002684b26df60;  1 drivers
v000002684b267c10_0 .net "BranchD", 0 0, v000002684b1eddb0_0;  1 drivers
v000002684b267e90_0 .var "BranchTaken", 0 0;
v000002684b266950_0 .net "DataAdr_out", 31 0, L_000002684b1fc670;  alias, 1 drivers
v000002684b267f30_0 .net "EXMEM_ALUOut", 31 0, L_000002684b1fcfa0;  1 drivers
v000002684b2673f0_0 .var "EXMEM_MemToReg_local", 0 0;
v000002684b266c70_0 .var "EXMEM_MemWrite_local", 0 0;
v000002684b2669f0_0 .net "EXMEM_Rd", 4 0, L_000002684b1fcad0;  1 drivers
v000002684b266ef0_0 .net "EXMEM_RegWrite", 0 0, L_000002684b1fd240;  1 drivers
v000002684b267030_0 .var "EXMEM_RegWrite_local", 0 0;
v000002684b266a90_0 .var "EXMEM_aluOut", 31 0;
v000002684b267350_0 .var "EXMEM_rd", 4 0;
v000002684b266d10_0 .var "EXMEM_writeData", 31 0;
v000002684b267ad0_0 .net "EX_Rs1", 4 0, L_000002684b1fd160;  1 drivers
v000002684b266e50_0 .net "EX_Rs2", 4 0, L_000002684b1fcec0;  1 drivers
v000002684b2675d0_0 .net "ForwardA", 1 0, v000002684b1edbd0_0;  1 drivers
v000002684b2666d0_0 .net "ForwardB", 1 0, v000002684b1eceb0_0;  1 drivers
v000002684b266db0_0 .var "ForwardedStoreData", 31 0;
v000002684b2663b0_0 .var "IDEX_ALUOp", 1 0;
v000002684b2664f0_0 .var "IDEX_ALUSrc", 0 0;
v000002684b266130_0 .var "IDEX_Branch", 0 0;
v000002684b267490_0 .var "IDEX_Imm", 31 0;
v000002684b266590_0 .var "IDEX_Jump", 0 0;
v000002684b267210_0 .var "IDEX_MemToReg", 0 0;
v000002684b267530_0 .var "IDEX_MemWrite", 0 0;
v000002684b267cb0_0 .var "IDEX_PC", 31 0;
v000002684b266f90_0 .var "IDEX_Rd", 4 0;
v000002684b266310_0 .var "IDEX_ReadData1", 31 0;
v000002684b2661d0_0 .var "IDEX_ReadData2", 31 0;
v000002684b266450_0 .var "IDEX_RegWrite", 0 0;
v000002684b2670d0_0 .var "IDEX_ResultSrc", 1 0;
v000002684b267670_0 .var "IDEX_Rs1", 4 0;
v000002684b267fd0_0 .var "IDEX_Rs2", 4 0;
v000002684b266770_0 .var "IDEX_funct3", 2 0;
v000002684b267710_0 .var "IDEX_funct7", 6 0;
v000002684b2678f0_0 .var "IDEX_opcode", 6 0;
v000002684b267990_0 .var "IFID_Instr", 31 0;
v000002684b267a30_0 .var "IFID_PC", 31 0;
v000002684b266270_0 .var "ImmExtD", 31 0;
v000002684b266810_0 .net "ImmSrcD", 1 0, v000002684b1edd10_0;  1 drivers
v000002684b2668b0_0 .net "InstrD", 31 0, v000002684b267990_0;  1 drivers
v000002684b269220_0 .net "InstrIF", 31 0, L_000002684b1fc830;  alias, 1 drivers
v000002684b268d20_0 .net "JumpD", 0 0, v000002684b1ed3b0_0;  1 drivers
v000002684b269860_0 .var "MEMWB_MemToReg_local", 0 0;
v000002684b268640_0 .net "MEMWB_Rd", 4 0, L_000002684b1fc6e0;  1 drivers
v000002684b268dc0_0 .net "MEMWB_RegWrite", 0 0, L_000002684b1fcf30;  1 drivers
v000002684b268500_0 .var "MEMWB_RegWrite_local", 0 0;
v000002684b2695e0_0 .net "MEMWB_Result", 31 0, L_000002684b1fcd70;  1 drivers
v000002684b269ae0_0 .var "MEMWB_aluOut", 31 0;
v000002684b2685a0_0 .var "MEMWB_rd", 4 0;
v000002684b269b80_0 .var "MEMWB_readData", 31 0;
v000002684b269720_0 .net "MemReadE", 0 0, L_000002684b2cbbe0;  1 drivers
v000002684b268b40_0 .net "MemToRegD", 0 0, v000002684b1ed8b0_0;  1 drivers
v000002684b268780_0 .net "MemWriteD", 0 0, v000002684b1ece10_0;  1 drivers
v000002684b2694a0_0 .net "MemWrite_out", 0 0, L_000002684b1fd2b0;  alias, 1 drivers
v000002684b268be0_0 .net "PC", 31 0, L_000002684b1fcbb0;  alias, 1 drivers
v000002684b268280_0 .net "PCSrc", 0 0, L_000002684b1fcc90;  1 drivers
v000002684b268320_0 .net "PCTarget", 31 0, L_000002684b2cb140;  1 drivers
v000002684b269d60_0 .net "PC_next", 31 0, L_000002684b26d380;  1 drivers
v000002684b268e60_0 .net "PC_plus4", 31 0, L_000002684b26d4c0;  1 drivers
v000002684b2697c0_0 .var "PC_reg", 31 0;
v000002684b268f00_0 .net "RdD", 4 0, L_000002684b26d1a0;  1 drivers
v000002684b269180_0 .net "ReadData", 31 0, L_000002684b1fc910;  alias, 1 drivers
v000002684b269cc0_0 .net "ReadData1D", 31 0, L_000002684b26d9c0;  1 drivers
v000002684b269040_0 .net "ReadData2D", 31 0, L_000002684b26c8e0;  1 drivers
v000002684b2699a0 .array "RegFile", 31 0, 31 0;
v000002684b268fa0_0 .net "RegWriteD", 0 0, v000002684b1ec190_0;  1 drivers
v000002684b268820_0 .net "ResultSrcD", 1 0, v000002684b1ed950_0;  1 drivers
v000002684b269680_0 .net "Rs1D", 4 0, L_000002684b26c5c0;  1 drivers
v000002684b2690e0_0 .net "Rs2D", 4 0, L_000002684b26d100;  1 drivers
v000002684b2683c0_0 .net "WB_value", 31 0, L_000002684b2cbb40;  1 drivers
v000002684b269900_0 .net "WriteData_out", 31 0, L_000002684b1fc8a0;  alias, 1 drivers
v000002684b268a00_0 .net "ZeroE", 0 0, L_000002684b26c200;  1 drivers
v000002684b268460_0 .net *"_ivl_105", 0 0, L_000002684b1fcb40;  1 drivers
L_000002684b26e440 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000002684b269a40_0 .net/2u *"_ivl_120", 6 0, L_000002684b26e440;  1 drivers
L_000002684b26e1b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002684b2686e0_0 .net/2u *"_ivl_16", 4 0, L_000002684b26e1b8;  1 drivers
v000002684b2688c0_0 .net *"_ivl_18", 0 0, L_000002684b26c660;  1 drivers
L_000002684b26e170 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002684b268960_0 .net/2u *"_ivl_2", 31 0, L_000002684b26e170;  1 drivers
v000002684b269c20_0 .net *"_ivl_20", 31 0, L_000002684b26c980;  1 drivers
v000002684b269e00_0 .net *"_ivl_22", 6 0, L_000002684b26c700;  1 drivers
L_000002684b26e200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002684b2681e0_0 .net *"_ivl_25", 1 0, L_000002684b26e200;  1 drivers
L_000002684b26e248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002684b2692c0_0 .net/2u *"_ivl_26", 31 0, L_000002684b26e248;  1 drivers
L_000002684b26e290 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002684b269ea0_0 .net/2u *"_ivl_30", 4 0, L_000002684b26e290;  1 drivers
v000002684b269360_0 .net *"_ivl_32", 0 0, L_000002684b26d240;  1 drivers
v000002684b268140_0 .net *"_ivl_34", 31 0, L_000002684b26c7a0;  1 drivers
v000002684b268aa0_0 .net *"_ivl_36", 6 0, L_000002684b26c840;  1 drivers
L_000002684b26e2d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002684b268c80_0 .net *"_ivl_39", 1 0, L_000002684b26e2d8;  1 drivers
L_000002684b26e320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002684b269400_0 .net/2u *"_ivl_40", 31 0, L_000002684b26e320;  1 drivers
v000002684b269540_0 .net *"_ivl_49", 6 0, L_000002684b26d600;  1 drivers
v000002684b269f40_0 .net *"_ivl_51", 4 0, L_000002684b26db00;  1 drivers
v000002684b269fe0_0 .net *"_ivl_55", 0 0, L_000002684b26cb60;  1 drivers
v000002684b26b410_0 .net *"_ivl_57", 0 0, L_000002684b26d7e0;  1 drivers
v000002684b26ad30_0 .net *"_ivl_59", 5 0, L_000002684b26cac0;  1 drivers
v000002684b26afb0_0 .net *"_ivl_61", 3 0, L_000002684b26d880;  1 drivers
L_000002684b26e368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002684b26a970_0 .net/2u *"_ivl_62", 0 0, L_000002684b26e368;  1 drivers
v000002684b26bff0_0 .net *"_ivl_67", 0 0, L_000002684b26d920;  1 drivers
v000002684b26aa10_0 .net *"_ivl_69", 7 0, L_000002684b26dce0;  1 drivers
v000002684b26be10_0 .net *"_ivl_71", 0 0, L_000002684b26dba0;  1 drivers
v000002684b26b4b0_0 .net *"_ivl_73", 9 0, L_000002684b26dd80;  1 drivers
L_000002684b26e3b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002684b26b230_0 .net/2u *"_ivl_74", 0 0, L_000002684b26e3b0;  1 drivers
L_000002684b26e3f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002684b26add0_0 .net/2u *"_ivl_98", 31 0, L_000002684b26e3f8;  1 drivers
v000002684b26b050_0 .var "branch_count", 31 0;
v000002684b26aab0_0 .net "clk", 0 0, v000002684b26dec0_0;  alias, 1 drivers
v000002684b26b0f0_0 .var "cycle_count", 31 0;
v000002684b26ae70_0 .net "flushD", 0 0, L_000002684b1fd1d0;  1 drivers
v000002684b26b7d0_0 .net "flushE", 0 0, v000002684b1ed4f0_0;  1 drivers
v000002684b26baf0_0 .var "flush_count", 31 0;
v000002684b26af10_0 .var/i "i", 31 0;
v000002684b26b5f0_0 .net "immB", 12 0, L_000002684b26cca0;  1 drivers
v000002684b26a6f0_0 .net "immI", 11 0, L_000002684b26ca20;  1 drivers
v000002684b26ab50_0 .net "immJ", 20 0, L_000002684b26de20;  1 drivers
v000002684b26a3d0_0 .net "immS", 11 0, L_000002684b26d560;  1 drivers
v000002684b26a510_0 .var "instr_retired", 31 0;
v000002684b26b690_0 .net "reset", 0 0, v000002684b26d740_0;  alias, 1 drivers
v000002684b26b190_0 .net "stallD", 0 0, v000002684b267b70_0;  1 drivers
v000002684b26a470_0 .net "stallF", 0 0, v000002684b267d50_0;  1 drivers
v000002684b26b2d0_0 .var "stall_count", 31 0;
E_000002684b1e63d0 .event posedge, v000002684b26aab0_0;
E_000002684b1e5e50 .event posedge, v000002684b26b690_0, v000002684b26aab0_0;
E_000002684b1e5d50/0 .event anyedge, v000002684b2661d0_0, v000002684b267fd0_0, v000002684b267030_0, v000002684b267350_0;
E_000002684b1e5d50/1 .event anyedge, v000002684b266a90_0, v000002684b268500_0, v000002684b2685a0_0, v000002684b2695e0_0;
E_000002684b1e5d50 .event/or E_000002684b1e5d50/0, E_000002684b1e5d50/1;
E_000002684b1e6450 .event anyedge, v000002684b266130_0, v000002684b266770_0, v000002684b268a00_0, v000002684b266b30_0;
E_000002684b1e6490/0 .event anyedge, v000002684b2663b0_0, v000002684b266770_0, v000002684b267710_0, v000002684b2678f0_0;
E_000002684b1e6490/1 .event anyedge, v000002684b1ec730_0;
E_000002684b1e6490 .event/or E_000002684b1e6490/0, E_000002684b1e6490/1;
E_000002684b1e6510/0 .event anyedge, v000002684b267df0_0, v000002684b267850_0, v000002684b267670_0, v000002684b1edbd0_0;
E_000002684b1e6510/1 .event anyedge, v000002684b267f30_0, v000002684b2695e0_0, v000002684b267fd0_0, v000002684b2664f0_0;
E_000002684b1e6510/2 .event anyedge, v000002684b1eceb0_0;
E_000002684b1e6510 .event/or E_000002684b1e6510/0, E_000002684b1e6510/1, E_000002684b1e6510/2;
E_000002684b1e5e90/0 .event anyedge, v000002684b1edd10_0, v000002684b26a6f0_0, v000002684b26a6f0_0, v000002684b26a3d0_0;
E_000002684b1e5e90/1 .event anyedge, v000002684b26a3d0_0, v000002684b26b5f0_0, v000002684b26b5f0_0, v000002684b26ab50_0;
E_000002684b1e5e90/2 .event anyedge, v000002684b26ab50_0;
E_000002684b1e5e90 .event/or E_000002684b1e5e90/0, E_000002684b1e5e90/1, E_000002684b1e5e90/2;
L_000002684b26d4c0 .arith/sum 32, v000002684b2697c0_0, L_000002684b26e170;
L_000002684b26d380 .functor MUXZ 32, L_000002684b26d4c0, L_000002684b2cb140, L_000002684b1fcc90, C4<>;
L_000002684b26c5c0 .part v000002684b267990_0, 15, 5;
L_000002684b26d100 .part v000002684b267990_0, 20, 5;
L_000002684b26d1a0 .part v000002684b267990_0, 7, 5;
L_000002684b26c660 .cmp/ne 5, L_000002684b26c5c0, L_000002684b26e1b8;
L_000002684b26c980 .array/port v000002684b2699a0, L_000002684b26c700;
L_000002684b26c700 .concat [ 5 2 0 0], L_000002684b26c5c0, L_000002684b26e200;
L_000002684b26d9c0 .functor MUXZ 32, L_000002684b26e248, L_000002684b26c980, L_000002684b26c660, C4<>;
L_000002684b26d240 .cmp/ne 5, L_000002684b26d100, L_000002684b26e290;
L_000002684b26c7a0 .array/port v000002684b2699a0, L_000002684b26c840;
L_000002684b26c840 .concat [ 5 2 0 0], L_000002684b26d100, L_000002684b26e2d8;
L_000002684b26c8e0 .functor MUXZ 32, L_000002684b26e320, L_000002684b26c7a0, L_000002684b26d240, C4<>;
L_000002684b26d420 .part v000002684b267990_0, 0, 7;
L_000002684b26ca20 .part v000002684b267990_0, 20, 12;
L_000002684b26d600 .part v000002684b267990_0, 25, 7;
L_000002684b26db00 .part v000002684b267990_0, 7, 5;
L_000002684b26d560 .concat [ 5 7 0 0], L_000002684b26db00, L_000002684b26d600;
L_000002684b26cb60 .part v000002684b267990_0, 31, 1;
L_000002684b26d7e0 .part v000002684b267990_0, 7, 1;
L_000002684b26cac0 .part v000002684b267990_0, 25, 6;
L_000002684b26d880 .part v000002684b267990_0, 8, 4;
LS_000002684b26cca0_0_0 .concat [ 1 4 6 1], L_000002684b26e368, L_000002684b26d880, L_000002684b26cac0, L_000002684b26d7e0;
LS_000002684b26cca0_0_4 .concat [ 1 0 0 0], L_000002684b26cb60;
L_000002684b26cca0 .concat [ 12 1 0 0], LS_000002684b26cca0_0_0, LS_000002684b26cca0_0_4;
L_000002684b26d920 .part v000002684b267990_0, 31, 1;
L_000002684b26dce0 .part v000002684b267990_0, 12, 8;
L_000002684b26dba0 .part v000002684b267990_0, 20, 1;
L_000002684b26dd80 .part v000002684b267990_0, 21, 10;
LS_000002684b26de20_0_0 .concat [ 1 10 1 8], L_000002684b26e3b0, L_000002684b26dd80, L_000002684b26dba0, L_000002684b26dce0;
LS_000002684b26de20_0_4 .concat [ 1 0 0 0], L_000002684b26d920;
L_000002684b26de20 .concat [ 20 1 0 0], LS_000002684b26de20_0_0, LS_000002684b26de20_0_4;
L_000002684b26df60 .functor MUXZ 32, v000002684b2661d0_0, v000002684b267490_0, v000002684b2664f0_0, C4<>;
L_000002684b26e000 .ufunc/vec4 TD_tb_pipeline.dut.cpu.dp.alu_core, 32, v000002684b267170_0, v000002684b266630_0, v000002684b2672b0_0 (v000002684b1ebfb0_0, v000002684b1ed6d0_0, v000002684b1ecd70_0) S_000002684b1c07f0;
L_000002684b26c200 .cmp/eq 32, L_000002684b26e000, L_000002684b26e3f8;
L_000002684b2cb140 .arith/sum 32, v000002684b267cb0_0, v000002684b267490_0;
L_000002684b2cbb40 .functor MUXZ 32, v000002684b269ae0_0, v000002684b269b80_0, v000002684b269860_0, C4<>;
L_000002684b2cbbe0 .cmp/eq 7, v000002684b2678f0_0, L_000002684b26e440;
S_000002684b1c07f0 .scope autofunction.vec4.s32, "alu_core" "alu_core" 5 328, 5 328 0, S_000002684b1c0660;
 .timescale -9 -12;
v000002684b1ebfb0_0 .var "a", 31 0;
v000002684b1ed770_0 .var "add_res", 31 0;
; Variable alu_core is vec4 return value of scope S_000002684b1c07f0
v000002684b1ed6d0_0 .var "b", 31 0;
v000002684b1ecd70_0 .var "ctrl", 4 0;
v000002684b1ec0f0_0 .var "sub_res", 31 0;
TD_tb_pipeline.dut.cpu.dp.alu_core ;
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %add;
    %store/vec4 v000002684b1ed770_0, 0, 32;
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %sub;
    %store/vec4 v000002684b1ec0f0_0, 0, 32;
    %load/vec4 v000002684b1ecd70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.0 ;
    %load/vec4 v000002684b1ed770_0;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.1 ;
    %load/vec4 v000002684b1ec0f0_0;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.2 ;
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %and;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.3 ;
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %or;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.4 ;
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.5 ;
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.6 ;
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.7 ;
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.8 ;
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %inv;
    %and;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.9 ;
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %inv;
    %or;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.10 ;
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %xor;
    %inv;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.11 ;
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.22, 8;
    %load/vec4 v000002684b1ebfb0_0;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %load/vec4 v000002684b1ed6d0_0;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.12 ;
    %load/vec4 v000002684b1ed6d0_0;
    %load/vec4 v000002684b1ebfb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.24, 8;
    %load/vec4 v000002684b1ebfb0_0;
    %jmp/1 T_0.25, 8;
T_0.24 ; End of true expr.
    %load/vec4 v000002684b1ed6d0_0;
    %jmp/0 T_0.25, 8;
 ; End of false expr.
    %blend;
T_0.25;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.13 ;
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.26, 8;
    %load/vec4 v000002684b1ebfb0_0;
    %jmp/1 T_0.27, 8;
T_0.26 ; End of true expr.
    %load/vec4 v000002684b1ed6d0_0;
    %jmp/0 T_0.27, 8;
 ; End of false expr.
    %blend;
T_0.27;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.14 ;
    %load/vec4 v000002684b1ed6d0_0;
    %load/vec4 v000002684b1ebfb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.28, 8;
    %load/vec4 v000002684b1ebfb0_0;
    %jmp/1 T_0.29, 8;
T_0.28 ; End of true expr.
    %load/vec4 v000002684b1ed6d0_0;
    %jmp/0 T_0.29, 8;
 ; End of false expr.
    %blend;
T_0.29;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.15 ;
    %load/vec4 v000002684b1ed6d0_0;
    %parti/s 5, 0, 2;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_0.30, 8;
    %load/vec4 v000002684b1ebfb0_0;
    %jmp/1 T_0.31, 8;
T_0.30 ; End of true expr.
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v000002684b1ebfb0_0;
    %pushi/vec4 32, 0, 6;
    %load/vec4 v000002684b1ed6d0_0;
    %parti/s 5, 0, 2;
    %pad/u 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %jmp/0 T_0.31, 8;
 ; End of false expr.
    %blend;
T_0.31;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.16 ;
    %load/vec4 v000002684b1ed6d0_0;
    %parti/s 5, 0, 2;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_0.32, 8;
    %load/vec4 v000002684b1ebfb0_0;
    %jmp/1 T_0.33, 8;
T_0.32 ; End of true expr.
    %load/vec4 v000002684b1ebfb0_0;
    %load/vec4 v000002684b1ed6d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v000002684b1ebfb0_0;
    %pushi/vec4 32, 0, 6;
    %load/vec4 v000002684b1ed6d0_0;
    %parti/s 5, 0, 2;
    %pad/u 6;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %jmp/0 T_0.33, 8;
 ; End of false expr.
    %blend;
T_0.33;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v000002684b1ebfb0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_0.34, 8;
    %load/vec4 v000002684b1ebfb0_0;
    %jmp/1 T_0.35, 8;
T_0.34 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002684b1ebfb0_0;
    %sub;
    %jmp/0 T_0.35, 8;
 ; End of false expr.
    %blend;
T_0.35;
    %ret/vec4 0, 0, 32;  Assign to alu_core (store_vec4_to_lval)
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %end;
S_000002684b1a6950 .scope autofunction.vec4.s5, "aluctrl" "aluctrl" 5 244, 5 244 0, S_000002684b1c0660;
 .timescale -9 -12;
v000002684b1ed590_0 .var "ALUOp", 1 0;
; Variable aluctrl is vec4 return value of scope S_000002684b1a6950
v000002684b1ec550_0 .var "f3", 2 0;
v000002684b1ec730_0 .var "f7", 6 0;
v000002684b1ed9f0_0 .var "opcode", 6 0;
TD_tb_pipeline.dut.cpu.dp.aluctrl ;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %load/vec4 v000002684b1ed9f0_0;
    %cmpi/e 11, 0, 7;
    %jmp/0xz  T_1.36, 4;
    %load/vec4 v000002684b1ec730_0;
    %load/vec4 v000002684b1ec550_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 10;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 10;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 10;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 10;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 10;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.38 ;
    %pushi/vec4 8, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.39 ;
    %pushi/vec4 9, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.40 ;
    %pushi/vec4 10, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.41 ;
    %pushi/vec4 11, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.42 ;
    %pushi/vec4 12, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.43 ;
    %pushi/vec4 13, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.44 ;
    %pushi/vec4 14, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.45 ;
    %pushi/vec4 15, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.46 ;
    %pushi/vec4 16, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.47 ;
    %pushi/vec4 17, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.49;
T_1.49 ;
    %pop/vec4 1;
    %jmp T_1.37;
T_1.36 ;
    %load/vec4 v000002684b1ed590_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.50, 4;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.51;
T_1.50 ;
    %load/vec4 v000002684b1ed590_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.52, 4;
    %pushi/vec4 1, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.53;
T_1.52 ;
    %load/vec4 v000002684b1ec550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.59;
T_1.54 ;
    %load/vec4 v000002684b1ec730_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_1.60, 8;
    %pushi/vec4 1, 0, 5;
    %jmp/1 T_1.61, 8;
T_1.60 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_1.61, 8;
 ; End of false expr.
    %blend;
T_1.61;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.59;
T_1.55 ;
    %pushi/vec4 5, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.59;
T_1.56 ;
    %pushi/vec4 3, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.59;
T_1.57 ;
    %pushi/vec4 2, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to aluctrl (store_vec4_to_lval)
    %jmp T_1.59;
T_1.59 ;
    %pop/vec4 1;
T_1.53 ;
T_1.51 ;
T_1.37 ;
    %end;
S_000002684b1a6ae0 .scope module, "ctrl" "controller" 5 114, 6 5 0, S_000002684b1c0660;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 2 "ImmSrc";
    .port_info 9 /OUTPUT 2 "ResultSrc";
v000002684b1ed090_0 .var "ALUOp", 1 0;
v000002684b1ed630_0 .var "ALUSrc", 0 0;
v000002684b1eddb0_0 .var "Branch", 0 0;
v000002684b1edd10_0 .var "ImmSrc", 1 0;
v000002684b1ed3b0_0 .var "Jump", 0 0;
v000002684b1ed8b0_0 .var "MemToReg", 0 0;
v000002684b1ece10_0 .var "MemWrite", 0 0;
v000002684b1ec190_0 .var "RegWrite", 0 0;
v000002684b1ed950_0 .var "ResultSrc", 1 0;
v000002684b1edb30_0 .net "opcode", 6 0, L_000002684b26d420;  1 drivers
E_000002684b1e5f10 .event anyedge, v000002684b1edb30_0;
S_000002684b15da70 .scope module, "fwd" "forwarding_unit" 5 443, 7 2 0, S_000002684b1c0660;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Rs1E";
    .port_info 1 /INPUT 5 "Rs2E";
    .port_info 2 /INPUT 5 "RdM";
    .port_info 3 /INPUT 5 "RdW";
    .port_info 4 /INPUT 1 "RegWriteM";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v000002684b1edbd0_0 .var "ForwardA", 1 0;
v000002684b1eceb0_0 .var "ForwardB", 1 0;
v000002684b1ec690_0 .net "RdM", 4 0, L_000002684b1fcad0;  alias, 1 drivers
v000002684b1ec7d0_0 .net "RdW", 4 0, L_000002684b1fc6e0;  alias, 1 drivers
v000002684b1ebf10_0 .net "RegWriteM", 0 0, L_000002684b1fd240;  alias, 1 drivers
v000002684b1ed130_0 .net "RegWriteW", 0 0, L_000002684b1fcf30;  alias, 1 drivers
v000002684b1edc70_0 .net "Rs1E", 4 0, L_000002684b1fd160;  alias, 1 drivers
v000002684b1ed1d0_0 .net "Rs2E", 4 0, L_000002684b1fcec0;  alias, 1 drivers
E_000002684b1e6150/0 .event anyedge, v000002684b1ebf10_0, v000002684b1ec690_0, v000002684b1edc70_0, v000002684b1ed130_0;
E_000002684b1e6150/1 .event anyedge, v000002684b1ec7d0_0, v000002684b1ed1d0_0;
E_000002684b1e6150 .event/or E_000002684b1e6150/0, E_000002684b1e6150/1;
S_000002684b15dc00 .scope module, "hunit" "hazard_unit" 5 475, 8 2 0, S_000002684b1c0660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MemReadE";
    .port_info 1 /INPUT 5 "RdE";
    .port_info 2 /INPUT 5 "Rs1D";
    .port_info 3 /INPUT 5 "Rs2D";
    .port_info 4 /OUTPUT 1 "stallF";
    .port_info 5 /OUTPUT 1 "stallD";
    .port_info 6 /OUTPUT 1 "flushE";
v000002684b1ed810_0 .net "MemReadE", 0 0, L_000002684b2cbbe0;  alias, 1 drivers
v000002684b1ed270_0 .net "RdE", 4 0, v000002684b266f90_0;  1 drivers
v000002684b1ed310_0 .net "Rs1D", 4 0, L_000002684b26c5c0;  alias, 1 drivers
v000002684b1ed450_0 .net "Rs2D", 4 0, L_000002684b26d100;  alias, 1 drivers
v000002684b1ed4f0_0 .var "flushE", 0 0;
v000002684b267b70_0 .var "stallD", 0 0;
v000002684b267d50_0 .var "stallF", 0 0;
E_000002684b1e66d0 .event anyedge, v000002684b1ed810_0, v000002684b1ed270_0, v000002684b1ed310_0, v000002684b1ed450_0;
S_000002684b2169c0 .scope module, "dmem" "dmem" 4 27, 4 48 0, S_000002684b1b3bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 32 "rd";
L_000002684b1fc910 .functor BUFZ 32, L_000002684b2caf60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002684b26b550 .array "RAM", 63 0, 31 0;
v000002684b26bd70_0 .net *"_ivl_0", 31 0, L_000002684b2caf60;  1 drivers
v000002684b26a830_0 .net *"_ivl_2", 31 0, L_000002684b2cb320;  1 drivers
v000002684b26bb90_0 .net *"_ivl_4", 29 0, L_000002684b2ca240;  1 drivers
L_000002684b26e488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002684b26b910_0 .net *"_ivl_6", 1 0, L_000002684b26e488;  1 drivers
v000002684b26abf0_0 .net "a", 31 0, L_000002684b1fc670;  alias, 1 drivers
v000002684b26ac90_0 .net "clk", 0 0, v000002684b26dec0_0;  alias, 1 drivers
v000002684b26b9b0_0 .var/i "i", 31 0;
v000002684b26ba50_0 .net "rd", 31 0, L_000002684b1fc910;  alias, 1 drivers
v000002684b26a8d0_0 .net "reset", 0 0, v000002684b26d740_0;  alias, 1 drivers
v000002684b26bc30_0 .net "wd", 31 0, L_000002684b1fc8a0;  alias, 1 drivers
v000002684b26bcd0_0 .net "we", 0 0, L_000002684b1fd2b0;  alias, 1 drivers
L_000002684b2caf60 .array/port v000002684b26b550, L_000002684b2cb320;
L_000002684b2ca240 .part L_000002684b1fc670, 2, 30;
L_000002684b2cb320 .concat [ 30 2 0 0], L_000002684b2ca240, L_000002684b26e488;
S_000002684b216b50 .scope module, "imem" "imem" 4 15, 4 33 0, S_000002684b1b3bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000002684b1fc830 .functor BUFZ 32, L_000002684b26c340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002684b26bf50 .array "RAM", 63 0, 31 0;
v000002684b26a150_0 .net *"_ivl_0", 31 0, L_000002684b26c340;  1 drivers
v000002684b26a1f0_0 .net *"_ivl_2", 31 0, L_000002684b26c480;  1 drivers
v000002684b26a290_0 .net *"_ivl_4", 29 0, L_000002684b26d060;  1 drivers
L_000002684b26e128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002684b26cf20_0 .net *"_ivl_6", 1 0, L_000002684b26e128;  1 drivers
v000002684b26cd40_0 .net "a", 31 0, L_000002684b1fcbb0;  alias, 1 drivers
v000002684b26cde0_0 .net "rd", 31 0, L_000002684b1fc830;  alias, 1 drivers
L_000002684b26c340 .array/port v000002684b26bf50, L_000002684b26c480;
L_000002684b26d060 .part L_000002684b1fcbb0, 2, 30;
L_000002684b26c480 .concat [ 30 2 0 0], L_000002684b26d060, L_000002684b26e128;
    .scope S_000002684b216b50;
T_2 ;
    %vpi_call/w 4 39 "$readmemh", "riscvtest.txt", v000002684b26bf50 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002684b1a6ae0;
T_3 ;
Ewait_0 .event/or E_000002684b1e5f10, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b1ec190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b1ece10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b1ed8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b1ed630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b1eddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b1ed3b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1ed090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1edd10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1ed950_0, 0, 2;
    %load/vec4 v000002684b1edb30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ec190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ed630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ed8b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002684b1ed950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1edd10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1ed090_0, 0, 2;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ece10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ed630_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002684b1edd10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1ed090_0, 0, 2;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ec190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b1ed630_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002684b1ed090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1edd10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1ed950_0, 0, 2;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ec190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ed630_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002684b1ed090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1edd10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1ed950_0, 0, 2;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1eddb0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002684b1ed090_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002684b1edd10_0, 0, 2;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ec190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ed3b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002684b1ed950_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002684b1edd10_0, 0, 2;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ec190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ed3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ed630_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002684b1ed950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1edd10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1ed090_0, 0, 2;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ec190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b1ed630_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002684b1ed090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1edd10_0, 0, 2;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002684b15da70;
T_4 ;
Ewait_1 .event/or E_000002684b1e6150, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1edbd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002684b1eceb0_0, 0, 2;
    %load/vec4 v000002684b1ebf10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v000002684b1ec690_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002684b1ec690_0;
    %load/vec4 v000002684b1edc70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002684b1edbd0_0, 0, 2;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002684b1ed130_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.7, 10;
    %load/vec4 v000002684b1ec7d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v000002684b1ec7d0_0;
    %load/vec4 v000002684b1edc70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002684b1edbd0_0, 0, 2;
T_4.4 ;
T_4.1 ;
    %load/vec4 v000002684b1ebf10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.11, 10;
    %load/vec4 v000002684b1ec690_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v000002684b1ec690_0;
    %load/vec4 v000002684b1ed1d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002684b1eceb0_0, 0, 2;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000002684b1ed130_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.15, 10;
    %load/vec4 v000002684b1ec7d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.14, 9;
    %load/vec4 v000002684b1ec7d0_0;
    %load/vec4 v000002684b1ed1d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002684b1eceb0_0, 0, 2;
T_4.12 ;
T_4.9 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002684b15dc00;
T_5 ;
Ewait_2 .event/or E_000002684b1e66d0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b267d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b267b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b1ed4f0_0, 0, 1;
    %load/vec4 v000002684b1ed810_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v000002684b1ed270_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002684b1ed270_0;
    %load/vec4 v000002684b1ed310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_5.4, 4;
    %load/vec4 v000002684b1ed270_0;
    %load/vec4 v000002684b1ed450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_5.4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b267d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b267b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b1ed4f0_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002684b1c0660;
T_6 ;
    %wait E_000002684b1e5e50;
    %load/vec4 v000002684b26b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b26b0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b26a510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b26b2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b26baf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b26b050_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002684b26b0f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002684b26b0f0_0, 0;
    %load/vec4 v000002684b26a470_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.4, 8;
    %load/vec4 v000002684b26b190_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002684b26b2d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002684b26b2d0_0, 0;
T_6.2 ;
    %load/vec4 v000002684b26b7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v000002684b26baf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002684b26baf0_0, 0;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002684b1c0660;
T_7 ;
    %wait E_000002684b1e5e50;
    %load/vec4 v000002684b26b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b2697c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002684b26a470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002684b269d60_0;
    %assign/vec4 v000002684b2697c0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002684b1c0660;
T_8 ;
    %wait E_000002684b1e5e50;
    %load/vec4 v000002684b26b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b267a30_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000002684b267990_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002684b26ae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b267a30_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000002684b267990_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002684b26b190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v000002684b2697c0_0;
    %assign/vec4 v000002684b267a30_0, 0;
    %load/vec4 v000002684b269220_0;
    %assign/vec4 v000002684b267990_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002684b1c0660;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002684b26af10_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002684b26af10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002684b26af10_0;
    %store/vec4a v000002684b2699a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002684b26af10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002684b26af10_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002684b1c0660;
T_10 ;
Ewait_3 .event/or E_000002684b1e5e90, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000002684b266810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002684b266270_0, 0, 32;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v000002684b26a6f0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000002684b26a6f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002684b266270_0, 0, 32;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v000002684b26a3d0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000002684b26a3d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002684b266270_0, 0, 32;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v000002684b26b5f0_0;
    %parti/s 1, 12, 5;
    %replicate 19;
    %load/vec4 v000002684b26b5f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002684b266270_0, 0, 32;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v000002684b26ab50_0;
    %parti/s 1, 20, 6;
    %replicate 11;
    %load/vec4 v000002684b26ab50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002684b266270_0, 0, 32;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002684b1c0660;
T_11 ;
    %wait E_000002684b1e5e50;
    %load/vec4 v000002684b26b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b266310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b2661d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b267490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b267cb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002684b267670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002684b267fd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002684b266f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b266450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b267530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b267210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b2664f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b266130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b266590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002684b2663b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002684b2670d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002684b266770_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002684b267710_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002684b2678f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002684b26b7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b266310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b2661d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b267490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b267cb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002684b267670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002684b267fd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002684b266f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b266450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b267530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b267210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b2664f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b266130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b266590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002684b2663b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002684b2670d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002684b266770_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002684b267710_0, 0;
    %pushi/vec4 19, 0, 7;
    %assign/vec4 v000002684b2678f0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000002684b26b190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v000002684b269cc0_0;
    %assign/vec4 v000002684b266310_0, 0;
    %load/vec4 v000002684b269040_0;
    %assign/vec4 v000002684b2661d0_0, 0;
    %load/vec4 v000002684b266270_0;
    %assign/vec4 v000002684b267490_0, 0;
    %load/vec4 v000002684b267a30_0;
    %assign/vec4 v000002684b267cb0_0, 0;
    %load/vec4 v000002684b269680_0;
    %assign/vec4 v000002684b267670_0, 0;
    %load/vec4 v000002684b2690e0_0;
    %assign/vec4 v000002684b267fd0_0, 0;
    %load/vec4 v000002684b268f00_0;
    %assign/vec4 v000002684b266f90_0, 0;
    %load/vec4 v000002684b268fa0_0;
    %assign/vec4 v000002684b266450_0, 0;
    %load/vec4 v000002684b268780_0;
    %assign/vec4 v000002684b267530_0, 0;
    %load/vec4 v000002684b268b40_0;
    %assign/vec4 v000002684b267210_0, 0;
    %load/vec4 v000002684b266bd0_0;
    %assign/vec4 v000002684b2664f0_0, 0;
    %load/vec4 v000002684b267c10_0;
    %assign/vec4 v000002684b266130_0, 0;
    %load/vec4 v000002684b268d20_0;
    %assign/vec4 v000002684b266590_0, 0;
    %load/vec4 v000002684b2677b0_0;
    %assign/vec4 v000002684b2663b0_0, 0;
    %load/vec4 v000002684b268820_0;
    %assign/vec4 v000002684b2670d0_0, 0;
    %load/vec4 v000002684b2668b0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v000002684b266770_0, 0;
    %load/vec4 v000002684b2668b0_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v000002684b267710_0, 0;
    %load/vec4 v000002684b2668b0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v000002684b2678f0_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002684b1c0660;
T_12 ;
Ewait_4 .event/or E_000002684b1e6510, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000002684b267df0_0;
    %store/vec4 v000002684b267170_0, 0, 32;
    %load/vec4 v000002684b267850_0;
    %store/vec4 v000002684b266630_0, 0, 32;
    %load/vec4 v000002684b267670_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000002684b2675d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v000002684b267f30_0;
    %store/vec4 v000002684b267170_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000002684b2675d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v000002684b2695e0_0;
    %store/vec4 v000002684b267170_0, 0, 32;
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %load/vec4 v000002684b267fd0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_12.8, 4;
    %load/vec4 v000002684b2664f0_0;
    %nor/r;
    %and;
T_12.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v000002684b2666d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.9, 4;
    %load/vec4 v000002684b267f30_0;
    %store/vec4 v000002684b266630_0, 0, 32;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v000002684b2666d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.11, 4;
    %load/vec4 v000002684b2695e0_0;
    %store/vec4 v000002684b266630_0, 0, 32;
T_12.11 ;
T_12.10 ;
T_12.6 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002684b1c0660;
T_13 ;
Ewait_5 .event/or E_000002684b1e6490, E_0x0;
    %wait Ewait_5;
    %alloc S_000002684b1a6950;
    %load/vec4 v000002684b2663b0_0;
    %load/vec4 v000002684b266770_0;
    %load/vec4 v000002684b267710_0;
    %load/vec4 v000002684b2678f0_0;
    %store/vec4 v000002684b1ed9f0_0, 0, 7;
    %store/vec4 v000002684b1ec730_0, 0, 7;
    %store/vec4 v000002684b1ec550_0, 0, 3;
    %store/vec4 v000002684b1ed590_0, 0, 2;
    %callf/vec4 TD_tb_pipeline.dut.cpu.dp.aluctrl, S_000002684b1a6950;
    %free S_000002684b1a6950;
    %store/vec4 v000002684b2672b0_0, 0, 5;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002684b1c0660;
T_14 ;
Ewait_6 .event/or E_000002684b1e6450, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b267e90_0, 0, 1;
    %load/vec4 v000002684b266130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002684b266770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b267e90_0, 0, 1;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v000002684b268a00_0;
    %store/vec4 v000002684b267e90_0, 0, 1;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v000002684b268a00_0;
    %inv;
    %store/vec4 v000002684b267e90_0, 0, 1;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v000002684b266b30_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000002684b267e90_0, 0, 1;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v000002684b266b30_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v000002684b267e90_0, 0, 1;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v000002684b266b30_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000002684b267e90_0, 0, 1;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v000002684b266b30_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v000002684b267e90_0, 0, 1;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002684b1c0660;
T_15 ;
Ewait_7 .event/or E_000002684b1e5d50, E_0x0;
    %wait Ewait_7;
    %load/vec4 v000002684b2661d0_0;
    %store/vec4 v000002684b266db0_0, 0, 32;
    %load/vec4 v000002684b267fd0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v000002684b267030_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.5, 10;
    %load/vec4 v000002684b267350_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v000002684b267350_0;
    %load/vec4 v000002684b267fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000002684b266a90_0;
    %store/vec4 v000002684b266db0_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000002684b268500_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.9, 10;
    %load/vec4 v000002684b2685a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.8, 9;
    %load/vec4 v000002684b2685a0_0;
    %load/vec4 v000002684b267fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v000002684b2695e0_0;
    %store/vec4 v000002684b266db0_0, 0, 32;
T_15.6 ;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002684b1c0660;
T_16 ;
    %wait E_000002684b1e5e50;
    %load/vec4 v000002684b26b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b266a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b266d10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002684b267350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b267030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b266c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b2673f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002684b266b30_0;
    %assign/vec4 v000002684b266a90_0, 0;
    %load/vec4 v000002684b266db0_0;
    %assign/vec4 v000002684b266d10_0, 0;
    %load/vec4 v000002684b266f90_0;
    %assign/vec4 v000002684b267350_0, 0;
    %load/vec4 v000002684b266450_0;
    %assign/vec4 v000002684b267030_0, 0;
    %load/vec4 v000002684b267530_0;
    %assign/vec4 v000002684b266c70_0, 0;
    %load/vec4 v000002684b267210_0;
    %assign/vec4 v000002684b2673f0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002684b1c0660;
T_17 ;
    %wait E_000002684b1e5e50;
    %load/vec4 v000002684b26b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b269ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002684b269b80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002684b2685a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b268500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002684b269860_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002684b266a90_0;
    %assign/vec4 v000002684b269ae0_0, 0;
    %load/vec4 v000002684b269180_0;
    %assign/vec4 v000002684b269b80_0, 0;
    %load/vec4 v000002684b267350_0;
    %assign/vec4 v000002684b2685a0_0, 0;
    %load/vec4 v000002684b267030_0;
    %assign/vec4 v000002684b268500_0, 0;
    %load/vec4 v000002684b2673f0_0;
    %assign/vec4 v000002684b269860_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002684b1c0660;
T_18 ;
    %wait E_000002684b1e63d0;
    %load/vec4 v000002684b268500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v000002684b2685a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000002684b2683c0_0;
    %load/vec4 v000002684b2685a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002684b2699a0, 0, 4;
    %load/vec4 v000002684b26a510_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002684b26a510_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002684b2169c0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002684b26b9b0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002684b26b9b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002684b26b9b0_0;
    %store/vec4a v000002684b26b550, 4, 0;
    %load/vec4 v000002684b26b9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002684b26b9b0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002684b2169c0;
T_20 ;
    %wait E_000002684b1e63d0;
    %load/vec4 v000002684b26bcd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v000002684b26a8d0_0;
    %nor/r;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000002684b26bc30_0;
    %load/vec4 v000002684b26abf0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002684b26b550, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002684b1fe940;
T_21 ;
    %vpi_call/w 3 21 "$dumpfile", "pipeline_tb.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002684b1fe940 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b26d740_0, 0, 1;
    %delay 22000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b26d740_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_000002684b1fe940;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002684b26dec0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002684b26dec0_0, 0, 1;
    %delay 5000, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_000002684b1fe940;
T_23 ;
    %wait E_000002684b1e5b50;
    %load/vec4 v000002684b26da60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000002684b26ce80_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_23.4, 6;
    %load/vec4 v000002684b26cfc0_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_23.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %vpi_call/w 3 35 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v000002684b26ce80_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_23.5, 6;
    %vpi_call/w 3 38 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 39 "$finish" {0 0 0};
T_23.5 ;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    ".\tb.sv";
    ".\riscvpipeline.sv";
    ".\datapath.sv";
    ".\controller.sv";
    ".\forwarding_unit.sv";
    ".\hazard_unit.sv";
