
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    DBRADSHAW10
Date:        Wed May 26 07:28:18 2021
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log tl755026_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "W:\W220000\W220237\INSTRUMENTS\9136\Electrical\Engineering\Source_Code\FPGA\i75_8524\synthesis\tl755026.srr"

Running: synthesis in foreground



Running tl755026_syn|synthesis


Running: compile (Compile) on tl755026_syn|synthesis
# Wed May 26 07:28:19 2021


Running: compile_flow (Compile Process) on tl755026_syn|synthesis
# Wed May 26 07:28:19 2021


Running: compiler (Compile Input) on tl755026_syn|synthesis
# Wed May 26 07:28:19 2021

Copied W:\W220000\W220237\INSTRUMENTS\9136\Electrical\Engineering\Source_Code\FPGA\i75_8524\synthesis\synwork\tl755026_comp.srs to W:\W220000\W220237\INSTRUMENTS\9136\Electrical\Engineering\Source_Code\FPGA\i75_8524\synthesis\tl755026.srs


compiler completed
# Wed May 26 07:28:21 2021

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on tl755026_syn|synthesis
# Wed May 26 07:28:22 2021


multi_srs_gen completed
# Wed May 26 07:28:22 2021

Return Code: 0
Run Time:00h:00m:00s

Copied W:\W220000\W220237\INSTRUMENTS\9136\Electrical\Engineering\Source_Code\FPGA\i75_8524\synthesis\synwork\tl755026_mult.srs to W:\W220000\W220237\INSTRUMENTS\9136\Electrical\Engineering\Source_Code\FPGA\i75_8524\synthesis\tl755026.srs

Complete: Compile Process on tl755026_syn|synthesis


Running: premap (Pre-mapping) on tl755026_syn|synthesis
# Wed May 26 07:28:22 2021


premap completed with warnings
# Wed May 26 07:28:24 2021

Return Code: 1
Run Time:00h:00m:02s

Complete: Compile on tl755026_syn|synthesis


Running: map (Map) on tl755026_syn|synthesis
# Wed May 26 07:28:24 2021

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on tl755026_syn|synthesis
# Wed May 26 07:28:24 2021

Copied W:\W220000\W220237\INSTRUMENTS\9136\Electrical\Engineering\Source_Code\FPGA\i75_8524\synthesis\synwork\tl755026_m.srm to W:\W220000\W220237\INSTRUMENTS\9136\Electrical\Engineering\Source_Code\FPGA\i75_8524\synthesis\tl755026.srm


fpga_mapper completed with warnings
# Wed May 26 07:28:27 2021

Return Code: 1
Run Time:00h:00m:03s

Complete: Map on tl755026_syn|synthesis

Complete: Logic Synthesis on tl755026_syn|synthesis

TCL script complete: "tl755026_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

