[
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510936",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510936",
        "articleTitle": "Compact method for modeling and simulation of memristor devices: Ion conductor chalcogenide-based memristor devices",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 37529022200,
                "preferredName": "Robinson E. Pino",
                "firstName": "Robinson E.",
                "lastName": "Pino"
            },
            {
                "id": 37542391100,
                "preferredName": "James W. Bohl",
                "firstName": "James W.",
                "lastName": "Bohl"
            },
            {
                "id": 37545381200,
                "preferredName": "Nathan McDonald",
                "firstName": "Nathan",
                "lastName": "McDonald"
            },
            {
                "id": 37530076100,
                "preferredName": "Bryant Wysocki",
                "firstName": "Bryant",
                "lastName": "Wysocki"
            },
            {
                "id": 37542392400,
                "preferredName": "Peter Rozwood",
                "firstName": "Peter",
                "lastName": "Rozwood"
            },
            {
                "id": 37396230200,
                "preferredName": "Kristy A. Campbell",
                "firstName": "Kristy A.",
                "lastName": "Campbell"
            },
            {
                "id": 37542391900,
                "preferredName": "Antonio Oblea",
                "firstName": "Antonio",
                "lastName": "Oblea"
            },
            {
                "id": 37542393800,
                "preferredName": "Achyut Timilsina",
                "firstName": "Achyut",
                "lastName": "Timilsina"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510933",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510933",
        "articleTitle": "Memristor based programmable threshold logic array",
        "volume": null,
        "issue": null,
        "startPage": "5",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 37542437600,
                "preferredName": "Jeyavijayan Rajendran",
                "firstName": "Jeyavijayan",
                "lastName": "Rajendran"
            },
            {
                "id": 37542438300,
                "preferredName": "Harika Manem",
                "firstName": "Harika",
                "lastName": "Manem"
            },
            {
                "id": 37269471300,
                "preferredName": "Ramesh Karri",
                "firstName": "Ramesh",
                "lastName": "Karri"
            },
            {
                "id": 37272318800,
                "preferredName": "Garrett S. Rose",
                "firstName": "Garrett S.",
                "lastName": "Rose"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510927",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510927",
        "articleTitle": "Fault modeling for FinFET circuits",
        "volume": null,
        "issue": null,
        "startPage": "41",
        "endPage": "46",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 37542496700,
                "preferredName": "Muzaffer O. Simsir",
                "firstName": "Muzaffer O.",
                "lastName": "Simsir"
            },
            {
                "id": 37409010800,
                "preferredName": "Ajay Bhoj",
                "firstName": "Ajay",
                "lastName": "Bhoj"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510928",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510928",
        "articleTitle": "Reducing transistor count in clocked standard cells with ambipolar double-gate FETs",
        "volume": null,
        "issue": null,
        "startPage": "47",
        "endPage": "52",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 37542471800,
                "preferredName": "K. Jabeur",
                "firstName": "K.",
                "lastName": "Jabeur"
            },
            {
                "id": 37290035200,
                "preferredName": "D. Navarro",
                "firstName": "D.",
                "lastName": "Navarro"
            },
            {
                "id": 37266077500,
                "preferredName": "I. O'Connor",
                "firstName": "I.",
                "lastName": "O'Connor"
            },
            {
                "id": 37399788600,
                "preferredName": "P. E. Gaillardon",
                "firstName": "P. E.",
                "lastName": "Gaillardon"
            },
            {
                "id": 37391919100,
                "preferredName": "M. H. Ben Jamaa",
                "firstName": "M. H.",
                "lastName": "Ben Jamaa"
            },
            {
                "id": 37319020600,
                "preferredName": "F. Clermidy",
                "firstName": "F.",
                "lastName": "Clermidy"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510922",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510922",
        "articleTitle": "Intel LVS logic as a combinational logic paradigm in CNT technology",
        "volume": null,
        "issue": null,
        "startPage": "77",
        "endPage": "81",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 37089077686,
                "preferredName": "Bao Liu",
                "firstName": "Bao",
                "lastName": "Liu"
            },
            {
                "id": 37534100600,
                "preferredName": "Zhen Cao",
                "firstName": "Zhen",
                "lastName": "Cao"
            },
            {
                "id": 37399182100,
                "preferredName": "Jun Tao",
                "firstName": "Jun",
                "lastName": "Tao"
            },
            {
                "id": 37272246100,
                "preferredName": "Xuan Zeng",
                "firstName": "Xuan",
                "lastName": "Zeng"
            },
            {
                "id": 37291362700,
                "preferredName": "Pushan Tang",
                "firstName": "Pushan",
                "lastName": "Tang"
            },
            {
                "id": 38182485600,
                "preferredName": "Philip H.-S. Wong",
                "firstName": "Philip H.-S.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510932",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510932",
        "articleTitle": "Fast equivalence-checking for quantum circuits",
        "volume": null,
        "issue": null,
        "startPage": "23",
        "endPage": "28",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 37531840900,
                "preferredName": "Shigeru Yamashita",
                "firstName": "Shigeru",
                "lastName": "Yamashita"
            },
            {
                "id": 37267052900,
                "preferredName": "Igor L. Markov",
                "firstName": "Igor L.",
                "lastName": "Markov"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510934",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510934",
        "articleTitle": "Towards logic functions as the device",
        "volume": null,
        "issue": null,
        "startPage": "11",
        "endPage": "16",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 37542497400,
                "preferredName": "Prasad Shabadi",
                "firstName": "Prasad",
                "lastName": "Shabadi"
            },
            {
                "id": 37296767900,
                "preferredName": "Alexander Khitun",
                "firstName": "Alexander",
                "lastName": "Khitun"
            },
            {
                "id": 37543543700,
                "preferredName": "Pritish Narayanan",
                "firstName": "Pritish",
                "lastName": "Narayanan"
            },
            {
                "id": 37286043900,
                "preferredName": "Mingqiang Bao",
                "firstName": "Mingqiang",
                "lastName": "Bao"
            },
            {
                "id": 37274556400,
                "preferredName": "Israel Koren",
                "firstName": "Israel",
                "lastName": "Koren"
            },
            {
                "id": 37276806100,
                "preferredName": "Kang L. Wang",
                "firstName": "Kang L.",
                "lastName": "Wang"
            },
            {
                "id": 37274532100,
                "preferredName": "C. Andras Moritz",
                "firstName": "C. Andras",
                "lastName": "Moritz"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510929",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510929",
        "articleTitle": "Design and comparison of NML systolic architectures",
        "volume": null,
        "issue": null,
        "startPage": "29",
        "endPage": "34",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 37295485600,
                "preferredName": "Michael Crocker",
                "firstName": "Michael",
                "lastName": "Crocker"
            },
            {
                "id": 37280709800,
                "preferredName": "X. Sharon Hu",
                "firstName": "X. Sharon",
                "lastName": "Hu"
            },
            {
                "id": 37274671800,
                "preferredName": "Michael Niemier",
                "firstName": "Michael",
                "lastName": "Niemier"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510930",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510930",
        "articleTitle": "UNION: A unified inter/intra-chip optical network for chip multiprocessors",
        "volume": null,
        "issue": null,
        "startPage": "35",
        "endPage": "40",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 37539920900,
                "preferredName": "Xiaowen Wu",
                "firstName": "Xiaowen",
                "lastName": "Wu"
            },
            {
                "id": 37537487900,
                "preferredName": "Yaoyao Ye",
                "firstName": "Yaoyao",
                "lastName": "Ye"
            },
            {
                "id": 37085379157,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            },
            {
                "id": 37538047700,
                "preferredName": "Weichen Liu",
                "firstName": "Weichen",
                "lastName": "Liu"
            },
            {
                "id": 37540539700,
                "preferredName": "Mahdi Nikdast",
                "firstName": "Mahdi",
                "lastName": "Nikdast"
            },
            {
                "id": 37540085300,
                "preferredName": "Xuan Wang",
                "firstName": "Xuan",
                "lastName": "Wang"
            },
            {
                "id": 37421840600,
                "preferredName": "Jiang Xu",
                "firstName": "Jiang",
                "lastName": "Xu"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510923",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510923",
        "articleTitle": "Regular fabric design with ambipolar CNTFETs for FPGA and structured ASIC applications",
        "volume": null,
        "issue": null,
        "startPage": "65",
        "endPage": "70",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 37542483900,
                "preferredName": "Michele De Marchi",
                "firstName": "Michele",
                "lastName": "De Marchi"
            },
            {
                "id": 37391919100,
                "preferredName": "M. Haykel Ben Jamaa",
                "firstName": "M. Haykel",
                "lastName": "Ben Jamaa"
            },
            {
                "id": 37274174300,
                "preferredName": "Giovanni De Micheli",
                "firstName": "Giovanni",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510924",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510924",
        "articleTitle": "Design methodology for Carbon Nanotube based circuits in the presence of metallic tubes",
        "volume": null,
        "issue": null,
        "startPage": "71",
        "endPage": "76",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 38271681500,
                "preferredName": "Rehman Ashraf",
                "firstName": "Rehman",
                "lastName": "Ashraf"
            },
            {
                "id": 38271827000,
                "preferredName": "Rajeev K. Nain",
                "firstName": "Rajeev K.",
                "lastName": "Nain"
            },
            {
                "id": 38271201200,
                "preferredName": "Malgorzata Chrzanowska-Jeske",
                "firstName": "Malgorzata",
                "lastName": "Chrzanowska-Jeske"
            },
            {
                "id": 37267131900,
                "preferredName": "Siva G. Narendra",
                "firstName": "Siva G.",
                "lastName": "Narendra"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510931",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510931",
        "articleTitle": "High throughput and low power dissipation in QCA pipelines using Bennett clocking",
        "volume": null,
        "issue": null,
        "startPage": "17",
        "endPage": "22",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 37273889400,
                "preferredName": "Marco Ottavi",
                "firstName": "Marco",
                "lastName": "Ottavi"
            },
            {
                "id": 37273892100,
                "preferredName": "Salvatore Pontarelli",
                "firstName": "Salvatore",
                "lastName": "Pontarelli"
            },
            {
                "id": 37546275800,
                "preferredName": "Erik DeBenedictis",
                "firstName": "Erik",
                "lastName": "DeBenedictis"
            },
            {
                "id": 37273899300,
                "preferredName": "Adelio Salsano",
                "firstName": "Adelio",
                "lastName": "Salsano"
            },
            {
                "id": 37274707700,
                "preferredName": "Peter Kogge",
                "firstName": "Peter",
                "lastName": "Kogge"
            },
            {
                "id": 37279999000,
                "preferredName": "Fabrizio Lombardi",
                "firstName": "Fabrizio",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510926",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510926",
        "articleTitle": "Stochastic nanoscale addressing for logic",
        "volume": null,
        "issue": null,
        "startPage": "59",
        "endPage": "64",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 37273389900,
                "preferredName": "Eric Rachlin",
                "firstName": "Eric",
                "lastName": "Rachlin"
            },
            {
                "id": 37273388500,
                "preferredName": "John E. Savage",
                "firstName": "John E.",
                "lastName": "Savage"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510925",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510925",
        "articleTitle": "NanoV: Nanowire-based VLSI design",
        "volume": null,
        "issue": null,
        "startPage": "53",
        "endPage": "58",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": [
            {
                "id": 37542496700,
                "preferredName": "Muzaffer O. Simsir",
                "firstName": "Muzaffer O.",
                "lastName": "Simsir"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "5506521",
        "doi": "10.1109/NANOARCH.2010.5510935",
        "publicationYear": "2010",
        "publicationDate": "17-18 June 2010",
        "articleNumber": "5510935",
        "articleTitle": "[Front matter]",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": "ix",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE/ACM International Symposium on Nanoscale Architectures",
        "authors": []
    }
]