#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep 24 20:58:56 2020
# Process ID: 17152
# Current directory: E:/study/bitmips_experiments/lab5/teach_soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16660 E:\study\bitmips_experiments\lab5\teach_soc\teach_soc.xpr
# Log file: E:/study/bitmips_experiments/lab5/teach_soc/vivado.log
# Journal file: E:/study/bitmips_experiments/lab5/teach_soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.xpr
INFO: [Project 1-313] Project file moved from 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/vivado/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 819.305 ; gain = 173.836
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:147]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:148]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:149]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:150]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:151]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:152]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:153]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:154]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:155]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:156]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 152 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 151 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 150 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 148 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 147 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 149 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 153 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 154 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 155 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 156 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:172]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 157 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:218]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:221]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:226]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:227]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 218 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 221 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:233]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 226 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 227 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:265]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:266]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:267]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 265 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:273]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 266 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:274]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 267 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 269 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 111 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:281]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 110 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:282]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 835.531 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Sep 24 21:02:55 2020. For additional details about this file, please refer to the WebTalk help file at D:/Software/vivado/Vivado/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 85.313 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 24 21:02:55 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 835.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 835.531 ; gain = 0.000
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/dataMem}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 857.586 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:101]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 857.586 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:101]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 857.586 ; gain = 0.000
run 10 us
run 10 us
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v] -no_script -reset -force -quiet
remove_files  E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v] -no_script -reset -force -quiet
remove_files  E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v
export_ip_user_files -of_objects  [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v] -no_script -reset -force -quiet
remove_files  E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v
export_ip_user_files -of_objects  [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_pll E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll.xci
INFO: [Project 1-386] Moving file 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll.xci' from fileset 'clk_pll' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -reset -force -quiet
remove_files  -fileset data_ram E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram.xci
INFO: [Project 1-386] Moving file 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram.xci' from fileset 'data_ram' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -reset -force -quiet
remove_files  -fileset inst_ram E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram.xci
INFO: [Project 1-386] Moving file 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram.xci' from fileset 'inst_ram' to fileset 'sources_1'.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v
update_compile_order -fileset sim_1
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:70]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 70 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:74]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:118]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:119]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:155]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:156]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:172]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 156 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 155 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 157 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:226]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:234]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:235]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 226 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 234 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 235 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:273]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:274]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 273 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:281]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 274 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:282]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 275 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 277 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 119 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:289]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 118 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:290]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 857.754 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:118]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:252]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:278]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Sep 24 21:17:19 2020. For additional details about this file, please refer to the WebTalk help file at D:/Software/vivado/Vivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 24 21:17:19 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 857.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
running
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 857.754 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/cpu/dataMem}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 857.754 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:70]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 70 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:74]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:118]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:119]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:155]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:156]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:172]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 156 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 155 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 157 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:226]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:234]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:235]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 226 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 234 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 235 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:273]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:274]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 273 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:281]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 274 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:282]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 275 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 277 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 119 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:289]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 118 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:290]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 857.754 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 857.754 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:118]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:252]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:278]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 857.754 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:242]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:250]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:295]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 291 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:299]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 295 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:307]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 857.754 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <led_num> not found while processing module instance <led> [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:255]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 857.754 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:242]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:250]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:295]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 291 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:299]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 295 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:307]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 857.754 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
running
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 857.754 ; gain = 0.000
run 10 us
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/cpu/dataMem}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/cpu/led/tube_n}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/cpu/led/anode_n}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 880.344 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/cpu/led/show}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/cpu/led/flag2}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:242]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:250]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:295]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 291 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:299]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 295 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:307]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 880.344 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 880.344 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 880.344 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/cpu/led/clkdiv}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/cpu/led/_count}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:112]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 880.344 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 880.344 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: top_module
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
WARNING: [Synth 8-6901] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
WARNING: [Synth 8-992] instD is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
WARNING: [Synth 8-992] C1E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [Synth 8-992] C3E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [Synth 8-992] MemtoRegE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [Synth 8-992] MemWriteE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [Synth 8-992] RegWriteE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [Synth 8-992] CAE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [Synth 8-992] CBE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [Synth 8-992] RD1E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [Synth 8-992] RD2E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [Synth 8-992] WriteRegE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [Synth 8-992] immeextendE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [Synth 8-992] PCPlus4E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [Synth 8-992] jmpaddrE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [Synth 8-992] jalE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
WARNING: [Synth 8-992] RegWriteM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:242]
WARNING: [Synth 8-992] MemtoRegM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [Synth 8-992] WriteRegM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
WARNING: [Synth 8-992] jalM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:250]
WARNING: [Synth 8-992] MemtoRegW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:299]
WARNING: [Synth 8-992] aluoutW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [Synth 8-992] MemReadDataW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [Synth 8-992] jalW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [Synth 8-992] mux5 is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:307]
WARNING: [Synth 8-992] mux7 is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1366.145 ; gain = 229.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'getInst' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v:3]
INFO: [Synth 8-6157] synthesizing module 'jmpPause' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v:50]
INFO: [Synth 8-6155] done synthesizing module 'jmpPause' (2#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v:50]
ERROR: [Synth 8-439] module 'instMem' not found [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:53]
ERROR: [Synth 8-6156] failed synthesizing module 'getInst' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1414.727 ; gain = 278.512
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 26 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: top_module
WARNING: [Synth 8-6901] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
WARNING: [Synth 8-992] instD is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
WARNING: [Synth 8-992] C1E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [Synth 8-992] C3E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [Synth 8-992] MemtoRegE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [Synth 8-992] MemWriteE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [Synth 8-992] RegWriteE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [Synth 8-992] CAE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [Synth 8-992] CBE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [Synth 8-992] RD1E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [Synth 8-992] RD2E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [Synth 8-992] WriteRegE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [Synth 8-992] immeextendE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [Synth 8-992] PCPlus4E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [Synth 8-992] jmpaddrE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [Synth 8-992] jalE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
WARNING: [Synth 8-992] RegWriteM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:242]
WARNING: [Synth 8-992] MemtoRegM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [Synth 8-992] WriteRegM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
WARNING: [Synth 8-992] jalM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:250]
WARNING: [Synth 8-992] MemtoRegW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:299]
WARNING: [Synth 8-992] aluoutW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [Synth 8-992] MemReadDataW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [Synth 8-992] jalW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [Synth 8-992] mux5 is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:307]
WARNING: [Synth 8-992] mux7 is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1414.727 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'getInst' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v:3]
INFO: [Synth 8-6157] synthesizing module 'jmpPause' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v:50]
INFO: [Synth 8-6155] done synthesizing module 'jmpPause' (2#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v:50]
INFO: [Synth 8-6157] synthesizing module 'instMem' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:3]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'instMem' (3#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:3]
WARNING: [Synth 8-6104] Input port 'inst_sram_rdata' has an internal driver [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:55]
WARNING: [Synth 8-7023] instance 'imem' of module 'instMem' has 3 connections declared, but only 2 given [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:53]
INFO: [Synth 8-6157] synthesizing module 'rawPause' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v:80]
INFO: [Synth 8-6155] done synthesizing module 'rawPause' (4#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v:80]
INFO: [Synth 8-6155] done synthesizing module 'getInst' (5#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:3]
INFO: [Synth 8-6157] synthesizing module 'blockA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:3]
WARNING: [Synth 8-5788] Register _PCPlus_reg in module blockA is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:19]
WARNING: [Synth 8-5788] Register _inst_reg in module blockA is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:20]
INFO: [Synth 8-6155] done synthesizing module 'blockA' (6#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:3]
INFO: [Synth 8-6157] synthesizing module 'control' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (7#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_heap' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v:3]
INFO: [Synth 8-6155] done synthesizing module 'register_heap' (8#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'WA' does not match port width (5) of module 'register_heap' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
WARNING: [Synth 8-7023] instance 'register' of module 'register_heap' has 10 connections declared, but only 9 given [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:112]
INFO: [Synth 8-6157] synthesizing module 'signExtend' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'signExtend' (9#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v:3]
INFO: [Synth 8-6157] synthesizing module 'blockB' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'blockB' (10#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'brUnit' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'brUnit' (12#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v:3]
INFO: [Synth 8-6157] synthesizing module 'blockC' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'blockC' (13#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'PCPlus4M' does not match port width (32) of module 'blockC' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
INFO: [Synth 8-6157] synthesizing module 'led_num' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:3]
	Parameter zero bound to: 8'b00111111 
	Parameter one bound to: 8'b00000110 
	Parameter two bound to: 8'b01011011 
	Parameter three bound to: 8'b01001111 
	Parameter four bound to: 8'b01100110 
	Parameter five bound to: 8'b01101101 
	Parameter six bound to: 8'b01111101 
	Parameter seven bound to: 8'b00000111 
	Parameter eight bound to: 8'b01111111 
	Parameter nine bound to: 8'b01101111 
INFO: [Synth 8-155] case statement is not full and has no default [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:103]
ERROR: [Synth 8-91] ambiguous clock in event control [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:100]
ERROR: [Synth 8-6156] failed synthesizing module 'led_num' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1430.422 ; gain = 15.695
---------------------------------------------------------------------------------
RTL Elaboration failed
30 Infos, 133 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: top_module
WARNING: [Synth 8-6901] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
WARNING: [Synth 8-992] instD is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
WARNING: [Synth 8-992] C1E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [Synth 8-992] C3E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [Synth 8-992] MemtoRegE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [Synth 8-992] MemWriteE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [Synth 8-992] RegWriteE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [Synth 8-992] CAE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [Synth 8-992] CBE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [Synth 8-992] RD1E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [Synth 8-992] RD2E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [Synth 8-992] WriteRegE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [Synth 8-992] immeextendE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [Synth 8-992] PCPlus4E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [Synth 8-992] jmpaddrE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [Synth 8-992] jalE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
WARNING: [Synth 8-992] RegWriteM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:242]
WARNING: [Synth 8-992] MemtoRegM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [Synth 8-992] WriteRegM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
WARNING: [Synth 8-992] jalM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:250]
WARNING: [Synth 8-992] MemtoRegW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:299]
WARNING: [Synth 8-992] aluoutW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [Synth 8-992] MemReadDataW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [Synth 8-992] jalW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [Synth 8-992] mux5 is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:307]
WARNING: [Synth 8-992] mux7 is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1430.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'getInst' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v:3]
INFO: [Synth 8-6157] synthesizing module 'jmpPause' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v:50]
INFO: [Synth 8-6155] done synthesizing module 'jmpPause' (2#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v:50]
INFO: [Synth 8-6157] synthesizing module 'instMem' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:3]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'instMem' (3#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:3]
WARNING: [Synth 8-6104] Input port 'inst_sram_rdata' has an internal driver [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:55]
INFO: [Synth 8-6157] synthesizing module 'rawPause' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v:80]
INFO: [Synth 8-6155] done synthesizing module 'rawPause' (4#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v:80]
INFO: [Synth 8-6155] done synthesizing module 'getInst' (5#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:3]
INFO: [Synth 8-6157] synthesizing module 'blockA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:3]
WARNING: [Synth 8-5788] Register _PCPlus_reg in module blockA is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:19]
WARNING: [Synth 8-5788] Register _inst_reg in module blockA is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:20]
INFO: [Synth 8-6155] done synthesizing module 'blockA' (6#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:3]
INFO: [Synth 8-6157] synthesizing module 'control' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (7#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_heap' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v:3]
INFO: [Synth 8-6155] done synthesizing module 'register_heap' (8#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'WA' does not match port width (5) of module 'register_heap' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
WARNING: [Synth 8-7023] instance 'register' of module 'register_heap' has 10 connections declared, but only 9 given [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:112]
INFO: [Synth 8-6157] synthesizing module 'signExtend' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'signExtend' (9#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v:3]
INFO: [Synth 8-6157] synthesizing module 'blockB' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'blockB' (10#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'brUnit' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'brUnit' (12#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v:3]
INFO: [Synth 8-6157] synthesizing module 'blockC' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'blockC' (13#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'PCPlus4M' does not match port width (32) of module 'blockC' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
INFO: [Synth 8-6157] synthesizing module 'led_num' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:3]
	Parameter zero bound to: 8'b00111111 
	Parameter one bound to: 8'b00000110 
	Parameter two bound to: 8'b01011011 
	Parameter three bound to: 8'b01001111 
	Parameter four bound to: 8'b01100110 
	Parameter five bound to: 8'b01101101 
	Parameter six bound to: 8'b01111101 
	Parameter seven bound to: 8'b00000111 
	Parameter eight bound to: 8'b01111111 
	Parameter nine bound to: 8'b01101111 
INFO: [Synth 8-155] case statement is not full and has no default [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:103]
ERROR: [Synth 8-91] ambiguous clock in event control [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:100]
ERROR: [Synth 8-6156] failed synthesizing module 'led_num' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1434.215 ; gain = 3.793
---------------------------------------------------------------------------------
RTL Elaboration failed
30 Infos, 132 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: top_module
WARNING: [Synth 8-6901] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
WARNING: [Synth 8-992] instD is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
WARNING: [Synth 8-992] C1E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [Synth 8-992] C3E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [Synth 8-992] MemtoRegE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [Synth 8-992] MemWriteE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [Synth 8-992] RegWriteE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [Synth 8-992] CAE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [Synth 8-992] CBE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [Synth 8-992] RD1E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [Synth 8-992] RD2E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [Synth 8-992] WriteRegE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [Synth 8-992] immeextendE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [Synth 8-992] PCPlus4E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [Synth 8-992] jmpaddrE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [Synth 8-992] jalE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
WARNING: [Synth 8-992] RegWriteM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:242]
WARNING: [Synth 8-992] MemtoRegM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [Synth 8-992] WriteRegM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
WARNING: [Synth 8-992] jalM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:250]
WARNING: [Synth 8-992] MemtoRegW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:299]
WARNING: [Synth 8-992] aluoutW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [Synth 8-992] MemReadDataW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [Synth 8-992] jalW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [Synth 8-992] mux5 is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:307]
WARNING: [Synth 8-992] mux7 is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.797 ; gain = 19.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'getInst' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v:3]
INFO: [Synth 8-6157] synthesizing module 'jmpPause' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v:50]
INFO: [Synth 8-6155] done synthesizing module 'jmpPause' (2#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v:50]
INFO: [Synth 8-6157] synthesizing module 'instMem' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:3]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'instMem' (3#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:3]
WARNING: [Synth 8-6104] Input port 'inst_sram_rdata' has an internal driver [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:55]
INFO: [Synth 8-6157] synthesizing module 'rawPause' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v:80]
INFO: [Synth 8-6155] done synthesizing module 'rawPause' (4#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v:80]
INFO: [Synth 8-6155] done synthesizing module 'getInst' (5#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:3]
INFO: [Synth 8-6157] synthesizing module 'blockA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:3]
WARNING: [Synth 8-5788] Register _PCPlus_reg in module blockA is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:19]
WARNING: [Synth 8-5788] Register _inst_reg in module blockA is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:20]
INFO: [Synth 8-6155] done synthesizing module 'blockA' (6#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:3]
INFO: [Synth 8-6157] synthesizing module 'control' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (7#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_heap' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v:3]
INFO: [Synth 8-6155] done synthesizing module 'register_heap' (8#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'WA' does not match port width (5) of module 'register_heap' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
WARNING: [Synth 8-7023] instance 'register' of module 'register_heap' has 10 connections declared, but only 9 given [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:112]
INFO: [Synth 8-6157] synthesizing module 'signExtend' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'signExtend' (9#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v:3]
INFO: [Synth 8-6157] synthesizing module 'blockB' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'blockB' (10#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'brUnit' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'brUnit' (12#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v:3]
INFO: [Synth 8-6157] synthesizing module 'blockC' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'blockC' (13#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'PCPlus4M' does not match port width (32) of module 'blockC' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
INFO: [Synth 8-6157] synthesizing module 'led_num' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:3]
	Parameter zero bound to: 8'b00111111 
	Parameter one bound to: 8'b00000110 
	Parameter two bound to: 8'b01011011 
	Parameter three bound to: 8'b01001111 
	Parameter four bound to: 8'b01100110 
	Parameter five bound to: 8'b01101101 
	Parameter six bound to: 8'b01111101 
	Parameter seven bound to: 8'b00000111 
	Parameter eight bound to: 8'b01111111 
	Parameter nine bound to: 8'b01101111 
INFO: [Synth 8-155] case statement is not full and has no default [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:103]
ERROR: [Synth 8-91] ambiguous clock in event control [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:100]
ERROR: [Synth 8-6156] failed synthesizing module 'led_num' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1458.797 ; gain = 19.406
---------------------------------------------------------------------------------
RTL Elaboration failed
30 Infos, 132 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: top_module
WARNING: [Synth 8-6901] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
WARNING: [Synth 8-992] instD is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
WARNING: [Synth 8-992] C1E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [Synth 8-992] C3E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [Synth 8-992] MemtoRegE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [Synth 8-992] MemWriteE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [Synth 8-992] RegWriteE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [Synth 8-992] CAE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [Synth 8-992] CBE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [Synth 8-992] RD1E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [Synth 8-992] RD2E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [Synth 8-992] WriteRegE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [Synth 8-992] immeextendE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [Synth 8-992] PCPlus4E is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [Synth 8-992] jmpaddrE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [Synth 8-992] jalE is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
WARNING: [Synth 8-992] RegWriteM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:242]
WARNING: [Synth 8-992] MemtoRegM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [Synth 8-992] WriteRegM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
WARNING: [Synth 8-992] jalM is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:250]
WARNING: [Synth 8-992] MemtoRegW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:299]
WARNING: [Synth 8-992] aluoutW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [Synth 8-992] MemReadDataW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [Synth 8-992] jalW is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [Synth 8-992] mux5 is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:307]
WARNING: [Synth 8-992] mux7 is already implicitly declared earlier [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1458.805 ; gain = 0.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'getInst' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v:3]
INFO: [Synth 8-6157] synthesizing module 'jmpPause' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v:50]
INFO: [Synth 8-6155] done synthesizing module 'jmpPause' (2#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v:50]
INFO: [Synth 8-6157] synthesizing module 'instMem' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:3]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
WARNING: [Synth 8-3848] Net imem in module/entity instMem does not have driver. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:9]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'instMem' (3#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v:3]
WARNING: [Synth 8-6104] Input port 'inst_sram_rdata' has an internal driver [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:55]
INFO: [Synth 8-6157] synthesizing module 'rawPause' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v:80]
INFO: [Synth 8-6155] done synthesizing module 'rawPause' (4#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v:80]
INFO: [Synth 8-6155] done synthesizing module 'getInst' (5#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v:3]
INFO: [Synth 8-6157] synthesizing module 'blockA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:3]
WARNING: [Synth 8-5788] Register _PCPlus_reg in module blockA is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:19]
WARNING: [Synth 8-5788] Register _inst_reg in module blockA is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:20]
INFO: [Synth 8-6155] done synthesizing module 'blockA' (6#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v:3]
INFO: [Synth 8-6157] synthesizing module 'control' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (7#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_heap' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v:3]
INFO: [Synth 8-6155] done synthesizing module 'register_heap' (8#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'WA' does not match port width (5) of module 'register_heap' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
WARNING: [Synth 8-7023] instance 'register' of module 'register_heap' has 10 connections declared, but only 9 given [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:112]
INFO: [Synth 8-6157] synthesizing module 'signExtend' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'signExtend' (9#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v:3]
INFO: [Synth 8-6157] synthesizing module 'blockB' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'blockB' (10#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'brUnit' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'brUnit' (12#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v:3]
INFO: [Synth 8-6157] synthesizing module 'blockC' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'blockC' (13#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'PCPlus4M' does not match port width (32) of module 'blockC' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
INFO: [Synth 8-6157] synthesizing module 'led_num' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:3]
	Parameter zero bound to: 8'b00111111 
	Parameter one bound to: 8'b00000110 
	Parameter two bound to: 8'b01011011 
	Parameter three bound to: 8'b01001111 
	Parameter four bound to: 8'b01100110 
	Parameter five bound to: 8'b01101101 
	Parameter six bound to: 8'b01111101 
	Parameter seven bound to: 8'b00000111 
	Parameter eight bound to: 8'b01111111 
	Parameter nine bound to: 8'b01101111 
INFO: [Synth 8-155] case statement is not full and has no default [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:103]
WARNING: [Synth 8-5788] Register show_reg in module led_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:88]
WARNING: [Synth 8-5788] Register anode_n_reg in module led_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:89]
INFO: [Synth 8-6155] done synthesizing module 'led_num' (14#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:3]
INFO: [Synth 8-6157] synthesizing module 'dataMem' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v:3]
INFO: [Synth 8-3876] $readmem data file 'E:/data.txt' is read successfully [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v:18]
WARNING: [Synth 8-4767] Trying to implement RAM 'dmem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dmem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'dataMem' (15#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'WE' does not match port width (1) of module 'dataMem' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:268]
INFO: [Synth 8-6157] synthesizing module 'blockD' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v:3]
INFO: [Synth 8-6155] done synthesizing module 'blockD' (16#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'PCPlus4W' does not match port width (32) of module 'blockD' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (17#1) [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:3]
WARNING: [Synth 8-3331] design dataMem has unconnected port rst
WARNING: [Synth 8-3331] design dataMem has unconnected port A[31]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[30]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[29]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[28]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[27]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[26]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[25]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[24]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[23]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[22]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[21]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[20]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[19]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[18]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[17]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[16]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[15]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[14]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[13]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[12]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[11]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[10]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[9]
WARNING: [Synth 8-3331] design dataMem has unconnected port A[8]
WARNING: [Synth 8-3331] design brUnit has unconnected port j_instr_index[25]
WARNING: [Synth 8-3331] design brUnit has unconnected port j_instr_index[24]
WARNING: [Synth 8-3331] design brUnit has unconnected port j_instr_index[23]
WARNING: [Synth 8-3331] design brUnit has unconnected port j_instr_index[22]
WARNING: [Synth 8-3331] design brUnit has unconnected port j_instr_index[21]
WARNING: [Synth 8-3331] design brUnit has unconnected port j_instr_index[20]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[31]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[30]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[29]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[28]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[27]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[26]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[25]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[24]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[23]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[22]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[21]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[20]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[19]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[18]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[17]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[16]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[15]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[14]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[13]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[12]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[11]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[10]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[9]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[8]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[7]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[6]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[5]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[4]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[3]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[2]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[1]
WARNING: [Synth 8-3331] design register_heap has unconnected port pc4[0]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[31]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[30]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[29]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[28]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[27]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[26]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[25]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[24]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[23]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[22]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[21]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[20]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[19]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[18]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[17]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[16]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[15]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[14]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[13]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[12]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[11]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[10]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[9]
WARNING: [Synth 8-3331] design instMem has unconnected port PC_ADDR[8]
WARNING: [Synth 8-3331] design jmpPause has unconnected port rawflag
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1493.406 ; gain = 34.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1516.172 ; gain = 57.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1516.172 ; gain = 57.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1516.172 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc]
WARNING: [Vivado 12-584] No ports matched 'digital_cs[7]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[6]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[5]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[4]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[3]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[2]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[1]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[0]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[7]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[6]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[5]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[4]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[3]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[2]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[1]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_cs[0]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[6]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[5]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[4]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[3]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[2]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[1]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[0]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[6]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[5]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[4]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[3]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[2]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[1]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num0[0]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[6]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[5]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[4]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[3]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[2]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[1]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[0]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[6]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[5]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[4]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[3]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[2]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[1]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digital_num1[0]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[7]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[7]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resetn'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resetn'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'down_btn_key'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'left_btn_key'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mid_btn_key'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'right_btn_key'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'up_btn_key'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'right_btn_key'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'left_btn_key'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'down_btn_key'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mid_btn_key'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'up_btn_key'. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1639.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1639.852 ; gain = 181.055
40 Infos, 313 Warnings, 88 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1639.852 ; gain = 181.055
place_ports addbtn R15
set_property IOSTANDARD LVCMOS33 [get_ports [list addbtn]]
save_constraints
place_ports rst P15
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
place_ports {anode_n[1]} C2
place_ports {anode_n[0]} G2
set_property IOSTANDARD LVCMOS33 [get_ports [list {anode_n[1]} {anode_n[0]}]]
save_constraints
place_ports {tube_n[7]} D5
place_ports {tube_n[6]} B2
place_ports {tube_n[5]} B3
place_ports {tube_n[4]} A1
place_ports {tube_n[3]} B1
place_ports {tube_n[2]} A3
place_ports {tube_n[1]} A4
place_ports {tube_n[0]} B4
set_property IOSTANDARD LVCMOS33 [get_ports [list {tube_n[7]} {tube_n[6]} {tube_n[5]} {tube_n[4]} {tube_n[3]} {tube_n[2]} {tube_n[1]} {tube_n[0]}]]
save_constraints
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:242]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:250]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:295]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 291 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:299]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 295 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:307]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1639.852 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
running
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1639.852 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/cpu/dataMem}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:242]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:250]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:295]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 291 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:299]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 295 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:307]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1639.852 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1639.852 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1639.852 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/cpu/getinst/imem}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:242]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:250]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:295]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 291 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:299]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 295 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:307]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1639.852 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1639.852 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1639.852 ; gain = 0.000
run 10 us
run 10 us
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:242]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:250]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:295]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 291 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:299]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 295 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:307]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1639.852 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1639.852 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1639.852 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:242]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:244]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:247]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:250]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:295]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 291 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:299]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 295 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:307]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1639.852 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1639.852 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1639.852 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
launch_runs synth_1 -jobs 4
[Thu Sep 24 23:50:29 2020] Launched synth_1...
Run output will be captured here: E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Sep 24 23:52:33 2020] Launched impl_1...
Run output will be captured here: E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Sep 24 23:59:52 2020] Launched synth_1...
Run output will be captured here: E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1/runme.log
[Thu Sep 24 23:59:52 2020] Launched impl_1...
Run output will be captured here: E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Sep 25 00:05:26 2020] Launched synth_1...
Run output will be captured here: E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1/runme.log
[Fri Sep 25 00:05:26 2020] Launched impl_1...
Run output will be captured here: E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 25 00:09:29 2020] Launched impl_1...
Run output will be captured here: E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.547 ; gain = 1.820
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2781.148 ; gain = 1078.602
set_property PROGRAM.FILE {E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:245]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:248]
WARNING: [VRFC 10-2938] 'PCPlus4M' is already implicitly declared on line 239 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:251]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:294]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 294 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 296 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:303]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.695 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:297]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
running
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2924.695 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu/dataMem}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:245]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:248]
WARNING: [VRFC 10-2938] 'PCPlus4M' is already implicitly declared on line 239 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:251]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:294]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 294 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 296 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:303]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.695 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.695 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:297]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2924.695 ; gain = 0.000
run 10 us
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu/register/gpr}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:245]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:248]
WARNING: [VRFC 10-2938] 'PCPlus4M' is already implicitly declared on line 239 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:251]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:294]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 294 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 296 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:303]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.695 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.695 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:297]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2924.695 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu/BLOCKA/_inst}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:245]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:248]
WARNING: [VRFC 10-2938] 'PCPlus4M' is already implicitly declared on line 239 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:251]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:294]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 294 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 296 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:303]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.695 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.695 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:297]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2924.695 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:245]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:248]
WARNING: [VRFC 10-2938] 'PCPlus4M' is already implicitly declared on line 239 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:251]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:294]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 294 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 296 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:303]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.695 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.695 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:297]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2924.695 ; gain = 0.000
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 25 00:53:08 2020] Launched synth_1...
Run output will be captured here: E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1/runme.log
[Fri Sep 25 00:53:08 2020] Launched impl_1...
Run output will be captured here: E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:245]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:248]
WARNING: [VRFC 10-2938] 'PCPlus4M' is already implicitly declared on line 239 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:251]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:294]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 294 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 296 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:303]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3003.805 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3003.805 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:297]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3003.832 ; gain = 0.102
run all
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu/getinst/jp/pause_flag}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/cpu/getinst/rawpause/pause_flag}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:245]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:248]
WARNING: [VRFC 10-2938] 'PCPlus4M' is already implicitly declared on line 239 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:251]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:294]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:296]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 292 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:300]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 294 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 296 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:303]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:308]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:309]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3003.832 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3003.832 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:297]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3003.832 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 01:11:54 2020...
