
*** Running vivado
    with args -log fpga_fir_sup_ip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_fir_sup_ip_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fpga_fir_sup_ip_0_1.tcl -notrace
Command: synth_design -top fpga_fir_sup_ip_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 479.109 ; gain = 95.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_fir_sup_ip_0_1' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_fir_sup_ip_0_1/synth/fpga_fir_sup_ip_0_1.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'fir_sup_ip_v1_0' declared at 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0.vhd:5' bound to instance 'U0' of component 'fir_sup_ip_v1_0' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_fir_sup_ip_0_1/synth/fpga_fir_sup_ip_0_1.vhd:148]
INFO: [Synth 8-638] synthesizing module 'fir_sup_ip_v1_0' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'fir_sup_ip_v1_0_S00_AXI' declared at 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0_S00_AXI.vhd:5' bound to instance 'fir_sup_ip_v1_0_S00_AXI_inst' of component 'fir_sup_ip_v1_0_S00_AXI' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'fir_sup_ip_v1_0_S00_AXI' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0_S00_AXI.vhd:244]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0_S00_AXI.vhd:411]
WARNING: [Synth 8-614] signal 'output' is read in the process but is not in the sensitivity list [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0_S00_AXI.vhd:406]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fir_filter' declared at 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/fir_filter.vhd:5' bound to instance 'fir' of component 'fir_filter' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0_S00_AXI.vhd:454]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/fir_filter.vhd:17]
	Parameter data_width bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'control_unit' declared at 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/control_unit.vhd:5' bound to instance 'cu' of component 'control_unit' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/fir_filter.vhd:76]
INFO: [Synth 8-638] synthesizing module 'control_unit' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/control_unit.vhd:16]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/control_unit.vhd:16]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mlab_ram' declared at 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/ram.vhd:5' bound to instance 'ram' of component 'mlab_ram' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/fir_filter.vhd:89]
INFO: [Synth 8-638] synthesizing module 'mlab_ram' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/ram.vhd:18]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mlab_ram' (2#1) [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/ram.vhd:18]
	Parameter coeff_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mlab_rom' declared at 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/rom.vhd:6' bound to instance 'rom' of component 'mlab_rom' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/fir_filter.vhd:98]
INFO: [Synth 8-638] synthesizing module 'mlab_rom' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/rom.vhd:17]
	Parameter coeff_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mlab_rom' (3#1) [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/rom.vhd:17]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mac' declared at 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/mac.vhd:7' bound to instance 'mac_comp' of component 'mac' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/fir_filter.vhd:105]
INFO: [Synth 8-638] synthesizing module 'mac' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/mac.vhd:19]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mac' (4#1) [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/mac.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (5#1) [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/fir_filter.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0_S00_AXI.vhd:234]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0_S00_AXI.vhd:235]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0_S00_AXI.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'fir_sup_ip_v1_0_S00_AXI' (6#1) [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'fir_sup_ip_v1_0' (7#1) [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/hdl/fir_sup_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'fpga_fir_sup_ip_0_1' (8#1) [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_fir_sup_ip_0_1/synth/fpga_fir_sup_ip_0_1.vhd:82]
WARNING: [Synth 8-3331] design fir_sup_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design fir_sup_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design fir_sup_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design fir_sup_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design fir_sup_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design fir_sup_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 534.379 ; gain = 150.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 534.379 ; gain = 150.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 534.379 ; gain = 150.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 839.992 ; gain = 2.461
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 839.992 ; gain = 455.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 839.992 ; gain = 455.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 839.992 ; gain = 455.977
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_reg' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/control_unit.vhd:90]
WARNING: [Synth 8-327] inferring latch for variable 'ram_addr_reg' [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ipshared/b0a8/src/control_unit.vhd:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 839.992 ; gain = 455.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               19 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mlab_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mlab_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module fir_filter 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module fir_sup_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design fpga_fir_sup_ip_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design fpga_fir_sup_ip_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design fpga_fir_sup_ip_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design fpga_fir_sup_ip_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design fpga_fir_sup_ip_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design fpga_fir_sup_ip_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/fir_sup_ip_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module fpga_fir_sup_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module fpga_fir_sup_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fir_sup_ip_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module fpga_fir_sup_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module fpga_fir_sup_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module fpga_fir_sup_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module fpga_fir_sup_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module fpga_fir_sup_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]) is unused and will be removed from module fpga_fir_sup_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]) is unused and will be removed from module fpga_fir_sup_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]) is unused and will be removed from module fpga_fir_sup_ip_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 839.992 ; gain = 455.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------+-------------------------------------------------+-----------+----------------------+----------------+
|Module Name         | RTL Object                                      | Inference | Size (Depth x Width) | Primitives     | 
+--------------------+-------------------------------------------------+-----------+----------------------+----------------+
|fpga_fir_sup_ip_0_1 | U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
+--------------------+-------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 856.750 ; gain = 472.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 857.125 ; gain = 473.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------+-------------------------------------------------+-----------+----------------------+----------------+
|Module Name         | RTL Object                                      | Inference | Size (Depth x Width) | Primitives     | 
+--------------------+-------------------------------------------------+-----------+----------------------+----------------+
|fpga_fir_sup_ip_0_1 | U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/ram/RAM_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
+--------------------+-------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 878.469 ; gain = 494.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 878.469 ; gain = 494.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 878.469 ; gain = 494.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 878.469 ; gain = 494.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 878.469 ; gain = 494.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 878.469 ; gain = 494.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 878.469 ; gain = 494.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |     4|
|3     |LUT2     |    26|
|4     |LUT3     |    19|
|5     |LUT4     |    20|
|6     |LUT5     |    55|
|7     |LUT6     |    78|
|8     |MUXF7    |    20|
|9     |RAM16X1S |     8|
|10    |FDCE     |    19|
|11    |FDRE     |   277|
|12    |FDSE     |     3|
|13    |LDC      |     3|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   540|
|2     |  U0                             |fir_sup_ip_v1_0         |   540|
|3     |    fir_sup_ip_v1_0_S00_AXI_inst |fir_sup_ip_v1_0_S00_AXI |   540|
|4     |      fir                        |fir_filter              |   223|
|5     |        cu                       |control_unit            |    64|
|6     |        mac_comp                 |mac                     |    24|
|7     |        ram                      |mlab_ram                |    33|
|8     |        rom                      |mlab_rom                |    45|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 878.469 ; gain = 494.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 878.469 ; gain = 188.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 878.469 ; gain = 494.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LDC => LDCE: 3 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 878.469 ; gain = 505.980
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.runs/fpga_fir_sup_ip_0_1_synth_1/fpga_fir_sup_ip_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_fir_sup_ip_0_1/fpga_fir_sup_ip_0_1.xci
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.runs/fpga_fir_sup_ip_0_1_synth_1/fpga_fir_sup_ip_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_fir_sup_ip_0_1_utilization_synth.rpt -pb fpga_fir_sup_ip_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 878.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 12 10:12:17 2023...
