<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Design Review Services</title>

    <!-- font family -->
    <link href="https://fonts.cdnfonts.com/css/intel-clear" rel="stylesheet">
    <!-- boootstap file -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- costom css file -->
    <link rel="stylesheet" href="/css/vivek.css">

    <!-- all.min file -->
    <link rel="stylesheet" href="/css/all.min.css">

</head>

<body>

    <main>
        <!-- header -->
        <div id="navbar"></div>
        <!-- nav path -->
        <div class="VK_design_reviews_nav p-2">
            <div class="row m-0 px-3">
                <ul class="m-0 p-0 list-unstyled d-flex">
                    <li>
                        <a href="" class="d-sm-inline-block d-block text-decoration-none px-2">
                            Design-in Tool Store
                        </a>
                    </li>
                    <li>
                        <strong>
                            <span class="d-inline-block"> / </span>
                            <span class="d-sm-inline-block d-block">
                                Printed Circuit Board Design Review Service
                            </span>
                        </strong>
                    </li>
                </ul>
            </div>
        </div>
        <!-- slider -->
        <div class="VK_design_review_slider">
            <div class="VK_ai_solution_container">
                <div class="row m-0 px-1">
                    <div class="col-xl-9 col-lg-8 col-11 my-3">
                        <div class="VK_review_slider_text text-white p-3">
                            <h1 class="VK_gai_heading mb-3">Printed Circuit Board Design Review Services</h1>
                            <p>
                                Accelerate the design cycles by having Intel review your circuit board schematics and
                                layout files.
                            </p>
                        </div>
                    </div>
                    <div class="col-xl-3 col-lg-4 col-12 my-3">
                        <div class="VK_review_slider_img ms-4">
                            <img src="/img/vivek/VK_review_img1.jpg" class="w-100" alt="">
                        </div>
                    </div>
                </div>
            </div>
        </div>
        <!-- navigation -->
        <div class="VK_design_review">
            <div class="VK_client_app_navigation VK_ai_navigation">
                <div class="d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                    <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                        <li>
                            <a href="#VK_design_review_proces" class="text-decoration-none d-block">
                                Review Process
                            </a>
                        </li>
                        <li>
                            <a href="#VK_design_schematic_review" class="text-decoration-none d-block VK_ai_nav_link">
                                Schematic Review
                            </a>
                        </li>
                        <li>
                            <a href="#VK_design_layout_service" class="text-decoration-none d-block VK_ai_nav_link">
                                Layout Review
                            </a>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
        <!-- all parent -->
        <div class="VK_design_service_parent mt-5">
            <div class="VK_ai_solution_container">
                <div class="row m-0 px-1">
                    <div class="col-md-9 col-12 px-sm-4">
                        <!-- analyze -->
                        <div class="VK_review_compilance">
                            <h2 class="text-center mb-5 VK_ai_ml_section_heading">
                                Analyze for Compliance
                            </h2>
                            <p>
                                Designing systems based on Intel silicon? Intel can analyze your printed circuit board
                                schematics and layout for compliance to Intel design guidelines. This service is
                                available to users with Intel® Resource & Documentation Center Developer Zone Premier
                                access. If you are not currently a Premier user, register now!
                            </p>
                            <div class="VK_review_compil_link text-center mb-4">
                                <a href=""
                                    class="text-center text-white VK_design_review_a text-decoration-none d-inline-block px-5 py-2">
                                    Become a Premier user
                                </a>
                            </div>
                            <div class="VK_design_compile_info">
                                <p class="mb-3">
                                    For pricing information, please request it to:
                                    <a href="" class="d-inline-block text-decoration-none VK_complie_info_a">
                                        TNT.Services@intel.com
                                    </a>
                                </p>
                                <p>
                                    <strong>
                                        If you have an Intel Representative assigned to your account
                                    </strong>
                                    - this may not be the right channel for you to submit a design review request.
                                    Please contact your Intel Representative for more information.
                                </p>
                            </div>
                        </div>
                        <!-- review process -->
                        <section id="VK_design_review_proces">
                            <div class="VK_design_review_process mt-5">
                                <h2 class="text-center mb-3 VK_ai_ml_section_heading">Review Process</h2>
                                <div class="VK_design_process_img">
                                    <img src="/img/vivek/VK_flow_chart.png" class="w-100" alt="">
                                </div>
                            </div>
                        </section>
                        <!-- schematic review -->
                        <section id="VK_design_schematic_review">
                            <div class="VK_design_schmatic pt-5">
                                <h2 class="text-center VK_ai_ml_section_heading">
                                    Schematic Review Service
                                </h2>
                                <div class="VK_dasign_schmatic_a text-center mt-4">
                                    <a href=""
                                        class="text-decoration-none text-white d-sm-inline-block VK_design_review_a d-block py-2 px-sm-5">
                                        Order Schematic Review Service
                                    </a>
                                </div>
                                <div class="VK_design_desc mt-3">
                                    <p>
                                        Intel Design Services Engineering provides a pin-by-pin check of the Intel
                                        components on a schematic for designs using Intel silicon. Detailed information
                                        about misconnected or unconnected pins, recommended circuits and component
                                        values,
                                        and voltage nets will be provided. Rules used in schematic reviews are developed
                                        from the Platform Design Guide, the Reference Platform, Intel product
                                        datasheets,
                                        and any relevant Intel-published Whitepapers. Reviews do not provided guidance
                                        on
                                        non-Intel components, except as they interact with Intel components and are
                                        defined
                                        in Intel specifications. Check the documentation section below for a sample
                                        violation report.
                                    </p>
                                    <p>
                                        Reviews are typically completed 7* business days after notification that
                                        submitted
                                        files have been verified and accepted for review.
                                    </p>
                                    <h3 class="my-3 VK_design_review_heading">
                                        Requirements:
                                    </h3>
                                    <ul>
                                        <li>
                                            Design must use Intel silicon such as CPU, SoC, FPGA, Ethernet, etc
                                        </li>
                                        <li>
                                            Searchable** PDF of the circuit board schematic in a non-hierarchical design
                                            format with reference designators assigned
                                        </li>
                                        <li>
                                            Board layout file matching the PDF schematic or an ISCF Netlist Extraction
                                            <ul class="VK_design_sub_list">
                                                <li>
                                                    See “Quick Start User Guide to Schematic Review” in the
                                                    documentation
                                                    section below for accepted file formats
                                                </li>
                                                <li>
                                                    Component placement and trace routing are not required
                                                </li>
                                            </ul>
                                        </li>
                                    </ul>
                                    <p>
                                        After completing the schematic review intake form, follow the instructions to
                                        complete payment.
                                    </p>
                                    <p>
                                        Intel Design-In Tools Store will send an email confirming the design review
                                        request
                                        and an invoice. An email from <a href=""
                                            class="d-inline-block text-decoration-none VK_complie_info_a">
                                            TNT.Services@intel.com
                                        </a> will be sent when the submitted files have been checked for readability.
                                        This
                                        email will contain the projected completion unless there were issues with the
                                        files.
                                        If there are issues with the files, then the email will contain further
                                        instructions. Upon completion of the review, an email will be sent from TNT
                                        Services
                                        with instructions on downloading the final violation report.
                                    </p>
                                    <div class="VK_design_documentation">
                                        <h4 class="VK_design_review_heading">Schematic Documentation</h4>
                                        <div class="row m-0 p-0">
                                            <div class="col-md-6 col-xl-4 col-12 my-3">
                                                <div class="VK_design_docx_a h-100">
                                                    <a href=""
                                                        class="d-inline-block VK_complie_info_a text-decoration-none">
                                                        Sample Schematic Violation Report
                                                    </a>
                                                </div>
                                            </div>
                                            <div class="col-md-6 col-xl-4 col-12 my-3">
                                                <div class="VK_design_docx_a h-100">
                                                    <a href=""
                                                        class="d-inline-block VK_complie_info_a text-decoration-none">
                                                        FPGA Schematic Review Submission Checklist
                                                    </a>
                                                </div>
                                            </div>
                                            <div class="col-md-6 col-xl-4 col-12 my-3">
                                                <div class="VK_design_docx_a h-100">
                                                    <a href=""
                                                        class="d-inline-block VK_complie_info_a text-decoration-none">
                                                        Quick Start User Guide to Schematic Review
                                                    </a>
                                                </div>
                                            </div>
                                            <div class="col-md-6 col-xl-4 col-12 my-3">
                                                <div class="VK_design_docx_a h-100">
                                                    <a href=""
                                                        class="d-inline-block VK_complie_info_a text-decoration-none">
                                                        How to Export .ISCF from Cadence OrCad 17.4
                                                    </a>
                                                </div>
                                            </div>
                                            <div class="col-md-6 col-xl-4 col-12 my-3">
                                                <div class="VK_design_docx_a h-100">
                                                    <a href=""
                                                        class="d-inline-block VK_complie_info_a text-decoration-none">
                                                        How to Export .ISCF from Cadence OrCad 17.2
                                                    </a>
                                                </div>
                                            </div>
                                            <div class="col-md-6 col-xl-4 col-12 my-3">
                                                <div class="VK_design_docx_a h-100">
                                                    <a href=""
                                                        class="d-inline-block VK_complie_info_a text-decoration-none">
                                                        How to Export ASCII files from Zuken Designs
                                                    </a>
                                                </div>
                                            </div>
                                            <div class="col-md-6 col-xl-4 col-12 my-3">
                                                <div class="VK_design_docx_a h-100">
                                                    <a href=""
                                                        class="d-inline-block VK_complie_info_a text-decoration-none">
                                                        Altium Designer File Requirements
                                                    </a>
                                                </div>
                                            </div>
                                        </div>
                                    </div>
                                </div>
                            </div>
                        </section>
                        <!-- layout review services  -->
                        <section id="VK_design_layout_service">
                            <div class="VK_design_layout mt-4">
                                <h2 class="VK_ai_ml_section_heading text-center">
                                    Layout Review Service
                                </h2>
                                <div class="VK_design_layout_a text-center my-3">
                                    <a href=""
                                        class="d-sm-inline-block d-block text-decoration-none text-white py-2 px-5 VK_design_review_a">
                                        Order Layout Review Service
                                    </a>
                                </div>
                                <div class="VK_layout_review">
                                    <p>
                                        Intel Design Services Engineering provides an analysis of the physical and
                                        electrical characteristics of an Intel-based board design. Rules used in layout
                                        reviews are developed from the Platform Design Guide, the Reference Platform,
                                        Intel
                                        product datasheets, and any relevant Intel-published Whitepapers. Reviews do not
                                        provided guidance on non-Intel components, except as they interact with Intel
                                        components and are defined in Intel specifications. Check the documentation
                                        section
                                        below for a sample violation report.
                                    </p>
                                    <p>
                                        Reviews are typically completed 10* business days after notification that
                                        submitted
                                        files have been verified and accepted.
                                    </p>
                                    <h4 class="VK_design_review_heading">
                                        Requirements:
                                    </h4>
                                    <ul>
                                        <li>
                                            Design must use Intel silicon such as CPU, SoC, FPGA, Ethernet, etc
                                        </li>
                                        <li>
                                            Complete board file with reference designators assigned, all traces routed
                                            (no
                                            rats), area fills flooded, and no shorts present in the design
                                            <ul class="VK_design_sub_list">
                                                <li>
                                                    see “Layout Review Submission Checklist” in the documentation
                                                    section
                                                    below for accepted file formats
                                                </li>
                                            </ul>
                                        </li>
                                        <li>
                                            Searchable** PDF schematic matching the board file
                                        </li>
                                        <li>
                                            Board stack-up with layer thickness, loss tangent, and dielectric constants
                                        </li>
                                        <li>
                                            Inside the board file, make sure the top and bottom dielectric layers are
                                            set to
                                            Soldermask
                                        </li>
                                    </ul>
                                    <p>
                                        After completing the layout review intake form, follow the instructions to
                                        complete
                                        payment.
                                    </p>
                                    <p>
                                        Intel Design-In Tools Store will send an email confirming the design review
                                        request
                                        and an invoice. An email from <a href=""
                                            class="d-inline-block text-decoration-none VK_complie_info_a">TNT.Services@intel.com</a>
                                        will be
                                        sent when the submitted files have been checked for readability. This
                                        email will contain the projected completion unless there were issues with the
                                        files.
                                        If there are issues with the files, then the email will contain further
                                        instructions. Upon completion of the review, an email will be sent from TNT
                                        Services
                                        with instructions on downloading the final violation report.
                                    </p>
                                    <h4 class="VK_design_review_heading">
                                        Layout Documentation
                                    </h4>
                                    <div class="row m-0 p-0">
                                        <div class="col-md-6 col-xl-4 col-12 my-3">
                                            <div class="VK_design_docx_a h-100">
                                                <a href=""
                                                    class="d-inline-block VK_complie_info_a text-decoration-none">
                                                    Sample Layout Violation Report
                                                </a>
                                            </div>
                                        </div>
                                        <div class="col-md-6 col-xl-4 col-12 my-3">
                                            <div class="VK_design_docx_a h-100">
                                                <a href=""
                                                    class="d-inline-block VK_complie_info_a text-decoration-none">
                                                    Layout Review Submission Checklist
                                                </a>
                                            </div>
                                        </div>
                                        <div class="col-md-6 col-xl-4 col-12 my-3">
                                            <div class="VK_design_docx_a h-100">
                                                <a href=""
                                                    class="d-inline-block VK_complie_info_a text-decoration-none">
                                                    How to Extract the Layout Violations Report
                                                </a>
                                            </div>
                                        </div>
                                        <div class="col-md-6 col-xl-4 col-12 my-3">
                                            <div class="VK_design_docx_a h-100">
                                                <a href=""
                                                    class="d-inline-block VK_complie_info_a text-decoration-none">
                                                    FPGA Layout Review Submission Checklist
                                                </a>
                                            </div>
                                        </div>
                                        <div class="col-md-6 col-xl-4 col-12 my-3">
                                            <div class="VK_design_docx_a h-100">
                                                <a href=""
                                                    class="d-inline-block VK_complie_info_a text-decoration-none">
                                                    How to Export ASCII files from Zuken Designs
                                                </a>
                                            </div>
                                        </div>
                                        <div class="col-md-6 col-xl-4 col-12 my-3">
                                            <div class="VK_design_docx_a h-100">
                                                <a href=""
                                                    class="d-inline-block VK_complie_info_a text-decoration-none">
                                                    How to Export ODB++ from Altium
                                                </a>
                                            </div>
                                        </div>
                                        <div class="col-md-6 col-xl-4 col-12 my-3">
                                            <div class="VK_design_docx_a h-100">
                                                <a href=""
                                                    class="d-inline-block VK_complie_info_a text-decoration-none">
                                                    How to Export ODB++ from Altium
                                                </a>
                                            </div>
                                        </div>
                                    </div>
                                </div>
                            </div>
                        </section>
                        <div class="VK_design_feedback mt-4 mb-5">
                            <h2 class="text-center VK_ai_ml_section_heading mb-4">
                                Request for Feedback
                            </h2>
                            <p>
                                Please submit any feedback or questions you have about our service. We will get back to
                                you within 1 business day.
                            </p>
                            <div class="VK_design_feedback_a text-center">
                                <a href=""
                                    class="text-decoration-none d-sm-inline-block d-block px-5 py-2 text-white VK_design_review_a">
                                    Feedback Request
                                </a>
                            </div>
                        </div>
                    </div>
                    <!-- right cell -->
                    <div class="col-md-3 col-12 mt-4">
                        <div class="VK_design_review_reso">
                            <div class="VK_review_reso_perent">
                                <div class="VK_review_reso_head">
                                    <h3>
                                        Resources
                                    </h3>
                                </div>
                                <div class="VK_review_reso_body">
                                    <h4>Account Support</h4>
                                    <p class="VK_review_body_text">
                                        Manage your Intel profile and settings, get account assistance, or apply for
                                        access to the Resource & Documentation Center.
                                    </p>
                                    <a href="" class="d-block text-decoration-none VK_reso_body_link">
                                        Contact us >
                                    </a>
                                    <a href="" class="d-block text-decoration-none VK_reso_body_link">
                                        Sign In >
                                    </a>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
        <!--  -->
        <section class="VK_design_service_content_info">
            <div class="VK_ai_solution_container">
                <div class="VK_design_service_info pt-5">
                    <div class="row m-0 px-1">
                        <div class="col">
                            <div class="VK_contact_inf">
                                <h4 class="VK_design_info_heading">
                                    Service and Contact Information
                                </h4>
                                <p class="VK_design_info_paragraph">
                                    *Multi-socket designs require longer review times.
                                    <br>
                                    **If Permissions to Restrict Editing are used to disable Changes, please enable
                                    Copying
                                    of
                                    Text, Images and other content. This will ensure the watermark is preserved, while
                                    allowing
                                    us to search the schematic manually by copying net names and pasing them in the
                                    Search
                                    window.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    Have questions? Intel product not listed?
                                </p>
                                <p class="VK_design_info_paragraph">
                                    Intel Employees (BB & GB) please request more information about schematic Reviews by
                                    contacting Carley Sinz.
                                </p>
                            </div>
                            <div class="VK_contact_inf">
                                <h4 class="VK_design_info_heading">
                                    Notes
                                </h4>
                                <p class="VK_design_info_paragraph">
                                    This service does not replace a customer’s in-house design review, nor is it a
                                    substitute for training in design or knowledge of basic Intel® architecture.
                                    Although Intel makes a good faith effort to find potential design problems, the
                                    customer remains responsible for the success of the design. The results of the
                                    design reviews are suggestions from Intel based on Intel’s experience and knowledge
                                    and may be accepted or rejected. Each company is ultimately responsible for
                                    determining the suitability of its own design and is responsible for the quality of
                                    its products. Intel makes no claims or guarantees that the Intel reviewers will find
                                    all defects, or that the design will function in accordance to the customer’s
                                    requirements. Neither does Intel accept responsibility for any impact to the
                                    customer’s project schedules.
                                </p>
                            </div>
                            <div class="VK_contact_inf">
                                <h4 class="VK_design_info_heading">
                                    Disclaimer
                                </h4>
                                <p class="VK_design_info_paragraph">
                                    "Feedback/Violations” means any suggestions, comments, corrections, or other
                                    information provided by Intel to Customer pursuant to the schematic and/or layout
                                    design review (PCB) conducted by Intel. Feedback is based on Intel's experience and
                                    knowledge. Customer is NOT obligated to accept the Feedback and is free to accept or
                                    reject it. Intel does not guarantee the workability or approve any design based on
                                    the Feedback. Intel is not responsible for any errors or omissions in the review or
                                    Feedback. Intel recommends having a signal integrity analysis, power integrity
                                    analysis and other required analysis to validate implementation of a design.
                                    Customer is solely responsible for implementing and dispositioning the Feedback
                                    after carefully considering the implications of doing so. Customer is ultimately
                                    responsible for determining the suitability of its design for its intended purposes
                                    and is solely responsible for the quality and security of its products.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    Intel will collect information from Customers on whether or not the Feedback was
                                    implemented and dispositioned but will not express any opinion on Customers’
                                    decisions. Intel will not review Customers’ designs for proper implementation.
                                    Customer will work with its designated Intel representative for clarification on
                                    Feedback, if required.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    Feedback is based on the latest Platform Design Guide (PDG) and component External
                                    Design Specification (EDS) available at the time of the review. Customer are advised
                                    to check their design against latest platform collaterals, including but not only
                                    limited to Message of the Week (MOW) updates, platform customer communications,
                                    platform collateral updates released from time to time, applicable sightings report,
                                    technical advisories or relevant specification updates. Intel assumes schematic
                                    designs to be in good order and free from all logical / connectivity errors when
                                    performing reviews of layout designs and will not review schematic designs in its
                                    review of layout designs. Intel assumes all prior Feedback has been implemented and
                                    dispositioned carefully in all subsequent design reviews and layout design reviews.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    Before finalizing or freezing the design for PCB fabrication, Customers are required
                                    to verify whether all platform related latest communications and collateral updates
                                    (PDG, EDS, MoW, Intel Reference Validation Platform (RVP, xEP), Ball map etc.) have
                                    been considered such that the latest changes that may affect system power on or
                                    intended functionality are incorporated. Intel may not be able to support design
                                    reviews at every stage of design maturity. As such, it is important for Customers to
                                    closely follow customer communications and collateral updates.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    Design reviews are limited to the main board where Intel devices are present, and do
                                    not include, without limitation, the following: (i) Daughter cards, sub-cards or add
                                    in cards, (ii) Signals on the other side of a connector, (iii) Customized Circuits,
                                    (iv) Connectors / Devices not referenced in the PDG/RVP, (v) topologies not covered
                                    by PDG, (vi) third party circuits and devices etc. Customers are advised to review
                                    complete design while paying attention to above listed items.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    Intel's guidance is to limit the devices connected to the SMBus and/or PMBus. For
                                    devices that need to be connected to the SMBus and/or PMBus, Intel’s guidance is to
                                    implement a mux or switch to isolate the devices or to implement password
                                    protection.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    In order to assess the actual impact of the impedance and trace spacing violations,
                                    it is recommended that customers use the Intel Platform Design Studio (iPDS) if
                                    available for the Intel component used. Results have been estimated or simulated
                                    using internal Intel analysis or architecture simulation or modeling and provided
                                    for informational purposes. Any differences in system hardware, software or
                                    configuration may affect actual power or performance. Cost reduction scenarios
                                    described are intended as examples of how a given Intel-based product, in the
                                    specified circumstances and configurations, may affect future costs and provide cost
                                    savings. Circumstances will vary. Intel does not guarantee any costs or cost
                                    reduction.
                                </p>
                            </div>
                            <div class="VK_contact_inf">
                                <h4 class="VK_design_info_heading">
                                    Legal Notices
                                </h4>
                                <p class="VK_design_info_paragraph">
                                    No product or component can be absolutely secure. Intel does not assume any
                                    liability for lost or stolen data or systems or any damages resulting from such
                                    losses. You may not use or facilitate the use of this document in connection with
                                    any infringement or other legal analysis concerning Intel products described herein.
                                    You agree to grant Intel a non-exclusive, royalty-free license to any patent claim
                                    thereafter drafted which includes subject matter disclosed herein.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. No
                                    license (express or implied, by estoppel or otherwise) to any intellectual property
                                    rights is granted by this document. Intel technologies may require enabled hardware,
                                    software or service activation. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS
                                    OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL
                                    DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL
                                    PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR
                                    PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER
                                    INTELLECTUAL PROPERTY RIGHT.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    Intel may make changes to specifications and product descriptions at any time,
                                    without notice. Designers must not rely on the absence or characteristics of any
                                    features or instructions marked 'reserved' or 'undefined.' Intel reserves these for
                                    future definition and shall have no responsibility whatsoever for conflicts or
                                    incompatibilities arising from future changes to them. Do not finalize a design with
                                    this information. For further clarification please contact your Intel
                                    Representative.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    The products described may contain design defects or errors known as errata which
                                    may cause the product to deviate from published specifications. Current
                                    characterized errata are available on request. Your costs and results may vary.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    Code names are used by Intel to identify products, technologies, or services that
                                    are in development and not publicly available. These are not "commercial" names and
                                    not intended to function as trademarks.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    Intel does not control or audit third-party data. You should consult other sources
                                    to evaluate accuracy.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    Copies of documents which have an order number and are referenced in this document
                                    may be obtained by calling 1-800-548-4725 or visiting
                                    www.intel.com/design/literature.htm. Contact your local Intel sales office or your
                                    distributor to obtain the latest specifications and before placing your product
                                    order.
                                </p>
                                <p class="VK_design_info_paragraph">
                                    © Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of
                                    Intel Corporation or its subsidiaries. Other names and brands may be claimed as the
                                    property of others.
                                </p>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>
        <!-- footer -->
        <div id="footer"></div>
    </main>

    <!---------------- Javascript Files ---------------->

    <!-- bootstrap js file -->
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM"
        crossorigin="anonymous"></script>

    <!-- costom js file -->
    <script src="/js/vivek.js"></script>

    <!-- all.min file -->
    <!-- <script src="/js/all.min.js"></script> -->

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</body>

</html>