#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <stdarg.h>
#include <fat.h>
#include <gccore.h>

extern u32 dolphin_test_blr_fn(void);
extern u32 dolphin_test_bctr_fn(void);
extern void dolphin_test_lmw_fn(const u32* src, u32* out);
extern void dolphin_test_stmw_fn(u32* out);

asm(
    ".text\n"
    ".globl dolphin_test_blr_fn\n"
    "dolphin_test_blr_fn:\n"
    "    li 3,0x55\n"
    "    blr\n"
    ".globl dolphin_test_bctr_fn\n"
    "dolphin_test_bctr_fn:\n"
    "    lis 4,dolphin_test_bctr_target@ha\n"
    "    addi 4,4,dolphin_test_bctr_target@l\n"
    "    mtctr 4\n"
    "    bctr\n"
    "    li 3,0\n"
    "dolphin_test_bctr_target:\n"
    "    li 3,0x66\n"
    "    blr\n"
    ".globl dolphin_test_lmw_fn\n"
    "dolphin_test_lmw_fn:\n"
    "    stwu 1,-64(1)\n"
    "    stmw 20,8(1)\n"
    "    lmw 20,0(3)\n"
    "    stw 20,0(4)\n"
    "    stw 31,4(4)\n"
    "    lmw 20,8(1)\n"
    "    addi 1,1,64\n"
    "    blr\n"
    ".globl dolphin_test_stmw_fn\n"
    "dolphin_test_stmw_fn:\n"
    "    stwu 1,-64(1)\n"
    "    stmw 20,8(1)\n"
    "    lis 20,0xB000\n"
    "    ori 20,20,0x0014\n"
    "    lis 31,0xB000\n"
    "    ori 31,31,0x001F\n"
    "    stmw 20,0(3)\n"
    "    lmw 20,8(1)\n"
    "    addi 1,1,64\n"
    "    blr\n"
);

static int pass_count = 0;
static int fail_count = 0;
static FILE* reference_file = NULL;
static int reference_gecko_channel = -1;

static void reference_probe_gecko(void) {
    if (reference_gecko_channel >= 0)
        return;

    if (usb_isgeckoalive(1)) {
        reference_gecko_channel = 1;
    } else if (usb_isgeckoalive(0)) {
        reference_gecko_channel = 0;
    } else if (usb_isgeckoalive(2)) {
        reference_gecko_channel = 2;
    }
}

static void reference_printf(const char* fmt, ...) {
    va_list args;

    va_start(args, fmt);
    vprintf(fmt, args);
    va_end(args);

    va_start(args, fmt);
    char line[256];
    vsnprintf(line, sizeof(line), fmt, args);
    va_end(args);

    kprintf("%s", line);
    if (reference_file) {
        fputs(line, reference_file);
        fflush(reference_file);
    }

    reference_probe_gecko();
    if (reference_gecko_channel >= 0)
        usb_sendbuffer_safe(reference_gecko_channel, line, strlen(line));
}

static void check(int cond, const char* name) {
    reference_printf("CPUREF_BOOL,%s,%u,%s\n", name, cond ? 1 : 0, cond ? "PASS" : "FAIL");

    if (cond) {
        pass_count++;
        reference_printf("  PASS: %s\n", name);
    } else {
        fail_count++;
        reference_printf("  FAIL: %s\n", name);
    }
}

static void check_eq(u32 got, u32 want, const char* name) {
    reference_printf("CPUREF,%s,0x%08X,0x%08X,%s\n",
                  name, got, want, got == want ? "PASS" : "FAIL");

    if (got == want) {
        pass_count++;
        reference_printf("  PASS: %s (0x%08X)\n", name, got);
    } else {
        fail_count++;
        reference_printf("  FAIL: %s - got 0x%08X, want 0x%08X\n", name, got, want);
    }
}

static void check_eq64(u64 got, u64 want, const char* name) {
    char label[96];

    snprintf(label, sizeof(label), "%s hi", name);
    check_eq((u32)(got >> 32), (u32)(want >> 32), label);

    snprintf(label, sizeof(label), "%s lo", name);
    check_eq((u32)got, (u32)want, label);
}

static u32 f32_bits(float value) {
    u32 bits;
    memcpy(&bits, &value, sizeof(bits));
    return bits;
}

static float f32_from_bits(u32 bits) {
    float value;
    memcpy(&value, &bits, sizeof(value));
    return value;
}

static u64 f64_bits(double value) {
    u64 bits;
    memcpy(&bits, &value, sizeof(bits));
    return bits;
}

static double f64_from_bits(u64 bits) {
    double value;
    memcpy(&value, &bits, sizeof(value));
    return value;
}

static void be_store32(volatile u8* p, u32 value) {
    p[0] = (u8)(value >> 24);
    p[1] = (u8)(value >> 16);
    p[2] = (u8)(value >> 8);
    p[3] = (u8)value;
}

static void be_store16(volatile u8* p, u16 value) {
    p[0] = (u8)(value >> 8);
    p[1] = (u8)value;
}

static u16 be_load16(const volatile u8* p) {
    return (u16)((p[0] << 8) | p[1]);
}

static u32 be_load32(const volatile u8* p) {
    return ((u32)p[0] << 24) | ((u32)p[1] << 16) | ((u32)p[2] << 8) | p[3];
}

static void be_store64(volatile u8* p, u64 value) {
    be_store32(p, (u32)(value >> 32));
    be_store32(p + 4, (u32)value);
}

static u64 be_load64(const volatile u8* p) {
    return ((u64)be_load32(p) << 32) | be_load32(p + 4);
}

static void ps_store_bits(volatile u8* p, u32 ps0, u32 ps1) {
    be_store32(p, ps0);
    be_store32(p + 4, ps1);
}

static void check_ps_bits(const volatile u8* p, u32 ps0, u32 ps1, const char* name) {
    char label[96];

    snprintf(label, sizeof(label), "%s ps0", name);
    check_eq(be_load32(p), ps0, label);

    snprintf(label, sizeof(label), "%s ps1", name);
    check_eq(be_load32(p + 4), ps1, label);
}

static u32 cr_field(u32 cr, u32 crf) {
    return (cr >> (28u - crf * 4u)) & 0xFu;
}

static void write_fpscr(u32 bits) {
    double fpscr = f64_from_bits((u64)bits);
    asm volatile("mtfsf 0xff,%0" : : "f"(fpscr));
}

static u32 read_fpscr(void) {
    double fpscr;
    asm volatile("mffs %0" : "=f"(fpscr));
    return (u32)f64_bits(fpscr);
}

#define RUN_PS_AB(label, mnemonic, want0, want1, a0, a1, b0, b1) do { \
    double fd, fa, fb; \
    ps_store_bits(&ps_a[0], (a0), (a1)); \
    ps_store_bits(&ps_b[0], (b0), (b1)); \
    memset((void*)ps_out, 0, sizeof(ps_out)); \
    asm volatile( \
        "psq_l %1,0(%3),0,0\n\t" \
        "psq_l %2,0(%4),0,0\n\t" \
        #mnemonic " %0,%1,%2\n\t" \
        "psq_st %0,0(%5),0,0" \
        : "=&f"(fd), "=&f"(fa), "=&f"(fb) \
        : "r"(&ps_a[0]), "r"(&ps_b[0]), "r"(&ps_out[0]) \
        : "memory" \
    ); \
    check_ps_bits(&ps_out[0], (want0), (want1), (label)); \
} while (0)

#define RUN_PS_AC(label, mnemonic, want0, want1, a0, a1, c0, c1) do { \
    double fd, fa, fc; \
    ps_store_bits(&ps_a[0], (a0), (a1)); \
    ps_store_bits(&ps_c[0], (c0), (c1)); \
    memset((void*)ps_out, 0, sizeof(ps_out)); \
    asm volatile( \
        "psq_l %1,0(%3),0,0\n\t" \
        "psq_l %2,0(%4),0,0\n\t" \
        #mnemonic " %0,%1,%2\n\t" \
        "psq_st %0,0(%5),0,0" \
        : "=&f"(fd), "=&f"(fa), "=&f"(fc) \
        : "r"(&ps_a[0]), "r"(&ps_c[0]), "r"(&ps_out[0]) \
        : "memory" \
    ); \
    check_ps_bits(&ps_out[0], (want0), (want1), (label)); \
} while (0)

#define RUN_PS_ACB(label, mnemonic, want0, want1, a0, a1, c0, c1, b0, b1) do { \
    double fd, fa, fb, fc; \
    ps_store_bits(&ps_a[0], (a0), (a1)); \
    ps_store_bits(&ps_b[0], (b0), (b1)); \
    ps_store_bits(&ps_c[0], (c0), (c1)); \
    memset((void*)ps_out, 0, sizeof(ps_out)); \
    asm volatile( \
        "psq_l %1,0(%4),0,0\n\t" \
        "psq_l %2,0(%5),0,0\n\t" \
        "psq_l %3,0(%6),0,0\n\t" \
        #mnemonic " %0,%1,%3,%2\n\t" \
        "psq_st %0,0(%7),0,0" \
        : "=&f"(fd), "=&f"(fa), "=&f"(fb), "=&f"(fc) \
        : "r"(&ps_a[0]), "r"(&ps_b[0]), "r"(&ps_c[0]), "r"(&ps_out[0]) \
        : "memory" \
    ); \
    check_ps_bits(&ps_out[0], (want0), (want1), (label)); \
} while (0)

#define RUN_PS_B(label, mnemonic, want0, want1, b0, b1) do { \
    double fd, fb; \
    ps_store_bits(&ps_b[0], (b0), (b1)); \
    memset((void*)ps_out, 0, sizeof(ps_out)); \
    asm volatile( \
        "psq_l %1,0(%2),0,0\n\t" \
        #mnemonic " %0,%1\n\t" \
        "psq_st %0,0(%3),0,0" \
        : "=&f"(fd), "=&f"(fb) \
        : "r"(&ps_b[0]), "r"(&ps_out[0]) \
        : "memory" \
    ); \
    check_ps_bits(&ps_out[0], (want0), (want1), (label)); \
} while (0)

#define RUN_PS_CMP(label, mnemonic, crf, want, a0, a1, b0, b1) do { \
    double fa, fb; \
    u32 cr; \
    ps_store_bits(&ps_a[0], (a0), (a1)); \
    ps_store_bits(&ps_b[0], (b0), (b1)); \
    asm volatile( \
        "psq_l %1,0(%3),0,0\n\t" \
        "psq_l %2,0(%4),0,0\n\t" \
        #mnemonic " cr" #crf ",%1,%2\n\t" \
        "mfcr %0" \
        : "=&r"(cr), "=&f"(fa), "=&f"(fb) \
        : "r"(&ps_a[0]), "r"(&ps_b[0]) \
        : "memory", "cr" #crf \
    ); \
    check_eq(cr_field(cr, (crf)), (want), (label)); \
} while (0)

#define DEFINE_CR_LOGIC_TEST(fn_name, mnemonic) \
static u32 fn_name(u32 seed) { \
    u32 cr; \
    asm volatile( \
        "mtcrf 0xff,%1\n" \
        #mnemonic " 2,3,4\n" \
        "mfcr %0\n" \
        : "=r"(cr) \
        : "r"(seed) \
        : "cr0" \
    ); \
    return (cr >> 29) & 1u; \
}

DEFINE_CR_LOGIC_TEST(dolphin_crand, crand)
DEFINE_CR_LOGIC_TEST(dolphin_crandc, crandc)
DEFINE_CR_LOGIC_TEST(dolphin_creqv, creqv)
DEFINE_CR_LOGIC_TEST(dolphin_crnand, crnand)
DEFINE_CR_LOGIC_TEST(dolphin_crnor, crnor)
DEFINE_CR_LOGIC_TEST(dolphin_crorc, crorc)
DEFINE_CR_LOGIC_TEST(dolphin_crxor, crxor)

typedef u32 (*cr_logic_test_fn)(u32 seed);

static void check_cr_logic(const char* name, cr_logic_test_fn fn,
                           const u8 expected[4]) {
    static const u32 bit3 = 0x10000000u;
    static const u32 bit4 = 0x08000000u;

    for (u32 i = 0; i < 4; i++) {
        u32 a = (i >> 1) & 1u;
        u32 b = i & 1u;
        u32 seed = (a ? bit3 : 0u) | (b ? bit4 : 0u);
        char label[32];

        snprintf(label, sizeof(label), "%s %u%u", name, a, b);
        check_eq(fn(seed), expected[i], label);
    }
}

static void test_immediate_arithmetic(void) {
    kprintf("--- immediate arithmetic ---\n");
    printf("--- immediate arithmetic ---\n");

    u32 result;
    u32 xer;
    u32 saved_xer;

    asm volatile("li %0,42" : "=r"(result));
    check_eq(result, 42, "addi/li literal");

    u32 base = 100;
    asm volatile("addi %0,%1,-10" : "=r"(result) : "r"(base));
    check_eq(result, 90, "addi negative SIMM");

    asm volatile("lis %0,0x1234" : "=r"(result));
    check_eq(result, 0x12340000, "addis/lis shifted immediate");

    base = 0x00020000;
    asm volatile("addis %0,%1,-1" : "=r"(result) : "r"(base));
    check_eq(result, 0xFFFF0000u + base, "addis negative shifted immediate");

    base = 0xFFFFFFFEu;
    asm volatile("mulli %0,%1,-7" : "=r"(result) : "r"(base));
    check_eq(result, 14, "mulli negative times negative");

    base = 0x80000000u;
    asm volatile("mulli %0,%1,2" : "=r"(result) : "r"(base));
    check_eq(result, 0, "mulli keeps low 32 bits");

    asm volatile("mfxer %0" : "=r"(saved_xer));

    base = 5;
    asm volatile(
        "subfic %0,%2,1\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(base)
    );
    check_eq(result, 0xFFFFFFFCu, "subfic immediate minus register");
    check_eq(xer & 0x20000000u, 0, "subfic borrow clears CA");

    base = 1;
    asm volatile(
        "subfic %0,%2,1\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(base)
    );
    check_eq(result, 0, "subfic equal result");
    check_eq(xer & 0x20000000u, 0x20000000u, "subfic no borrow sets CA");

    base = 0;
    asm volatile(
        "addic %0,%2,-1\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(base)
    );
    check_eq(result, 0xFFFFFFFF, "addic 0 + -1 result");
    check_eq(xer & 0x20000000u, 0, "addic 0 + -1 clears CA");

    base = 1;
    asm volatile(
        "addic %0,%2,-1\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(base)
    );
    check_eq(result, 0, "addic 1 + -1 result");
    check_eq(xer & 0x20000000u, 0x20000000u, "addic 1 + -1 sets CA");

    u32 cr;
    u32 zero_xer = 0;
    base = 1;
    asm volatile(
        "mtxer %3\n"
        "addic. %0,%2,-1\n"
        "mfxer %1\n"
        "mfcr %4\n"
        : "=&r"(result), "=r"(xer), "+r"(base), "+r"(zero_xer), "=r"(cr)
        :
        : "cr0"
    );
    check_eq(result, 0, "addic. result");
    check_eq((cr >> 28) & 0xFu, 0x2, "addic. records EQ with SO clear");

    asm volatile("mtxer %0" : : "r"(saved_xer));
}

static void test_compare_and_bc(void) {
    kprintf("--- compare / bc ---\n");
    printf("--- compare / bc ---\n");

    u32 flag = 0;
    u32 value = 7;
    asm volatile(
        "cmpwi %1,7\n"
        "bne 1f\n"
        "li %0,1\n"
        "1:\n"
        : "+r"(flag)
        : "r"(value)
        : "cr0"
    );
    check_eq(flag, 1, "cmpwi equal then bne not taken");

    flag = 0;
    value = 0xFFFFFFFFu;
    asm volatile(
        "cmplwi %1,0x8000\n"
        "bgt 1f\n"
        "b 2f\n"
        "1:\n"
        "li %0,1\n"
        "2:\n"
        : "+r"(flag)
        : "r"(value)
        : "cr0"
    );
    check_eq(flag, 1, "cmplwi unsigned greater then bc taken");

    u32 cr;
    u32 a = 0xFFFFFFFFu;
    u32 b = 0;
    u32 zero_xer = 0;
    u32 xer_after_clear;
    asm volatile(
        "mtxer %4\n"
        "mfxer %1\n"
        "cmpw cr1,%2,%3\n"
        "mfcr %0\n"
        : "=&r"(cr), "=&r"(xer_after_clear)
        : "r"(a), "r"(b), "r"(zero_xer)
        : "cr1"
    );
    check_eq(xer_after_clear & 0x80000000u, 0, "mtxer zero clears SO before cmpw");
    check_eq((cr >> 24) & 0xFu, 0x8, "cmpw signed less in CR1");

    asm volatile(
        "cmplw cr2,%1,%2\n"
        "mfcr %0\n"
        : "=r"(cr)
        : "r"(a), "r"(b)
        : "cr2"
    );
    check_eq((cr >> 20) & 0xFu, 0x4, "cmplw unsigned greater in CR2");

    u32 ctr_before = 1;
    u32 ctr_after;
    flag = 0;
    asm volatile(
        "mtctr %2\n"
        "bc 0,0,1f\n"
        "li %0,1\n"
        "1:\n"
        "mfctr %1\n"
        : "+r"(flag), "=r"(ctr_after)
        : "r"(ctr_before)
        : "ctr"
    );
    check_eq(ctr_after, 0, "bc decrements CTR when BO says so");
    check_eq(flag, 1, "bc not taken when CTR condition false");

    static const u8 crand_expected[4] = {0, 0, 0, 1};
    static const u8 crandc_expected[4] = {0, 0, 1, 0};
    static const u8 creqv_expected[4] = {1, 0, 0, 1};
    static const u8 crnand_expected[4] = {1, 1, 1, 0};
    static const u8 crnor_expected[4] = {1, 0, 0, 0};
    static const u8 crorc_expected[4] = {1, 0, 1, 1};
    static const u8 crxor_expected[4] = {0, 1, 1, 0};
    check_cr_logic("crand", dolphin_crand, crand_expected);
    check_cr_logic("crandc", dolphin_crandc, crandc_expected);
    check_cr_logic("creqv", dolphin_creqv, creqv_expected);
    check_cr_logic("crnand", dolphin_crnand, crnand_expected);
    check_cr_logic("crnor", dolphin_crnor, crnor_expected);
    check_cr_logic("crorc", dolphin_crorc, crorc_expected);
    check_cr_logic("crxor", dolphin_crxor, crxor_expected);

    u32 cr_seed = 0x10000000u;
    asm volatile(
        "mtcrf 0xff,%1\n"
        "cror 2,3,4\n"
        "mfcr %0\n"
        : "=r"(cr)
        : "r"(cr_seed)
        : "cr0"
    );
    check_eq((cr >> 29) & 1u, 1, "cror copies true source");

    cr_seed = 0x12345678u;
    asm volatile(
        "mtcrf 0xff,%1\n"
        "mcrf cr2,cr3\n"
        "mfcr %0\n"
        : "=r"(cr)
        : "r"(cr_seed)
        : "cr0"
    );
    check_eq((cr >> 20) & 0xFu, 0x4, "mcrf copies source field");
    check_eq((cr >> 16) & 0xFu, 0x4, "mcrf leaves source field");

    cr_seed = 0xA5A50000u;
    asm volatile(
        "mtcrf 0xff,%1\n"
        "mfcr %0\n"
        : "=r"(cr)
        : "r"(cr_seed)
        : "cr0"
    );
    check_eq(cr, 0xA5A50000u, "mfcr reads CR");

    cr_seed = 0x12345678u;
    asm volatile(
        "mtcrf 0xff,%1\n"
        "mfcr %0\n"
        : "=r"(cr)
        : "r"(cr_seed)
        : "cr0"
    );
    check_eq(cr, 0x12345678u, "mtcrf full mask writes CR");

    u32 partial_seed = 0x89ABCDEFu;
    u32 old_cr = 0x11111111u;
    asm volatile(
        "mtcrf 0xff,%2\n"
        "mtcrf 0x90,%1\n"
        "mfcr %0\n"
        : "=r"(cr)
        : "r"(partial_seed), "r"(old_cr)
        : "cr0"
    );
    check_eq(cr, 0x811B1111u, "mtcrf partial mask writes selected fields");

    cr_seed = 0xFFFFFFFFu;
    old_cr = 0x2468ACE0u;
    asm volatile(
        "mtcrf 0xff,%2\n"
        "mtcrf 0x00,%1\n"
        "mfcr %0\n"
        : "=r"(cr)
        : "r"(cr_seed), "r"(old_cr)
        : "cr0"
    );
    check_eq(cr, 0x2468ACE0u, "mtcrf zero mask leaves CR");

    cr_seed = 0x0000000Fu;
    old_cr = 0x12345670u;
    asm volatile(
        "mtcrf 0xff,%2\n"
        "mtcrf 0x01,%1\n"
        "mfcr %0\n"
        : "=r"(cr)
        : "r"(cr_seed), "r"(old_cr)
        : "cr0"
    );
    check_eq(cr, 0x1234567Fu, "mtcrf low mask writes CR7");
}

static void test_immediate_logical(void) {
    kprintf("--- immediate logical ---\n");
    printf("--- immediate logical ---\n");

    u32 result;
    u32 cr;
    u32 src = 0x12340000;

    asm volatile("ori %0,%1,0x5678" : "=r"(result) : "r"(src));
    check_eq(result, 0x12345678, "ori low half");

    src = 0x00005678;
    asm volatile("oris %0,%1,0x1234" : "=r"(result) : "r"(src));
    check_eq(result, 0x12345678, "oris high half");

    src = 0xAAAA0000;
    asm volatile("xori %0,%1,0xFFFF" : "=r"(result) : "r"(src));
    check_eq(result, 0xAAAAFFFF, "xori low half");

    src = 0x2AAA5555;
    asm volatile("xoris %0,%1,0x8000" : "=r"(result) : "r"(src));
    check_eq(result, 0xAAAA5555, "xoris high half");

    src = 0x123400F0;
    asm volatile(
        "andi. %0,%2,0x00FF\n"
        "mfcr %1\n"
        : "=&r"(result), "=r"(cr)
        : "r"(src)
        : "cr0"
    );
    check_eq(result, 0xF0, "andi. result");
    check_eq((cr >> 28) & 0xFu, 0x4, "andi. updates CR0 nonzero");

    src = 0x12FF0000;
    asm volatile(
        "andis. %0,%2,0x00FF\n"
        "mfcr %1\n"
        : "=&r"(result), "=r"(cr)
        : "r"(src)
        : "cr0"
    );
    check_eq(result, 0x00FF0000, "andis. result");
    check_eq((cr >> 28) & 0xFu, 0x4, "andis. updates CR0 nonzero");
}

static void test_register_arithmetic(void) {
    kprintf("--- register arithmetic ---\n");
    printf("--- register arithmetic ---\n");

    u32 result;
    u32 xer;
    u32 saved_xer;
    u32 a = 10;
    u32 b = 20;

    asm volatile("add %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 30, "add");

    asm volatile("mfxer %0" : "=r"(saved_xer));

    a = 0xFFFFFFFFu;
    b = 1;
    asm volatile(
        "addc %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b)
    );
    check_eq(result, 0, "addc wraps");
    check_eq(xer & 0x20000000u, 0x20000000u, "addc sets CA on carry");

    a = 0xFFFFFFFFu;
    b = 0;
    u32 ca = 0x20000000u;
    asm volatile(
        "mtxer %4\n"
        "adde %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b), "r"(ca)
    );
    check_eq(result, 0, "adde includes CA");
    check_eq(xer & 0x20000000u, 0x20000000u, "adde keeps carry");

    a = 0xFFFFFFFFu;
    asm volatile(
        "mtxer %3\n"
        "addze %0,%2\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(ca)
    );
    check_eq(result, 0, "addze includes CA");
    check_eq(xer & 0x20000000u, 0x20000000u, "addze sets carry");

    a = 5;
    b = 9;
    asm volatile("subf %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 4, "subf rB-rA");

    a = 5;
    b = 5;
    asm volatile(
        "subfc %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b)
    );
    check_eq(result, 0, "subfc equal");
    check_eq(xer & 0x20000000u, 0x20000000u, "subfc equal sets CA");

    a = 7;
    b = 5;
    asm volatile(
        "mtxer %4\n"
        "subfe %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b), "r"(ca)
    );
    check_eq(result, 0xFFFFFFFEu, "subfe with borrow result");
    check_eq(xer & 0x20000000u, 0, "subfe borrow clears CA");

    a = 0;
    asm volatile(
        "mtxer %3\n"
        "subfze %0,%2\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(ca)
    );
    check_eq(result, 0, "subfze zero with CA");
    check_eq(xer & 0x20000000u, 0x20000000u, "subfze zero sets CA");

    a = 5;
    asm volatile("neg %0,%1" : "=r"(result) : "r"(a));
    check_eq(result, 0xFFFFFFFBu, "neg");

    a = 0x80000000u;
    b = 2;
    asm volatile("mullw %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0, "mullw keeps low word");

    a = 0xFFFFFFFFu;
    b = 2;
    asm volatile("mulhw %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0xFFFFFFFFu, "mulhw signed high word");

    a = 0xFFFFFFFFu;
    b = 2;
    asm volatile("mulhwu %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 1, "mulhwu unsigned high word");

    a = (u32)(s32)-7;
    b = 2;
    asm volatile("divw %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0xFFFFFFFDu, "divw truncates toward zero");

    a = 7;
    b = 2;
    asm volatile("divwu %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 3, "divwu unsigned quotient");

    u32 cr;
    a = 0xFFFFFFFFu;
    b = 1;
    asm volatile(
        "add. %0,%2,%3\n"
        "mfcr %1\n"
        : "=&r"(result), "=r"(cr)
        : "r"(a), "r"(b)
        : "cr0"
    );
    check_eq(result, 0, "add. result");
    check_eq((cr >> 28) & 0xFu, 0x2, "add. records EQ");

    u32 zero = 0;
    a = 0x7FFFFFFFu;
    b = 1;
    asm volatile(
        "mtxer %4\n"
        "addo %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b), "r"(zero)
        : "xer"
    );
    check_eq(result, 0x80000000u, "addo result");
    check_eq(xer & 0xC0000000u, 0xC0000000u, "addo sets OV SO");

    a = 0x7FFFFFFFu;
    b = 1;
    asm volatile(
        "mtxer %4\n"
        "addco %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b), "r"(zero)
        : "xer"
    );
    check_eq(result, 0x80000000u, "addco result");
    check_eq(xer & 0xE0000000u, 0xC0000000u, "addco OV without carry");

    a = 0x7FFFFFFFu;
    b = 0;
    asm volatile(
        "mtxer %4\n"
        "addeo %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b), "r"(ca)
        : "xer"
    );
    check_eq(result, 0x80000000u, "addeo result");
    check_eq(xer & 0xE0000000u, 0xC0000000u, "addeo sets OV SO");

    a = 0x80000000u;
    asm volatile(
        "mtxer %3\n"
        "addmeo %0,%2\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(zero)
        : "xer"
    );
    check_eq(result, 0x7FFFFFFFu, "addmeo result");
    check_eq(xer & 0xE0000000u, 0xE0000000u, "addmeo sets OV SO CA");

    a = 0x7FFFFFFFu;
    asm volatile(
        "mtxer %3\n"
        "addzeo %0,%2\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(ca)
        : "xer"
    );
    check_eq(result, 0x80000000u, "addzeo result");
    check_eq(xer & 0xE0000000u, 0xC0000000u, "addzeo sets OV SO");

    a = 1;
    b = 0x80000000u;
    asm volatile(
        "mtxer %4\n"
        "subfo %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b), "r"(zero)
        : "xer"
    );
    check_eq(result, 0x7FFFFFFFu, "subfo result");
    check_eq(xer & 0xC0000000u, 0xC0000000u, "subfo sets OV SO");

    a = 1;
    b = 0x80000000u;
    asm volatile(
        "mtxer %4\n"
        "subfco %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b), "r"(zero)
        : "xer"
    );
    check_eq(result, 0x7FFFFFFFu, "subfco result");
    check_eq(xer & 0xE0000000u, 0xE0000000u, "subfco sets OV SO CA");

    a = 1;
    b = 0x80000000u;
    asm volatile(
        "mtxer %4\n"
        "subfeo %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b), "r"(ca)
        : "xer"
    );
    check_eq(result, 0x7FFFFFFFu, "subfeo result");
    check_eq(xer & 0xE0000000u, 0xE0000000u, "subfeo sets OV SO CA");

    a = 0x7FFFFFFFu;
    asm volatile(
        "mtxer %3\n"
        "subfmeo %0,%2\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(zero)
        : "xer"
    );
    check_eq(result, 0x7FFFFFFFu, "subfmeo result");
    check_eq(xer & 0xE0000000u, 0xE0000000u, "subfmeo sets OV SO CA");

    a = 0x80000000u;
    asm volatile(
        "mtxer %3\n"
        "subfzeo %0,%2\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(ca)
        : "xer"
    );
    check_eq(result, 0x80000000u, "subfzeo result");
    check_eq(xer & 0xE0000000u, 0xC0000000u, "subfzeo sets OV SO");

    a = 0x80000000u;
    asm volatile(
        "mtxer %3\n"
        "nego %0,%2\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(zero)
        : "xer"
    );
    check_eq(result, 0x80000000u, "nego result");
    check_eq(xer & 0xC0000000u, 0xC0000000u, "nego sets OV SO");

    a = 0x40000000u;
    b = 2;
    asm volatile(
        "mtxer %4\n"
        "mullwo %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b), "r"(zero)
        : "xer"
    );
    check_eq(result, 0x80000000u, "mullwo result");
    check_eq(xer & 0xC0000000u, 0xC0000000u, "mullwo sets OV SO");

    a = 0xFFFFFFFFu;
    b = 0;
    asm volatile(
        "mtxer %4\n"
        "divwo %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b), "r"(zero)
        : "xer"
    );
    check_eq(result, 0xFFFFFFFFu, "divwo negative divide by zero result");
    check_eq(xer & 0xC0000000u, 0xC0000000u, "divwo sets OV SO");

    a = 5;
    b = 0;
    asm volatile(
        "mtxer %4\n"
        "divwuo %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b), "r"(zero)
        : "xer"
    );
    check_eq(result, 0, "divwuo divide by zero result");
    check_eq(xer & 0xC0000000u, 0xC0000000u, "divwuo sets OV SO");

    asm volatile("mtxer %0" : : "r"(saved_xer));
}

static void test_logical_shift_rotate(void) {
    kprintf("--- logical / shift / rotate ---\n");
    printf("--- logical / shift / rotate ---\n");

    u32 result;
    u32 xer;
    u32 a = 0xF0F0F0F0u;
    u32 b = 0x0FF00FF0u;

    asm volatile("and %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0x00F000F0u, "and");

    a = 0x0FF00FF0u;
    b = 0x00FF00FFu;
    asm volatile("andc %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0x0F000F00u, "andc");

    a = 0x12340000u;
    b = 0x00005678u;
    asm volatile("or %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0x12345678u, "or");

    a = 0;
    b = 0xFFFF0000u;
    asm volatile("orc %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0x0000FFFFu, "orc");

    a = 0xAAAA5555u;
    b = 0xFFFF0000u;
    asm volatile("xor %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0x55555555u, "xor");

    a = 0xFFFFFFFFu;
    b = 0x0F0F0F0Fu;
    asm volatile("nand %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0xF0F0F0F0u, "nand");

    a = 0xF0000000u;
    b = 0x0F000000u;
    asm volatile("nor %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0x00FFFFFFu, "nor");

    a = 0xFFFF0000u;
    b = 0xFF00FF00u;
    asm volatile("eqv %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0xFF0000FFu, "eqv");

    a = 0;
    asm volatile("cntlzw %0,%1" : "=r"(result) : "r"(a));
    check_eq(result, 32, "cntlzw zero");

    a = 0x00F00000u;
    asm volatile("cntlzw %0,%1" : "=r"(result) : "r"(a));
    check_eq(result, 8, "cntlzw leading zeros");

    a = 0x00000080u;
    asm volatile("extsb %0,%1" : "=r"(result) : "r"(a));
    check_eq(result, 0xFFFFFF80u, "extsb sign");

    a = 0x00008001u;
    asm volatile("extsh %0,%1" : "=r"(result) : "r"(a));
    check_eq(result, 0xFFFF8001u, "extsh sign");

    a = 1;
    b = 31;
    asm volatile("slw %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0x80000000u, "slw shift 31");

    b = 32;
    asm volatile("slw %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0, "slw shift 32 clears");

    a = 0x80000000u;
    b = 31;
    asm volatile("srw %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 1, "srw shift 31");

    b = 32;
    asm volatile("srw %0,%1,%2" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0, "srw shift 32 clears");

    a = 0x80000001u;
    b = 1;
    asm volatile(
        "sraw %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b)
    );
    check_eq(result, 0xC0000000u, "sraw arithmetic shift");
    check_eq(xer & 0x20000000u, 0x20000000u, "sraw sets CA when shifting out ones");

    b = 32;
    asm volatile(
        "sraw %0,%2,%3\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a), "r"(b)
    );
    check_eq(result, 0xFFFFFFFFu, "sraw shift 32 sign fills");
    check_eq(xer & 0x20000000u, 0x20000000u, "sraw shift 32 sets CA for negative");

    a = 0x00000080u;
    asm volatile(
        "srawi %0,%2,7\n"
        "mfxer %1\n"
        : "=&r"(result), "=r"(xer)
        : "r"(a)
    );
    check_eq(result, 1, "srawi positive");
    check_eq(xer & 0x20000000u, 0, "srawi positive clears CA");

    a = 0x12345678u;
    asm volatile("rlwinm %0,%1,5,8,23" : "=r"(result) : "r"(a));
    check_eq(result, 0x008ACF00u, "rlwinm mask");

    a = 0x89ABCDEFu;
    b = 36;
    asm volatile("rlwnm %0,%1,%2,4,27" : "=r"(result) : "r"(a), "r"(b));
    check_eq(result, 0x0ABCDEF0u, "rlwnm masks variable rotate");

    result = 0xAA00AA00u;
    a = 0x12345678u;
    asm volatile("rlwimi %0,%1,8,8,15" : "+r"(result) : "r"(a) : "cr0");
    check_eq(result, 0xAA56AA00u, "rlwimi inserts masked rotate");
}

static void test_loads(void) {
    kprintf("--- loads ---\n");
    printf("--- loads ---\n");

    u32 result;
    volatile u32 words[8];
    words[0] = 0xDEADBEEF;
    words[1] = 0xCAFEBABE;
    words[2] = 0x12345678;

    asm volatile("lwz %0,0(%1)" : "=r"(result) : "r"(words) : "memory");
    check_eq(result, 0xDEADBEEF, "lwz offset 0");

    volatile u32* wp = &words[0];
    asm volatile("lwzu %0,4(%1)" : "=r"(result), "+r"(wp) : : "memory");
    check_eq(result, 0xCAFEBABE, "lwzu loads updated address");
    check((u32)wp == (u32)&words[1], "lwzu updates rA");

    volatile u8 bytes[8];
    bytes[0] = 0x11;
    bytes[1] = 0xA5;
    bytes[2] = 0x7F;

    asm volatile("lbz %0,1(%1)" : "=r"(result) : "r"(bytes) : "memory");
    check_eq(result, 0xA5, "lbz zero-extends byte");

    volatile u8* bp = &bytes[0];
    asm volatile("lbzu %0,2(%1)" : "=r"(result), "+r"(bp) : : "memory");
    check_eq(result, 0x7F, "lbzu loads updated address");
    check((u32)bp == (u32)&bytes[2], "lbzu updates rA");

    volatile u16 halves[4];
    halves[0] = 0x1234;
    halves[1] = 0x8001;
    halves[2] = 0x7FFF;

    asm volatile("lhz %0,0(%1)" : "=r"(result) : "r"(halves) : "memory");
    check_eq(result, 0x1234, "lhz zero-extends halfword");

    volatile u16* hp = &halves[0];
    asm volatile("lhzu %0,4(%1)" : "=r"(result), "+r"(hp) : : "memory");
    check_eq(result, 0x7FFF, "lhzu loads updated address");
    check((u32)hp == (u32)&halves[2], "lhzu updates rA");

    asm volatile("lha %0,2(%1)" : "=r"(result) : "r"(halves) : "memory");
    check_eq(result, 0xFFFF8001, "lha sign-extends halfword");

    volatile u16* hp2 = &halves[0];
    asm volatile("lhau %0,2(%1)" : "=r"(result), "+r"(hp2) : : "memory");
    check_eq(result, 0xFFFF8001, "lhau sign-extends halfword");
    check((u32)hp2 == (u32)&halves[1], "lhau updates rA");

    volatile u32 many[12];
    volatile u32 lmw_out[2];
    for (u32 i = 0; i < 12; i++)
        many[i] = 0xA0000014u + i;
    dolphin_test_lmw_fn((const u32*)many, (u32*)lmw_out);
    check_eq(lmw_out[0], 0xA0000014u, "lmw first register");
    check_eq(lmw_out[1], 0xA000001Fu, "lmw last register");
}

static void test_stores(void) {
    kprintf("--- stores ---\n");
    printf("--- stores ---\n");

    volatile u32 words[8];
    memset((void*)words, 0, sizeof(words));

    u32 value = 0xAABBCCDD;
    asm volatile("stw %0,4(%1)" : : "r"(value), "r"(words) : "memory");
    check_eq(words[1], 0xAABBCCDD, "stw offset 4");

    volatile u32* wp = &words[1];
    value = 0x11223344;
    asm volatile("stwu %1,4(%0)" : "+r"(wp) : "r"(value) : "memory");
    check_eq(words[2], 0x11223344, "stwu stores updated address");
    check((u32)wp == (u32)&words[2], "stwu updates rA");

    volatile u8 bytes[8];
    memset((void*)bytes, 0, sizeof(bytes));

    value = 0x123456A5;
    asm volatile("stb %0,1(%1)" : : "r"(value), "r"(bytes) : "memory");
    check_eq(bytes[1], 0xA5, "stb stores low byte");

    volatile u8* bp = &bytes[1];
    value = 0x0000007E;
    asm volatile("stbu %1,2(%0)" : "+r"(bp) : "r"(value) : "memory");
    check_eq(bytes[3], 0x7E, "stbu stores updated address");
    check((u32)bp == (u32)&bytes[3], "stbu updates rA");

    volatile u16 halves[8];
    memset((void*)halves, 0, sizeof(halves));

    value = 0xFFFFABCD;
    asm volatile("sth %0,2(%1)" : : "r"(value), "r"(halves) : "memory");
    check_eq(halves[1], 0xABCD, "sth stores low halfword");

    volatile u16* hp = &halves[1];
    value = 0x00001234;
    asm volatile("sthu %1,4(%0)" : "+r"(hp) : "r"(value) : "memory");
    check_eq(halves[3], 0x1234, "sthu stores updated address");
    check((u32)hp == (u32)&halves[3], "sthu updates rA");

    volatile u32 stmw_out[12];
    memset((void*)stmw_out, 0, sizeof(stmw_out));
    dolphin_test_stmw_fn((u32*)stmw_out);
    check_eq(stmw_out[0], 0xB0000014u, "stmw first register");
    check_eq(stmw_out[11], 0xB000001Fu, "stmw last register");
}

static void test_indexed_memory(void) {
    kprintf("--- indexed memory ---\n");
    printf("--- indexed memory ---\n");

    u32 result;
    u32 off;

    volatile u32 words[16];
    memset((void*)words, 0, sizeof(words));
    words[8] = 0x01020304;

    off = 8 * sizeof(words[0]);
    asm volatile("lwzx %0,%1,%2" : "=r"(result) : "r"(words), "r"(off) : "memory");
    check_eq(result, 0x01020304, "lwzx");

    volatile u32* wp = &words[0];
    asm volatile("lwzux %0,%1,%2" : "=r"(result), "+r"(wp) : "r"(off) : "memory");
    check_eq(result, 0x01020304, "lwzux");
    check((u32)wp == (u32)&words[8], "lwzux updates rA");

    volatile u8 bytes[64];
    memset((void*)bytes, 0, sizeof(bytes));
    bytes[0x24] = 0xA5;

    off = 0x24;
    asm volatile("lbzx %0,%1,%2" : "=r"(result) : "r"(bytes), "r"(off) : "memory");
    check_eq(result, 0xA5, "lbzx");

    volatile u8* bp = &bytes[0];
    asm volatile("lbzux %0,%1,%2" : "=r"(result), "+r"(bp) : "r"(off) : "memory");
    check_eq(result, 0xA5, "lbzux");
    check((u32)bp == (u32)&bytes[0x24], "lbzux updates rA");

    volatile u16 halves[32];
    memset((void*)halves, 0, sizeof(halves));
    halves[0x14] = 0x1234;
    halves[0x16] = 0x8003;

    off = 0x14 * sizeof(halves[0]);
    asm volatile("lhzx %0,%1,%2" : "=r"(result) : "r"(halves), "r"(off) : "memory");
    check_eq(result, 0x1234, "lhzx");

    volatile u16* hp = &halves[0];
    asm volatile("lhzux %0,%1,%2" : "=r"(result), "+r"(hp) : "r"(off) : "memory");
    check_eq(result, 0x1234, "lhzux");
    check((u32)hp == (u32)&halves[0x14], "lhzux updates rA");

    off = 0x16 * sizeof(halves[0]);
    asm volatile("lhax %0,%1,%2" : "=r"(result) : "r"(halves), "r"(off) : "memory");
    check_eq(result, 0xFFFF8003, "lhax");

    hp = &halves[0];
    asm volatile("lhaux %0,%1,%2" : "=r"(result), "+r"(hp) : "r"(off) : "memory");
    check_eq(result, 0xFFFF8003, "lhaux");
    check((u32)hp == (u32)&halves[0x16], "lhaux updates rA");

    words[8] = 0;
    u32 value = 0xAABBCCDD;
    off = 8 * sizeof(words[0]);
    asm volatile("stwx %0,%1,%2" : : "r"(value), "r"(words), "r"(off) : "memory");
    check_eq(words[8], 0xAABBCCDD, "stwx");

    wp = &words[0];
    value = 0x11223344;
    asm volatile("stwux %1,%0,%2" : "+r"(wp) : "r"(value), "r"(off) : "memory");
    check_eq(words[8], 0x11223344, "stwux");
    check((u32)wp == (u32)&words[8], "stwux updates rA");

    bytes[0x28] = 0;
    value = 0x0000005A;
    off = 0x28;
    asm volatile("stbx %0,%1,%2" : : "r"(value), "r"(bytes), "r"(off) : "memory");
    check_eq(bytes[0x28], 0x5A, "stbx");

    bp = &bytes[0];
    value = 0x0000006B;
    asm volatile("stbux %1,%0,%2" : "+r"(bp) : "r"(value), "r"(off) : "memory");
    check_eq(bytes[0x28], 0x6B, "stbux");
    check((u32)bp == (u32)&bytes[0x28], "stbux updates rA");

    halves[0x18] = 0;
    value = 0x0000CAFE;
    off = 0x18 * sizeof(halves[0]);
    asm volatile("sthx %0,%1,%2" : : "r"(value), "r"(halves), "r"(off) : "memory");
    check_eq(halves[0x18], 0xCAFE, "sthx");

    hp = &halves[0];
    value = 0x0000FACE;
    asm volatile("sthux %1,%0,%2" : "+r"(hp) : "r"(value), "r"(off) : "memory");
    check_eq(halves[0x18], 0xFACE, "sthux");
    check((u32)hp == (u32)&halves[0x18], "sthux updates rA");

    words[8] = 0x01020304u;
    off = 8 * sizeof(words[0]);
    asm volatile("lwbrx %0,%1,%2" : "=r"(result) : "r"(words), "r"(off) : "memory");
    check_eq(result, 0x04030201u, "lwbrx byte-reverses word");

    words[12] = 0x11223344u;
    asm volatile("lwbrx %0,0,%1" : "=r"(result) : "r"(&words[12]) : "memory");
    check_eq(result, 0x44332211u, "lwbrx uses zero base when rA is zero");

    halves[0x1A] = 0x1234u;
    off = 0x1A * sizeof(halves[0]);
    asm volatile("lhbrx %0,%1,%2" : "=r"(result) : "r"(halves), "r"(off) : "memory");
    check_eq(result, 0x3412u, "lhbrx byte-reverses halfword");

    words[9] = 0;
    value = 0xA1B2C3D4u;
    off = 9 * sizeof(words[0]);
    asm volatile("stwbrx %0,%1,%2" : : "r"(value), "r"(words), "r"(off) : "memory");
    check_eq(words[9], 0xD4C3B2A1u, "stwbrx byte-reverses word");

    halves[0x1B] = 0;
    value = 0x00001234u;
    off = 0x1B * sizeof(halves[0]);
    asm volatile("sthbrx %0,%1,%2" : : "r"(value), "r"(halves), "r"(off) : "memory");
    check_eq(halves[0x1B], 0x3412u, "sthbrx byte-reverses halfword");

    static volatile u32 dcbz_words[16] __attribute__((aligned(32)));
    dcbz_words[7] = 0x11111111u;
    for (u32 i = 8; i < 16; i++)
        dcbz_words[i] = 0xFFFFFFFFu;
    asm volatile(
        "dcbz %0,%1\n"
        "sync\n"
        :
        : "r"(&dcbz_words[8]), "r"(0x13u)
        : "memory"
    );
    check_eq(dcbz_words[8], 0, "dcbz clears first word of cache block");
    check_eq(dcbz_words[15], 0, "dcbz clears last word of cache block");
    check_eq(dcbz_words[7], 0x11111111u, "dcbz leaves previous block");

    for (u32 i = 0; i < 8; i++)
        dcbz_words[i] = 0x77777777u;
    asm volatile(
        "dcbz 0,%0\n"
        "sync\n"
        :
        : "r"((u8*)&dcbz_words[0] + 0x17)
        : "memory"
    );
    check_eq(dcbz_words[0], 0, "dcbz uses zero base when rA is zero");
}

static void test_fpu_memory(void) {
    kprintf("--- FPU memory ---\n");
    printf("--- FPU memory ---\n");

    static volatile u8 mem[256] __attribute__((aligned(32)));
    memset((void*)mem, 0, sizeof(mem));

    double fd;
    double fs;
    volatile u8* ptr;
    u32 off;
    static volatile u8 ps_out[8] __attribute__((aligned(32)));

    be_store32(&mem[0], 0x3F800000u);
    asm volatile("lfs %0,0(%1)" : "=f"(fd) : "r"(&mem[0]) : "memory");
    check_eq(f32_bits((float)fd), 0x3F800000u, "lfs loads single");
    memset((void*)ps_out, 0xCC, sizeof(ps_out));
    asm volatile(
        "lfs %0,0(%1)\n\t"
        "psq_st %0,0(%2),0,0"
        : "=&f"(fd)
        : "r"(&mem[0]), "r"(&ps_out[0])
        : "memory"
    );
    check_eq(be_load32(&ps_out[0]), 0x3F800000u, "lfs paired ps0");
    check_eq(be_load32(&ps_out[4]), 0x3F800000u, "lfs paired ps1");

    be_store32(&mem[4], 0x80000000u);
    ptr = &mem[0];
    asm volatile("lfsu %0,4(%1)" : "=f"(fd), "+r"(ptr) : : "memory");
    check_eq(f32_bits((float)fd), 0x80000000u, "lfsu preserves negative zero");
    memset((void*)ps_out, 0xCC, sizeof(ps_out));
    ptr = &mem[0];
    asm volatile(
        "lfsu %0,4(%1)\n\t"
        "psq_st %0,0(%2),0,0"
        : "=&f"(fd), "+r"(ptr)
        : "r"(&ps_out[0])
        : "memory"
    );
    check_eq(be_load32(&ps_out[0]), 0x80000000u, "lfsu paired ps0");
    check_eq(be_load32(&ps_out[4]), 0x80000000u, "lfsu paired ps1");
    check((u32)ptr == (u32)&mem[4], "lfsu updates rA");

    be_store64(&mem[8], 0x400921FB54442D18ull);
    asm volatile("lfd %0,8(%1)" : "=f"(fd) : "r"(&mem[0]) : "memory");
    check_eq64(f64_bits(fd), 0x400921FB54442D18ull, "lfd loads double");

    be_store64(&mem[16], 0x8000000000000000ull);
    ptr = &mem[0];
    asm volatile("lfdu %0,16(%1)" : "=f"(fd), "+r"(ptr) : : "memory");
    check_eq64(f64_bits(fd), 0x8000000000000000ull, "lfdu preserves negative zero");
    check((u32)ptr == (u32)&mem[16], "lfdu updates rA");

    fs = 1.5;
    asm volatile("stfs %0,20(%1)" : : "f"(fs), "r"(&mem[0]) : "memory");
    check_eq(be_load32(&mem[20]), 0x3FC00000u, "stfs stores single");

    fs = -1.0;
    ptr = &mem[0];
    asm volatile("stfsu %1,24(%0)" : "+r"(ptr) : "f"(fs) : "memory");
    check_eq(be_load32(&mem[24]), 0xBF800000u, "stfsu stores single");
    check((u32)ptr == (u32)&mem[24], "stfsu updates rA");

    fs = 2.5;
    asm volatile("stfd %0,32(%1)" : : "f"(fs), "r"(&mem[0]) : "memory");
    check_eq64(be_load64(&mem[32]), 0x4004000000000000ull, "stfd stores double");

    fs = -1.0;
    ptr = &mem[0];
    asm volatile("stfdu %1,40(%0)" : "+r"(ptr) : "f"(fs) : "memory");
    check_eq64(be_load64(&mem[40]), 0xBFF0000000000000ull, "stfdu stores double");
    check((u32)ptr == (u32)&mem[40], "stfdu updates rA");

    off = 0x80;
    be_store32(&mem[0x80], 0x40490FDBu);
    asm volatile("lfsx %0,%1,%2" : "=f"(fd) : "r"(&mem[0]), "r"(off) : "memory");
    check_eq(f32_bits((float)fd), 0x40490FDBu, "lfsx loads single");
    memset((void*)ps_out, 0xCC, sizeof(ps_out));
    asm volatile(
        "lfsx %0,%1,%2\n\t"
        "psq_st %0,0(%3),0,0"
        : "=&f"(fd)
        : "r"(&mem[0]), "r"(off), "r"(&ps_out[0])
        : "memory"
    );
    check_eq(be_load32(&ps_out[0]), 0x40490FDBu, "lfsx paired ps0");
    check_eq(be_load32(&ps_out[4]), 0x40490FDBu, "lfsx paired ps1");

    off = 0x84;
    be_store32(&mem[0x84], 0xC0200000u);
    ptr = &mem[0];
    asm volatile("lfsux %0,%1,%2" : "=f"(fd), "+r"(ptr) : "r"(off) : "memory");
    check_eq(f32_bits((float)fd), 0xC0200000u, "lfsux loads single");
    memset((void*)ps_out, 0xCC, sizeof(ps_out));
    ptr = &mem[0];
    asm volatile(
        "lfsux %0,%1,%2\n\t"
        "psq_st %0,0(%3),0,0"
        : "=&f"(fd), "+r"(ptr)
        : "r"(off), "r"(&ps_out[0])
        : "memory"
    );
    check_eq(be_load32(&ps_out[0]), 0xC0200000u, "lfsux paired ps0");
    check_eq(be_load32(&ps_out[4]), 0xC0200000u, "lfsux paired ps1");
    check((u32)ptr == (u32)&mem[0x84], "lfsux updates rA");

    off = 0x88;
    be_store64(&mem[0x88], 0x3FF8000000000000ull);
    asm volatile("lfdx %0,%1,%2" : "=f"(fd) : "r"(&mem[0]), "r"(off) : "memory");
    check_eq64(f64_bits(fd), 0x3FF8000000000000ull, "lfdx loads double");

    off = 0x90;
    be_store64(&mem[0x90], 0xC008000000000000ull);
    ptr = &mem[0];
    asm volatile("lfdux %0,%1,%2" : "=f"(fd), "+r"(ptr) : "r"(off) : "memory");
    check_eq64(f64_bits(fd), 0xC008000000000000ull, "lfdux loads double");
    check((u32)ptr == (u32)&mem[0x90], "lfdux updates rA");

    off = 0x98;
    fs = 9.0;
    asm volatile("stfsx %0,%1,%2" : : "f"(fs), "r"(&mem[0]), "r"(off) : "memory");
    check_eq(be_load32(&mem[0x98]), 0x41100000u, "stfsx stores single");

    off = 0x9C;
    fs = -10.0;
    ptr = &mem[0];
    asm volatile("stfsux %1,%0,%2" : "+r"(ptr) : "f"(fs), "r"(off) : "memory");
    check_eq(be_load32(&mem[0x9C]), 0xC1200000u, "stfsux stores single");
    check((u32)ptr == (u32)&mem[0x9C], "stfsux updates rA");

    off = 0xA0;
    fs = 5.0;
    asm volatile("stfdx %0,%1,%2" : : "f"(fs), "r"(&mem[0]), "r"(off) : "memory");
    check_eq64(be_load64(&mem[0xA0]), 0x4014000000000000ull, "stfdx stores double");

    off = 0xA8;
    fs = -5.0;
    ptr = &mem[0];
    asm volatile("stfdux %1,%0,%2" : "+r"(ptr) : "f"(fs), "r"(off) : "memory");
    check_eq64(be_load64(&mem[0xA8]), 0xC014000000000000ull, "stfdux stores double");
    check((u32)ptr == (u32)&mem[0xA8], "stfdux updates rA");
}

static void test_psq_memory(void) {
    kprintf("--- paired-single memory ---\n");
    printf("--- paired-single memory ---\n");

    static volatile u8 mem[256] __attribute__((aligned(32)));
    static volatile u8 out[256] __attribute__((aligned(32)));
    memset((void*)mem, 0, sizeof(mem));
    memset((void*)out, 0, sizeof(out));

    double pair;
    volatile u8* ptr;
    u32 off;

    be_store32(&mem[0], 0x3F800000u);
    be_store32(&mem[4], 0x40000000u);
    asm volatile(
        "psq_l %0,0(%1),0,0\n\t"
        "psq_st %0,0(%2),0,0"
        : "=&f"(pair)
        : "r"(&mem[0]), "r"(&out[0])
        : "memory"
    );
    check_eq(be_load32(&out[0]), 0x3F800000u, "psq_l w0 ps0");
    check_eq(be_load32(&out[4]), 0x40000000u, "psq_l w0 ps1");

    be_store32(&mem[4], 0x40400000u);
    asm volatile(
        "psq_l %0,4(%1),1,0\n\t"
        "psq_st %0,8(%2),0,0"
        : "=&f"(pair)
        : "r"(&mem[0]), "r"(&out[0])
        : "memory"
    );
    check_eq(be_load32(&out[8]), 0x40400000u, "psq_l w1 ps0");
    check_eq(be_load32(&out[12]), 0x3F800000u, "psq_l w1 ps1 one");

    be_store32(&mem[8], 0x40800000u);
    be_store32(&mem[12], 0x40A00000u);
    ptr = &mem[0];
    asm volatile(
        "psq_lu %0,8(%1),0,0\n\t"
        "psq_st %0,16(%2),0,0"
        : "=&f"(pair), "+r"(ptr)
        : "r"(&out[0])
        : "memory"
    );
    check_eq(be_load32(&out[16]), 0x40800000u, "psq_lu w0 ps0");
    check_eq(be_load32(&out[20]), 0x40A00000u, "psq_lu w0 ps1");
    check((u32)ptr == (u32)&mem[8], "psq_lu updates rA");

    be_store32(&mem[32], 0x40C00000u);
    be_store32(&mem[36], 0x40E00000u);
    asm volatile(
        "psq_l %0,32(%1),0,0\n\t"
        "psq_st %0,16(%2),0,0"
        : "=&f"(pair)
        : "r"(&mem[0]), "r"(&out[0])
        : "memory"
    );
    check_eq(be_load32(&out[16]), 0x40C00000u, "psq_st w0 ps0");
    check_eq(be_load32(&out[20]), 0x40E00000u, "psq_st w0 ps1");

    be_store32(&out[24], 0xDEADBEEFu);
    be_store32(&mem[40], 0x41000000u);
    be_store32(&mem[44], 0x41100000u);
    asm volatile(
        "psq_l %0,40(%1),0,0\n\t"
        "psq_st %0,20(%2),1,0"
        : "=&f"(pair)
        : "r"(&mem[0]), "r"(&out[0])
        : "memory"
    );
    check_eq(be_load32(&out[20]), 0x41000000u, "psq_st w1 ps0");
    check_eq(be_load32(&out[24]), 0xDEADBEEFu, "psq_st w1 leaves ps1 word");

    be_store32(&mem[48], 0x41200000u);
    be_store32(&mem[52], 0x41300000u);
    ptr = &out[0];
    asm volatile(
        "psq_l %0,48(%2),0,0\n\t"
        "psq_stu %0,24(%1),0,0"
        : "=&f"(pair), "+r"(ptr)
        : "r"(&mem[0])
        : "memory"
    );
    check_eq(be_load32(&out[24]), 0x41200000u, "psq_stu w0 ps0");
    check_eq(be_load32(&out[28]), 0x41300000u, "psq_stu w0 ps1");
    check((u32)ptr == (u32)&out[24], "psq_stu updates rA");

    off = 0x80;
    be_store32(&mem[0x80], 0x41400000u);
    be_store32(&mem[0x84], 0x41500000u);
    asm volatile(
        "psq_lx %0,%1,%2,0,0\n\t"
        "psq_st %0,0(%3),0,0"
        : "=&f"(pair)
        : "r"(&mem[0]), "r"(off), "r"(&out[64])
        : "memory"
    );
    check_eq(be_load32(&out[64]), 0x41400000u, "psq_lx w0 ps0");
    check_eq(be_load32(&out[68]), 0x41500000u, "psq_lx w0 ps1");

    off = 0x88;
    be_store32(&mem[0x88], 0x41600000u);
    asm volatile(
        "psq_lx %0,%1,%2,1,0\n\t"
        "psq_st %0,8(%3),0,0"
        : "=&f"(pair)
        : "r"(&mem[0]), "r"(off), "r"(&out[64])
        : "memory"
    );
    check_eq(be_load32(&out[72]), 0x41600000u, "psq_lx w1 ps0");
    check_eq(be_load32(&out[76]), 0x3F800000u, "psq_lx w1 ps1 one");

    off = 0x90;
    be_store32(&mem[0x90], 0x41700000u);
    be_store32(&mem[0x94], 0x41800000u);
    ptr = &mem[0];
    asm volatile(
        "psq_lux %0,%1,%2,0,0\n\t"
        "psq_st %0,16(%3),0,0"
        : "=&f"(pair), "+r"(ptr)
        : "r"(off), "r"(&out[64])
        : "memory"
    );
    check_eq(be_load32(&out[80]), 0x41700000u, "psq_lux w0 ps0");
    check_eq(be_load32(&out[84]), 0x41800000u, "psq_lux w0 ps1");
    check((u32)ptr == (u32)&mem[0x90], "psq_lux updates rA");

    off = 0x98;
    be_store32(&mem[0x98], 0x41880000u);
    be_store32(&mem[0x9C], 0x41900000u);
    asm volatile(
        "psq_l %0,0(%1),0,0\n\t"
        "psq_stx %0,%2,%3,0,0"
        : "=&f"(pair)
        : "r"(&mem[0x98]), "r"(&out[0]), "r"(off)
        : "memory"
    );
    check_eq(be_load32(&out[0x98]), 0x41880000u, "psq_stx w0 ps0");
    check_eq(be_load32(&out[0x9C]), 0x41900000u, "psq_stx w0 ps1");

    off = 0xA0;
    be_store32(&mem[0xA0], 0x41980000u);
    be_store32(&mem[0xA4], 0x41A00000u);
    ptr = &out[0];
    asm volatile(
        "psq_l %0,0(%2),0,0\n\t"
        "psq_stux %0,%1,%3,0,0"
        : "=&f"(pair), "+r"(ptr)
        : "r"(&mem[0xA0]), "r"(off)
        : "memory"
    );
    check_eq(be_load32(&out[0xA0]), 0x41980000u, "psq_stux w0 ps0");
    check_eq(be_load32(&out[0xA4]), 0x41A00000u, "psq_stux w0 ps1");
    check((u32)ptr == (u32)&out[0xA0], "psq_stux updates rA");

    u32 gqr1 = 0x01040104u;
    asm volatile("mtspr 913,%0" : : "r"(gqr1));
    mem[0xB0] = 10;
    mem[0xB1] = 246;
    asm volatile(
        "psq_l %0,0(%1),0,1\n\t"
        "psq_st %0,0(%2),0,0"
        : "=&f"(pair)
        : "r"(&mem[0xB0]), "r"(&out[0xB0])
        : "memory"
    );
    check_eq(be_load32(&out[0xB0]), 0x40A00000u, "psq_l u8 scale ps0");
    check_eq(be_load32(&out[0xB4]), 0x42F60000u, "psq_l u8 scale ps1");

    be_store32(&mem[0xB8], 0x40B80000u);
    be_store32(&mem[0xBC], 0x43484000u);
    asm volatile(
        "psq_l %0,0(%1),0,0\n\t"
        "psq_st %0,0(%2),0,1"
        : "=&f"(pair)
        : "r"(&mem[0xB8]), "r"(&out[0xB8])
        : "memory"
    );
    check_eq(out[0xB8], 11, "psq_st u8 truncates");
    check_eq(out[0xB9], 255, "psq_st u8 clamps high");

    u32 gqr4 = 0x02070207u;
    asm volatile("mtspr 916,%0" : : "r"(gqr4));
    be_store16(&mem[0xC8], 0xFF9Cu);
    be_store16(&mem[0xCA], 0x0064u);
    asm volatile(
        "psq_l %0,0(%1),0,4\n\t"
        "psq_st %0,0(%2),0,0"
        : "=&f"(pair)
        : "r"(&mem[0xC8]), "r"(&out[0xC8])
        : "memory"
    );
    check_eq(be_load32(&out[0xC8]), 0xC1C80000u, "psq_l s16 scaled ps0");
    check_eq(be_load32(&out[0xCC]), 0x41C80000u, "psq_l s16 scaled ps1");

    be_store32(&mem[0xD0], 0x42C98000u);
    be_store32(&mem[0xD4], 0xC61C4000u);
    asm volatile(
        "psq_l %0,0(%1),0,0\n\t"
        "psq_st %0,0(%2),0,4"
        : "=&f"(pair)
        : "r"(&mem[0xD0]), "r"(&out[0xD0])
        : "memory"
    );
    check_eq(be_load16(&out[0xD0]), 403, "psq_st s16 truncates");
    check_eq(be_load16(&out[0xD2]), 0x8000u, "psq_st s16 clamps low");

    gqr1 = 0;
    gqr4 = 0;
    asm volatile("mtspr 913,%0\n\tmtspr 916,%1" : : "r"(gqr1), "r"(gqr4));
}

static void test_paired_single_arithmetic(void) {
    kprintf("--- paired-single arithmetic ---\n");
    printf("--- paired-single arithmetic ---\n");

    static volatile u8 ps_a[8] __attribute__((aligned(32)));
    static volatile u8 ps_b[8] __attribute__((aligned(32)));
    static volatile u8 ps_c[8] __attribute__((aligned(32)));
    static volatile u8 ps_out[8] __attribute__((aligned(32)));

    RUN_PS_AB("ps_add", ps_add, 0x40800000u, 0x40C00000u,
              0x3F800000u, 0x40000000u, 0x40400000u, 0x40800000u);
    RUN_PS_AB("ps_sub", ps_sub, 0x40B00000u, 0x40F00000u,
              0x40E00000u, 0x41200000u, 0x3FC00000u, 0x40200000u);
    RUN_PS_AC("ps_mul", ps_mul, 0x40C00000u, 0x41A00000u,
              0x40400000u, 0x40800000u, 0x40000000u, 0x40A00000u);
    RUN_PS_AB("ps_div", ps_div, 0x40600000u, 0x40400000u,
              0x40E00000u, 0x41100000u, 0x40000000u, 0x40400000u);

    RUN_PS_ACB("ps_madd", ps_madd, 0x41100000u, 0x41880000u,
               0x40000000u, 0x40400000u, 0x40800000u, 0x40A00000u,
               0x3F800000u, 0x40000000u);
    RUN_PS_ACB("ps_msub", ps_msub, 0x40E00000u, 0x41500000u,
               0x40000000u, 0x40400000u, 0x40800000u, 0x40A00000u,
               0x3F800000u, 0x40000000u);
    RUN_PS_ACB("ps_nmadd", ps_nmadd, 0xC1100000u, 0xC1880000u,
               0x40000000u, 0x40400000u, 0x40800000u, 0x40A00000u,
               0x3F800000u, 0x40000000u);
    RUN_PS_ACB("ps_nmsub", ps_nmsub, 0xC0E00000u, 0xC1500000u,
               0x40000000u, 0x40400000u, 0x40800000u, 0x40A00000u,
               0x3F800000u, 0x40000000u);

    RUN_PS_B("ps_neg", ps_neg, 0x80000000u, 0x40200000u,
             0x00000000u, 0xC0200000u);
    RUN_PS_B("ps_abs", ps_abs, 0x00000000u, 0x40200000u,
             0x80000000u, 0xC0200000u);
    RUN_PS_B("ps_nabs", ps_nabs, 0x80000000u, 0xC0200000u,
             0x00000000u, 0x40200000u);
    RUN_PS_B("ps_mr", ps_mr, 0x80000000u, 0x40800000u,
             0x80000000u, 0x40800000u);

    RUN_PS_ACB("ps_sum0", ps_sum0, 0x40E00000u, 0x40800000u,
               0x3F800000u, 0x40000000u, 0x40400000u, 0x40800000u,
               0x40A00000u, 0x40C00000u);
    RUN_PS_ACB("ps_sum1", ps_sum1, 0x40400000u, 0x40E00000u,
               0x3F800000u, 0x40000000u, 0x40400000u, 0x40800000u,
               0x40A00000u, 0x40C00000u);
    RUN_PS_AC("ps_muls0", ps_muls0, 0x41000000u, 0x41400000u,
              0x40000000u, 0x40400000u, 0x40800000u, 0x40A00000u);
    RUN_PS_AC("ps_muls1", ps_muls1, 0x41200000u, 0x41700000u,
              0x40000000u, 0x40400000u, 0x40800000u, 0x40A00000u);
    RUN_PS_ACB("ps_madds0", ps_madds0, 0x41100000u, 0x41600000u,
               0x40000000u, 0x40400000u, 0x40800000u, 0x40A00000u,
               0x3F800000u, 0x40000000u);
    RUN_PS_ACB("ps_madds1", ps_madds1, 0x41300000u, 0x41880000u,
               0x40000000u, 0x40400000u, 0x40800000u, 0x40A00000u,
               0x3F800000u, 0x40000000u);

    RUN_PS_AB("ps_merge00", ps_merge00, 0x3F800000u, 0x40400000u,
              0x3F800000u, 0x40000000u, 0x40400000u, 0x40800000u);
    RUN_PS_AB("ps_merge01", ps_merge01, 0x3F800000u, 0x40800000u,
              0x3F800000u, 0x40000000u, 0x40400000u, 0x40800000u);
    RUN_PS_AB("ps_merge10", ps_merge10, 0x40000000u, 0x40400000u,
              0x3F800000u, 0x40000000u, 0x40400000u, 0x40800000u);
    RUN_PS_AB("ps_merge11", ps_merge11, 0x40000000u, 0x40800000u,
              0x3F800000u, 0x40000000u, 0x40400000u, 0x40800000u);

    RUN_PS_CMP("ps_cmpu0 less", ps_cmpu0, 2, 0x8,
               0x3F800000u, 0x00000000u, 0x40000000u, 0x00000000u);
    RUN_PS_CMP("ps_cmpo0 greater", ps_cmpo0, 3, 0x4,
               0x40800000u, 0x00000000u, 0x40400000u, 0x00000000u);
    RUN_PS_CMP("ps_cmpu1 unordered", ps_cmpu1, 4, 0x1,
               0x00000000u, 0x7FC00000u, 0x00000000u, 0x40000000u);
    RUN_PS_CMP("ps_cmpo1 equal", ps_cmpo1, 5, 0x2,
               0x00000000u, 0x40000000u, 0x00000000u, 0x40000000u);

    RUN_PS_ACB("ps_sel", ps_sel, 0x41F00000u, 0x41A00000u,
               0x3F800000u, 0xBF800000u, 0x41F00000u, 0x42200000u,
               0x41200000u, 0x41A00000u);
}

static void test_fpu_arithmetic(void) {
    kprintf("--- FPU arithmetic ---\n");
    printf("--- FPU arithmetic ---\n");

    double a;
    double b;
    double out;
    u32 cr;

    a = 1.25;
    b = 2.5;
    asm volatile("fadds %0,%1,%2" : "=f"(out) : "f"(a), "f"(b));
    check_eq(f32_bits((float)out), 0x40700000u, "fadds result");

    a = 7.0;
    b = 1.5;
    asm volatile("fsubs %0,%1,%2" : "=f"(out) : "f"(a), "f"(b));
    check_eq(f32_bits((float)out), 0x40B00000u, "fsubs result");

    a = 3.0;
    b = 2.0;
    asm volatile("fmuls %0,%1,%2" : "=f"(out) : "f"(a), "f"(b));
    check_eq(f32_bits((float)out), 0x40C00000u, "fmuls result");

    a = 7.0;
    b = 2.0;
    asm volatile("fdivs %0,%1,%2" : "=f"(out) : "f"(a), "f"(b));
    check_eq(f32_bits((float)out), 0x40600000u, "fdivs result");

    a = 1.25;
    b = 2.5;
    asm volatile("fadd %0,%1,%2" : "=f"(out) : "f"(a), "f"(b));
    check_eq64(f64_bits(out), 0x400E000000000000ull, "fadd result");

    a = 7.0;
    b = 1.5;
    asm volatile("fsub %0,%1,%2" : "=f"(out) : "f"(a), "f"(b));
    check_eq64(f64_bits(out), 0x4016000000000000ull, "fsub result");

    a = 3.0;
    b = 2.0;
    asm volatile("fmul %0,%1,%2" : "=f"(out) : "f"(a), "f"(b));
    check_eq64(f64_bits(out), 0x4018000000000000ull, "fmul result");

    a = 7.0;
    b = 2.0;
    asm volatile("fdiv %0,%1,%2" : "=f"(out) : "f"(a), "f"(b));
    check_eq64(f64_bits(out), 0x400C000000000000ull, "fdiv result");

    a = f64_from_bits(0x8000000000000000ull);
    asm volatile("fmr %0,%1" : "=f"(out) : "f"(a));
    check_eq64(f64_bits(out), 0x8000000000000000ull, "fmr preserves negative zero");

    a = 2.5;
    asm volatile("fneg %0,%1" : "=f"(out) : "f"(a));
    check_eq64(f64_bits(out), 0xC004000000000000ull, "fneg flips sign");

    a = -2.5;
    asm volatile("fabs %0,%1" : "=f"(out) : "f"(a));
    check_eq64(f64_bits(out), 0x4004000000000000ull, "fabs clears sign");

    a = 2.5;
    asm volatile("fnabs %0,%1" : "=f"(out) : "f"(a));
    check_eq64(f64_bits(out), 0xC004000000000000ull, "fnabs sets sign");

    a = 1.1;
    asm volatile("frsp %0,%1" : "=f"(out) : "f"(a));
    check_eq(f32_bits((float)out), 0x3F8CCCCDu, "frsp rounds to single");

    a = -1.0;
    b = 4.0;
    double c = 3.0;
    asm volatile("fsel %0,%1,%2,%3" : "=f"(out) : "f"(a), "f"(c), "f"(b));
    check_eq64(f64_bits(out), 0x4010000000000000ull, "fsel negative selects fB");

    a = f64_from_bits(0x8000000000000000ull);
    asm volatile("fsel %0,%1,%2,%3" : "=f"(out) : "f"(a), "f"(c), "f"(b));
    check_eq64(f64_bits(out), 0x4008000000000000ull, "fsel negative zero selects fC");

    a = f64_from_bits(0x7FF8000000000000ull);
    asm volatile("fsel %0,%1,%2,%3" : "=f"(out) : "f"(a), "f"(c), "f"(b));
    check_eq64(f64_bits(out), 0x4010000000000000ull, "fsel NaN selects fB");

    write_fpscr(0);
    asm volatile("mtfsb1 31");
    check_eq(read_fpscr(), 0x00000001u, "mtfsb1 sets selected bit");
    asm volatile("mtfsb0 31");
    check_eq(read_fpscr(), 0x00000000u, "mtfsb0 clears selected bit");
    asm volatile("mtfsb1 0");
    check_eq(read_fpscr(), 0x80000000u, "mtfsb1 sets FX bit");
    asm volatile("mtfsb0 0");
    check_eq(read_fpscr(), 0, "mtfsb0 clears FX");
    asm volatile("mtfsb1 1");
    check_eq(read_fpscr(), 0, "mtfsb1 leaves FEX unchanged");
    asm volatile("mtfsb1 2");
    check_eq(read_fpscr(), 0, "mtfsb1 leaves VX unchanged");
    write_fpscr(0);

    a = 1.0;
    b = 2.0;
    asm volatile("fcmpu cr2,%1,%2\n\tmfcr %0" : "=r"(cr) : "f"(a), "f"(b) : "cr2");
    check_eq((cr >> 20) & 0xFu, 0x8, "fcmpu less");

    a = 2.0;
    b = 1.0;
    asm volatile("fcmpu cr2,%1,%2\n\tmfcr %0" : "=r"(cr) : "f"(a), "f"(b) : "cr2");
    check_eq((cr >> 20) & 0xFu, 0x4, "fcmpu greater");

    a = 2.0;
    b = 2.0;
    asm volatile("fcmpu cr2,%1,%2\n\tmfcr %0" : "=r"(cr) : "f"(a), "f"(b) : "cr2");
    check_eq((cr >> 20) & 0xFu, 0x2, "fcmpu equal");

    a = f64_from_bits(0x7FF8000000000000ull);
    b = 2.0;
    asm volatile("fcmpu cr2,%1,%2\n\tmfcr %0" : "=r"(cr) : "f"(a), "f"(b) : "cr2");
    check_eq((cr >> 20) & 0xFu, 0x1, "fcmpu unordered");

    a = 4.0;
    b = 3.0;
    asm volatile("fcmpo cr3,%1,%2\n\tmfcr %0" : "=r"(cr) : "f"(a), "f"(b) : "cr3");
    check_eq((cr >> 16) & 0xFu, 0x4, "fcmpo greater");
}

static void test_new_opcodes(void) {
    ATTRIBUTE_ALIGN(32) volatile u8 mem[256];
    ATTRIBUTE_ALIGN(32) u32 out[8];
    ATTRIBUTE_ALIGN(32) volatile u8 ps_b[8];
    ATTRIBUTE_ALIGN(32) volatile u8 ps_out[8];
    u32 value, cr;
    double fd;

    reference_printf("\n--- new opcode batch ---\n");
    memset((void*)mem, 0, sizeof(mem));
    memset(out, 0, sizeof(out));

    asm volatile("li 4,5\n\tli 0,0\n\tmtxer 0\n\taddme 3,4\n\tmr %0,3" : "=r"(value) : : "r0", "r3", "r4", "xer");
    check_eq(value, 4, "addme CA clear");
    asm volatile("li 4,5\n\tlis 0,0x2000\n\tmtxer 0\n\taddme 3,4\n\tmr %0,3" : "=r"(value) : : "r0", "r3", "r4", "xer");
    check_eq(value, 5, "addme CA set");
    asm volatile("lis 4,0x8000\n\tli 0,0\n\tmtxer 0\n\taddmeo 3,4\n\tmr %0,3\n\tmfxer %1" : "=r"(value), "=r"(cr) : : "r0", "r3", "r4", "xer");
    check_eq(value, 0x7FFFFFFFu, "addmeo overflow result");
    check_eq(cr & 0xC0000000u, 0xC0000000u, "addmeo sets OV SO");
    asm volatile("li 6,5\n\tli 0,0\n\tmtxer 0\n\tsubfme 5,6\n\tmr %0,5" : "=r"(value) : : "r0", "r5", "r6", "xer");
    check_eq(value, 0xFFFFFFF9u, "subfme CA clear");
    asm volatile("li 6,5\n\tlis 0,0x2000\n\tmtxer 0\n\tsubfme 5,6\n\tmr %0,5" : "=r"(value) : : "r0", "r5", "r6", "xer");
    check_eq(value, 0xFFFFFFFAu, "subfme CA set");
    asm volatile("lis 6,0x7fff\n\tori 6,6,0xffff\n\tli 0,0\n\tmtxer 0\n\tsubfmeo 5,6\n\tmr %0,5\n\tmfxer %1" : "=r"(value), "=r"(cr) : : "r0", "r5", "r6", "xer");
    check_eq(value, 0x7FFFFFFFu, "subfmeo overflow result");
    check_eq(cr & 0xC0000000u, 0xC0000000u, "subfmeo sets OV SO");

    for (u32 i = 0; i < 40; i++) mem[i] = (u8)(0x80u + i);
    asm volatile("mr 12,%1\n\tlswi 7,12,13\n\tstw 7,0(%0)\n\tstw 8,4(%0)\n\tstw 9,8(%0)\n\tstw 10,12(%0)"
                 : : "r"(out), "r"(mem) : "r7", "r8", "r9", "r10", "r12", "memory");
    check_eq(out[0], 0x80818283u, "lswi first word");
    check_eq(out[3], 0x8C000000u, "lswi partial word");

    asm volatile("mr 20,%1\n\tli 21,1\n\tli 0,6\n\tmtxer 0\n\tlswx 9,20,21\n\tstw 9,0(%0)\n\tstw 10,4(%0)"
                 : : "r"(out), "r"(mem) : "r0", "r9", "r10", "r20", "r21", "xer", "memory");
    check_eq(out[0], 0x81828384u, "lswx first word");
    check_eq(out[1], 0x85860000u, "lswx partial word");

    out[0] = 0x11223344u; out[1] = 0x55667788u; out[2] = 0x99AABBCCu; out[3] = 0xDDEEFF00u; out[4] = 0xDDEEFF00u;
    asm volatile("mr 10,%0\n\tlwz 20,0(%1)\n\tlwz 21,4(%1)\n\tlwz 22,8(%1)\n\tlwz 23,12(%1)\n\tlwz 24,16(%1)\n\tstswi 20,10,17"
                 : : "r"(mem + 0x40), "r"(out) : "r10", "r20", "r21", "r22", "r23", "r24", "memory");
    check_eq(be_load32(mem + 0x40), 0x11223344u, "stswi first word");
    check_eq(mem[0x50], 0xDDu, "stswi final partial byte");

    out[0] = 0xA1A2A3A4u; out[1] = 0xB1B2B3B4u;
    asm volatile("mr 10,%0\n\tli 11,2\n\tlwz 20,0(%1)\n\tlwz 21,4(%1)\n\tli 0,6\n\tmtxer 0\n\tstswx 20,10,11"
                 : : "r"(mem + 0x60), "r"(out) : "r0", "r10", "r11", "r20", "r21", "xer", "memory");
    check_eq(be_load32(mem + 0x62), 0xA1A2A3A4u, "stswx first word");
    check_eq((u32)be_load32(mem + 0x66) >> 16, 0xB1B2u, "stswx next register");

    be_store32(mem + 0x80, 0x12345678u);
    asm volatile("mr 18,%2\n\tli 19,0x80\n\tlwarx 17,18,19\n\tmr %0,17\n\tlis 20,0xCAFE\n\tori 20,20,0xBABE\n\tmr 21,%2\n\tli 22,0x80\n\tstwcx. 20,21,22\n\tmfcr %1"
                 : "=r"(value), "=r"(cr) : "r"(mem) : "r17", "r18", "r19", "r20", "r21", "r22", "cr0", "memory");
    check_eq(value, 0x12345678u, "lwarx value");
    check_eq(be_load32(mem + 0x80), 0xCAFEBABEu, "stwcx reserved store");
    check_eq(cr_field(cr, 0), 2, "stwcx success CR0");
    asm volatile("li 20,0\n\tmr 21,%1\n\tli 22,0x84\n\tstwcx. 20,21,22\n\tmfcr %0"
                 : "=r"(cr) : "r"(mem) : "r20", "r21", "r22", "cr0", "memory");
    check_eq(cr_field(cr, 0), 0, "stwcx consumed reservation");

    fd = f64_from_bits(0xFFF80000DEADBEEFull);
    asm volatile("stfiwx %0,%1,%2" : : "f"(fd), "r"(mem), "r"(0xA0) : "memory");
    check_eq(be_load32(mem + 0xA0), 0xDEADBEEFu, "stfiwx low word");

    { double b = 3.0; asm volatile("fres %0,%1" : "=f"(fd) : "f"(b)); value = (u32)f64_bits(fd); check_eq64(f64_bits(fd), f64_bits(fd), "fres estimate"); }
    { double b = 3.0; asm volatile("frsqrte %0,%1" : "=f"(fd) : "f"(b)); check_eq64(f64_bits(fd), f64_bits(fd), "frsqrte estimate"); }
    write_fpscr(0);
    { double b = 0.0; asm volatile("fres %0,%1" : "=f"(fd) : "f"(b)); check_eq64(f64_bits(fd), 0x7FF0000000000000ull, "fres positive zero"); value = read_fpscr(); check_eq(value, value, "fres zero FPSCR"); }
    write_fpscr(0);
    { double b = f64_from_bits(0x8000000000000000ull); asm volatile("fres %0,%1" : "=f"(fd) : "f"(b)); check_eq64(f64_bits(fd), 0xFFF0000000000000ull, "fres negative zero"); }
    write_fpscr(0x10u);
    { double b = 0.0; fd = 9.0; asm volatile("fres %0,%1" : "+f"(fd) : "f"(b)); check_eq64(f64_bits(fd), f64_bits(9.0), "fres ZE suppresses result"); }
    write_fpscr(0x04000000u);
    { double b = 0.0; asm volatile("fres %0,%1" : "=f"(fd) : "f"(b)); check_eq(read_fpscr() & 0x84000000u, 0x04000000u, "fres repeated ZX keeps FX clear"); }
    write_fpscr(0);
    { double b = -4.0; asm volatile("frsqrte %0,%1" : "=f"(fd) : "f"(b)); check_eq((u32)(f64_bits(fd) >> 32), 0x7FF80000u, "frsqrte negative QNaN"); value = read_fpscr(); check_eq(value, value, "frsqrte negative FPSCR"); }
    write_fpscr(0x80u);
    { double b = -4.0; fd = 9.0; asm volatile("frsqrte %0,%1" : "+f"(fd) : "f"(b)); check_eq64(f64_bits(fd), f64_bits(9.0), "frsqrte VE suppresses result"); }
    RUN_PS_B("ps_res estimate", ps_res, 0x3EAAA800u, 0x3E7FF800u, 0x40400000u, 0x40800000u);
    RUN_PS_B("ps_rsqrte estimate", ps_rsqrte, 0x3F13CA00u, 0x3EFFF400u, 0x40400000u, 0x40800000u);

    { double b = 2.5; asm volatile("fctiw %0,%1" : "=f"(fd) : "f"(b)); check_eq((u32)f64_bits(fd), 2, "fctiw ties to even"); }
    { double b = -2.9; asm volatile("fctiwz %0,%1" : "=f"(fd) : "f"(b)); check_eq((u32)f64_bits(fd), 0xFFFFFFFEu, "fctiwz truncates"); }
    write_fpscr(2u);
    { double b = 2.1; asm volatile("fctiw %0,%1" : "=f"(fd) : "f"(b)); check_eq((u32)f64_bits(fd), 3, "fctiw rounds positive infinity"); }
    write_fpscr(0);
    { double b = f64_from_bits(0x7FF0000000000000ull); asm volatile("fctiw %0,%1" : "=f"(fd) : "f"(b)); check_eq((u32)f64_bits(fd), 0x7FFFFFFFu, "fctiw positive overflow saturates"); value = read_fpscr(); check_eq(value, value, "fctiw overflow FPSCR"); }
    write_fpscr(0x80u);
    { double b = f64_from_bits(0x7FF0000000000000ull); fd = 9.0; asm volatile("fctiw %0,%1" : "+f"(fd) : "f"(b)); check_eq64(f64_bits(fd), f64_bits(9.0), "fctiw VE suppresses result"); }

#define RUN_FMA(label, op, want, a, c, b) do { double fa=(a), fc=(c), fb=(b), fr; asm volatile(#op " %0,%1,%2,%3" : "=f"(fr) : "f"(fa), "f"(fc), "f"(fb)); check_eq64(f64_bits(fr), f64_bits((double)(want)), (label)); } while (0)
#define RUN_FMAS(label, op, want, a, c, b) do { double fa=(a), fc=(c), fb=(b), fr; asm volatile(#op " %0,%1,%2,%3" : "=f"(fr) : "f"(fa), "f"(fc), "f"(fb)); check_eq(f32_bits((float)fr), f32_bits((float)(want)), (label)); } while (0)
    RUN_FMA("fmadd", fmadd, 10.0, 2.0, 3.0, 4.0);
    RUN_FMAS("fmadds", fmadds, 10.0, 2.0, 3.0, 4.0);
    RUN_FMAS("fmadds single-round tie", fmadds, f32_from_bits(0xBF55BF17u),
             f32_from_bits(0x42480000u), f32_from_bits(0xBC88CC38u),
             f32_from_bits(0x1B1C72A0u));
    RUN_FMA("fmadd fused cancellation", fmadd, f64_from_bits(0xB970000000000000ull),
            f64_from_bits(0x3FF0000000000001ull),
            f64_from_bits(0x3FEFFFFFFFFFFFFEull), -1.0);
    RUN_FMA("fmsub", fmsub, 11.0, 5.0, 3.0, 4.0);
    RUN_FMAS("fmsubs", fmsubs, 11.0, 5.0, 3.0, 4.0);
    RUN_FMA("fnmadd", fnmadd, -10.0, 2.0, 3.0, 4.0);
    RUN_FMAS("fnmadds", fnmadds, -10.0, 2.0, 3.0, 4.0);
    RUN_FMA("fnmsub", fnmsub, -11.0, 5.0, 3.0, 4.0);
    RUN_FMAS("fnmsubs", fnmsubs, -11.0, 5.0, 3.0, 4.0);
#undef RUN_FMA
#undef RUN_FMAS

    write_fpscr(0);
    { double a = f64_from_bits(0x7FF80000000000A1ull); double c = f64_from_bits(0x7FF80000000000C3ull); double b = f64_from_bits(0x7FF80000000000B2ull); asm volatile("fmadd %0,%1,%2,%3" : "=f"(fd) : "f"(a), "f"(c), "f"(b)); check_eq64(f64_bits(fd), 0x7FF80000000000A1ull, "fmadd QNaN operand order"); }
    write_fpscr(0x80u);
    { double a = 0.0; double c = f64_from_bits(0x7FF0000000000000ull); double b = 1.0; fd = 9.0; asm volatile("fmadd %0,%1,%2,%3" : "+f"(fd) : "f"(a), "f"(c), "f"(b)); check_eq64(f64_bits(fd), f64_bits(9.0), "fmadd VE suppresses result"); check_eq(read_fpscr() & 0x60100080u, 0x60100080u, "fmadd VE invalid FPSCR"); }
    write_fpscr(0);
    { double a = -2.0; double c = 3.0; double b = -4.0; asm volatile("fmadd %0,%1,%2,%3" : "=f"(fd) : "f"(a), "f"(c), "f"(b)); check_eq(read_fpscr() & 0x0001F000u, 0x00008000u, "fmadd negative FPRF"); }

    write_fpscr(0x12345678u); asm volatile("mffs %0" : "=f"(fd)); check_eq((u32)f64_bits(fd), 0x72345678u, "mffs low word");
    write_fpscr(0x000A0000u); asm volatile("mcrfs cr2,cr3\n\tmfcr %0" : "=r"(cr)); check_eq(cr_field(cr, 2), 0xAu, "mcrfs copies field");
    write_fpscr(0); asm volatile("mtfsfi 4,10"); check_eq(read_fpscr() & 0x0000F000u, 0x0000A000u, "mtfsfi field");
    fd = f64_from_bits(0xFFF8000012345678ull); asm volatile("mtfsf 0x5a,%0" : : "f"(fd)); value = read_fpscr(); check_eq(value, value, "mtfsf masked fields");

    value = 0xA5A5A5A5u;
    asm volatile("sync" : "+r"(value) : : "memory"); check_eq(value, 0xA5A5A5A5u, "sync preserves state");
    asm volatile("eieio" : "+r"(value) : : "memory"); check_eq(value, 0xA5A5A5A5u, "eieio preserves state");
    asm volatile("isync" : "+r"(value) : : "memory"); check_eq(value, 0xA5A5A5A5u, "isync preserves state");

    u32 a = 7;
    value = 0;
    asm volatile("twi 4,%1,-2" : "+r"(value) : "r"(a));
    check_eq(value, 0, "twi false does not trap");

    a = 2;
    u32 b = 1;
    value = 0;
    asm volatile("tw 6,%1,%2" : "+r"(value) : "r"(a), "r"(b));
    check_eq(value, 0, "tw false does not trap");

    u32 xer = 0xE0000000u;
    asm volatile(
        "mtxer %2\n"
        "mcrxr cr2\n"
        "mfcr %0\n"
        "mfxer %1\n"
        : "=&r"(cr), "=r"(xer)
        : "r"(xer)
        : "cr2", "xer"
    );
    check_eq(cr_field(cr, 2), 0xE, "mcrxr copies XER field");
    check_eq(xer & 0xE0000000u, 0, "mcrxr clears XER SO OV CA");

    u32 msr0, msr1;
    asm volatile(
        "mfmsr %0\n"
        "mtmsr %0\n"
        "mfmsr %1\n"
        : "=&r"(msr0), "=r"(msr1)
        :
        : "memory"
    );
    check(msr0 == msr1, "mfmsr/mtmsr roundtrip");

    u32 sr0, sr1;
    asm volatile(
        "mfsr %0,3\n"
        "mtsr 3,%0\n"
        "mfsr %1,3\n"
        : "=&r"(sr0), "=r"(sr1)
        :
        : "memory"
    );
    check(sr0 == sr1, "mfsr/mtsr roundtrip");

    a = (u32)mem;
    asm volatile(
        "mfsrin %0,%2\n"
        "mtsrin %0,%2\n"
        "mfsrin %1,%2\n"
        : "=&r"(sr0), "=r"(sr1)
        : "r"(a)
        : "memory"
    );
    check(sr0 == sr1, "mfsrin/mtsrin roundtrip");

    value = 0x5A5A5A5Au;
    asm volatile("dcbst 0,%1" : "+r"(value) : "r"(mem) : "memory"); check_eq(value, 0x5A5A5A5Au, "dcbst preserves state");
    asm volatile("dcbf 0,%1" : "+r"(value) : "r"(mem) : "memory"); check_eq(value, 0x5A5A5A5Au, "dcbf preserves state");
    asm volatile("dcbtst 0,%1" : "+r"(value) : "r"(mem) : "memory"); check_eq(value, 0x5A5A5A5Au, "dcbtst preserves state");
    asm volatile("dcbt 0,%1" : "+r"(value) : "r"(mem) : "memory"); check_eq(value, 0x5A5A5A5Au, "dcbt preserves state");
    asm volatile("dcbi 0,%1" : "+r"(value) : "r"(mem) : "memory"); check_eq(value, 0x5A5A5A5Au, "dcbi preserves state");
    asm volatile("icbi 0,%1" : "+r"(value) : "r"(mem) : "memory"); check_eq(value, 0x5A5A5A5Au, "icbi preserves state");
    asm volatile("tlbsync" : "+r"(value) : : "memory"); check_eq(value, 0x5A5A5A5Au, "tlbsync preserves state");

    u32 tbl0, tbl1, tbu0, tbu1;
    asm volatile(
        "mftbu %0\n"
        "mftb %1\n"
        "mftb %2\n"
        "mftbu %3\n"
        : "=r"(tbu0), "=r"(tbl0), "=r"(tbl1), "=r"(tbu1)
    );
    check((tbu1 == tbu0) || (tbu1 == tbu0 + 1), "mftb reads time base");
    check((tbl1 >= tbl0) || (tbu1 != tbu0), "mftb lower word advances");

    value = 0x5A5A5A5Au;
    asm volatile("tlbie %1" : "+r"(value) : "r"(mem) : "memory");
    check_eq(value, 0x5A5A5A5Au, "tlbie preserves state");
}

static void test_branches_and_spr(void) {
    kprintf("--- branches / SPR ---\n");
    printf("--- branches / SPR ---\n");

    u32 flag = 0;
    asm volatile(
        "b 1f\n"
        "li %0,1\n"
        "1:\n"
        : "+r"(flag)
    );
    check_eq(flag, 0, "b skips instruction");

    u32 saved_lr;
    u32 new_lr;
    asm volatile(
        "mflr %0\n"
        "bl 1f\n"
        "1:\n"
        "mflr %1\n"
        "mtlr %0\n"
        : "=&r"(saved_lr), "=r"(new_lr)
        :
        : "lr"
    );
    check(new_lr != 0, "bl sets LR nonzero");
    check(new_lr != saved_lr, "bl changes LR");

    check_eq(dolphin_test_blr_fn(), 0x55, "bclr/blr returns from asm function");
    check_eq(dolphin_test_bctr_fn(), 0x66, "bcctr/bctr jumps through CTR");

    u32 ctr_value = 5;
    u32 ctr_readback;
    asm volatile(
        "mtctr %1\n"
        "mfctr %0\n"
        : "=r"(ctr_readback)
        : "r"(ctr_value)
        : "ctr"
    );
    check_eq(ctr_readback, 5, "mtspr/mfspr CTR roundtrip");

    u32 lr_readback;
    asm volatile(
        "mflr %0\n"
        "mtlr %0\n"
        "mflr %1\n"
        : "=&r"(saved_lr), "=r"(lr_readback)
        :
        : "lr"
    );
    check_eq(lr_readback, saved_lr, "mtspr/mfspr LR roundtrip");
}

int main(void) {
    VIDEO_Init();

    GXRModeObj* rmode = VIDEO_GetPreferredMode(NULL);
    void* xfb = MEM_K0_TO_K1(SYS_AllocateFramebuffer(rmode));
    VIDEO_Configure(rmode);
    VIDEO_SetNextFramebuffer(xfb);
    VIDEO_SetBlack(FALSE);
    VIDEO_Flush();
    VIDEO_WaitVSync();
    if (rmode->viTVMode & VI_NON_INTERLACE) VIDEO_WaitVSync();

    CON_Init(xfb, 20, 20, rmode->fbWidth, rmode->xfbHeight,
             rmode->fbWidth * VI_DISPLAY_PIX_SZ);

    if (fatInitDefault()) {
        reference_file = fopen("sd:/dolrecomp_cpu_reference.txt", "w");
        if (!reference_file)
            reference_file = fopen("dolrecomp_cpu_reference.txt", "w");
    }

    reference_printf("\n=== DolRecomp opcode test (real PPC) ===\n\n");
    reference_printf("CPUREF_BEGIN,version,1\n");

    test_immediate_arithmetic();
    test_compare_and_bc();
    test_register_arithmetic();
    test_immediate_logical();
    test_logical_shift_rotate();
    test_loads();
    test_stores();
    test_indexed_memory();
    test_fpu_memory();
    test_psq_memory();
    test_paired_single_arithmetic();
    test_fpu_arithmetic();
    test_new_opcodes();
    test_branches_and_spr();

    reference_printf("\n%d passed, %d failed\n", pass_count, fail_count);

    if (fail_count == 0) {
        reference_printf("\nALL TESTS PASSED\n");
    } else {
        reference_printf("\nSOME TESTS FAILED\n");
    }

    reference_printf("CPUREF_END\n");
    if (reference_file)
        fclose(reference_file);

    while (1) {
        VIDEO_WaitVSync();
    }

    return 0;
}
