<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d0/ddf/rTwoOrder_8vhd" kind="file" language="VHDL">
    <compoundname>rTwoOrder.vhd</compoundname>
    <innerclass refid="de/d39/classrTwoOrder" prot="public">rTwoOrder</innerclass>
    <innerclass refid="d1/d1a/classrTwoOrder_1_1rtl" prot="private">rTwoOrder::rtl</innerclass>
    <briefdescription>
<para>Pipelined FFT reorder module. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"></codeline>
<codeline lineno="3"></codeline>
<codeline lineno="4"><highlight class="comment">--------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="5"><highlight class="comment">--</highlight></codeline>
<codeline lineno="6"><highlight class="comment">--<sp/>Copyright<sp/>2020</highlight></codeline>
<codeline lineno="7"><highlight class="comment">--<sp/>ASTRON<sp/>(Netherlands<sp/>Institute<sp/>for<sp/>Radio<sp/>Astronomy)<sp/>&lt;http://www.astron.nl/&gt;</highlight></codeline>
<codeline lineno="8"><highlight class="comment">--<sp/>P.O.Box<sp/>2,<sp/>7990<sp/>AA<sp/>Dwingeloo,<sp/>The<sp/>Netherlands</highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="10"><highlight class="comment">--<sp/>Licensed<sp/>under<sp/>the<sp/>Apache<sp/>License,<sp/>Version<sp/>2.0<sp/>(the<sp/>&quot;License&quot;);</highlight></codeline>
<codeline lineno="11"><highlight class="comment">--<sp/>you<sp/>may<sp/>not<sp/>use<sp/>this<sp/>file<sp/>except<sp/>in<sp/>compliance<sp/>with<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="12"><highlight class="comment">--<sp/>You<sp/>may<sp/>obtain<sp/>a<sp/>copy<sp/>of<sp/>the<sp/>License<sp/>at</highlight></codeline>
<codeline lineno="13"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="14"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>http://www.apache.org/licenses/LICENSE-2.0</highlight></codeline>
<codeline lineno="15"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="16"><highlight class="comment">--<sp/>Unless<sp/>required<sp/>by<sp/>applicable<sp/>law<sp/>or<sp/>agreed<sp/>to<sp/>in<sp/>writing,<sp/>software</highlight></codeline>
<codeline lineno="17"><highlight class="comment">--<sp/>distributed<sp/>under<sp/>the<sp/>License<sp/>is<sp/>distributed<sp/>on<sp/>an<sp/>&quot;AS<sp/>IS&quot;<sp/>BASIS,</highlight></codeline>
<codeline lineno="18"><highlight class="comment">--<sp/>WITHOUT<sp/>WARRANTIES<sp/>OR<sp/>CONDITIONS<sp/>OF<sp/>ANY<sp/>KIND,<sp/>either<sp/>express<sp/>or<sp/>implied.</highlight></codeline>
<codeline lineno="19"><highlight class="comment">--<sp/>See<sp/>the<sp/>License<sp/>for<sp/>the<sp/>specific<sp/>language<sp/>governing<sp/>permissions<sp/>and</highlight></codeline>
<codeline lineno="20"><highlight class="comment">--<sp/>limitations<sp/>under<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="21"><highlight class="comment">--</highlight></codeline>
<codeline lineno="22"><highlight class="comment">--------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="23"></codeline>
<codeline lineno="25" refid="de/d39/classrTwoOrder_1aa7c6d8fb8c5f6fbe7f49012d2c8d507c" refkind="member"><highlight class="vhdlkeyword">library<sp/></highlight><highlight class="keywordflow">ieee,<sp/>common_pkg_lib,<sp/>casper_counter_lib,<sp/>casper_ram_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="26" refid="de/d39/classrTwoOrder_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal">IEEE.std_logic_1164.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="27" refid="de/d39/classrTwoOrder_1a2edc34402b573437d5f25fa90ba4013e" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal">IEEE.numeric_std.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="28" refid="de/d39/classrTwoOrder_1a2ab0f5c2024b78be223a07febed70b0b" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="dd/dc9/classrTwoBFStage_1a52e8feec37d3182c926725569c712ce8" kindref="member">common_pkg_lib</ref>.common_pkg.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="29" refid="de/d39/classrTwoOrder_1a13b713e2d01354f970bdea6031d1f3c4" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal">casper_ram_lib.common_ram_pkg.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="30"></codeline>
<codeline lineno="51"></codeline>
<codeline lineno="52" refid="de/d39/classrTwoOrder" refkind="compound"><highlight class="keywordflow">entity<sp/></highlight><highlight class="normal"><ref refid="de/d39/classrTwoOrder" kindref="compound">rTwoOrder</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="53"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="54" refid="de/d39/classrTwoOrder_1a4202c592e82327c0997abed672750949" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a4202c592e82327c0997abed672750949" kindref="member">g_nof_points</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">8</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="55" refid="de/d39/classrTwoOrder_1abf3bb74f2a420dd08a5c95103a190138" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1abf3bb74f2a420dd08a5c95103a190138" kindref="member">g_bit_flip</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">boolean</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">true</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="56"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1ad423f7e95f137aee4ab8cbcd6c4ce189" kindref="member">g_nof_chan</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight></codeline>
<codeline lineno="57" refid="de/d39/classrTwoOrder_1ad423f7e95f137aee4ab8cbcd6c4ce189" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="58"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="59" refid="de/d39/classrTwoOrder_1a50da91b765765ac486df1b41692e962f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="60" refid="de/d39/classrTwoOrder_1ae106f17a2b73445119c8eb039d3e102e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="61" refid="de/d39/classrTwoOrder_1a7806d18db1fd1fb38f586f20e6d14b44" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a7806d18db1fd1fb38f586f20e6d14b44" kindref="member">in_dat</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="62" refid="de/d39/classrTwoOrder_1a3be166bb31449a4e95b74d5f66e28dd3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a3be166bb31449a4e95b74d5f66e28dd3" kindref="member">in_val</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="63" refid="de/d39/classrTwoOrder_1ae461aac71e83c9a9181981573a1fbade" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1ae461aac71e83c9a9181981573a1fbade" kindref="member">out_dat</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a871c6adc4a6cfa475a6396d52e927bec" kindref="member">out_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight></codeline>
<codeline lineno="65" refid="de/d39/classrTwoOrder_1a871c6adc4a6cfa475a6396d52e927bec" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="66"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/><ref refid="de/d39/classrTwoOrder" kindref="compound">rTwoOrder</ref>;</highlight></codeline>
<codeline lineno="67"></codeline>
<codeline lineno="68" refid="d1/d1a/classrTwoOrder_1_1rtl" refkind="compound"><highlight class="keywordflow">architecture</highlight><highlight class="normal"><sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl" kindref="compound">rtl</ref><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/><ref refid="de/d39/classrTwoOrder" kindref="compound">rTwoOrder</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="69"></codeline>
<codeline lineno="70" refid="d1/d1a/classrTwoOrder_1_1rtl_1a753fe051f58961cba253418e161476c5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a753fe051f58961cba253418e161476c5" kindref="member">c_nof_channels</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1ad423f7e95f137aee4ab8cbcd6c4ce189" kindref="member">g_nof_chan</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="71" refid="d1/d1a/classrTwoOrder_1_1rtl_1a4bcb0418ad06afc52e2149a445b20561" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a4bcb0418ad06afc52e2149a445b20561" kindref="member">c_dat_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a7806d18db1fd1fb38f586f20e6d14b44" kindref="member">in_dat</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlkeyword">length</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="72" refid="d1/d1a/classrTwoOrder_1_1rtl_1a61f8ed8d4a5da360ea68dbb764c93a8c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a61f8ed8d4a5da360ea68dbb764c93a8c" kindref="member">c_page_size</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a4202c592e82327c0997abed672750949" kindref="member">g_nof_points</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a753fe051f58961cba253418e161476c5" kindref="member">c_nof_channels</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="73" refid="d1/d1a/classrTwoOrder_1_1rtl_1a379b6909b686afed55835867d25ac971" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a379b6909b686afed55835867d25ac971" kindref="member">c_adr_points_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ceil_log2</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a4202c592e82327c0997abed672750949" kindref="member">g_nof_points</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="74" refid="d1/d1a/classrTwoOrder_1_1rtl_1ad637fe11d5da867e2852b7b05549591f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1ad637fe11d5da867e2852b7b05549591f" kindref="member">c_adr_chan_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1ad423f7e95f137aee4ab8cbcd6c4ce189" kindref="member">g_nof_chan</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="75" refid="d1/d1a/classrTwoOrder_1_1rtl_1a7259201a1ba823a81efa27dfbe79b755" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a7259201a1ba823a81efa27dfbe79b755" kindref="member">c_adr_tot_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a379b6909b686afed55835867d25ac971" kindref="member">c_adr_points_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1ad637fe11d5da867e2852b7b05549591f" kindref="member">c_adr_chan_w</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="76"></codeline>
<codeline lineno="77" refid="d1/d1a/classrTwoOrder_1_1rtl_1a025175c27a5eb8aabf515d125baa8fdb" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a025175c27a5eb8aabf515d125baa8fdb" kindref="member">adr_points_cnt</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a379b6909b686afed55835867d25ac971" kindref="member">c_adr_points_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="78" refid="d1/d1a/classrTwoOrder_1_1rtl_1a502ca72db8a180e5667f7b38295ba647" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a502ca72db8a180e5667f7b38295ba647" kindref="member">adr_chan_cnt</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1ad637fe11d5da867e2852b7b05549591f" kindref="member">c_adr_chan_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="79" refid="d1/d1a/classrTwoOrder_1_1rtl_1a626f99a560242c88cb2e26f2699c34db" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a626f99a560242c88cb2e26f2699c34db" kindref="member">adr_tot_cnt</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a7259201a1ba823a81efa27dfbe79b755" kindref="member">c_adr_tot_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="80"></codeline>
<codeline lineno="81" refid="d1/d1a/classrTwoOrder_1_1rtl_1a87249959c519c8998b3bb645e40239aa" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a87249959c519c8998b3bb645e40239aa" kindref="member">in_init</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="82" refid="d1/d1a/classrTwoOrder_1_1rtl_1a4ff90969a7b7f3f3f84c5f3bb5153711" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a4ff90969a7b7f3f3f84c5f3bb5153711" kindref="member">nxt_in_init</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="83" refid="d1/d1a/classrTwoOrder_1_1rtl_1a7155281a97295d4fa30e1d3d632d0bda" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a7155281a97295d4fa30e1d3d632d0bda" kindref="member">in_en</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="84"></codeline>
<codeline lineno="85" refid="d1/d1a/classrTwoOrder_1_1rtl_1a9befd984759be2e01e9906bfeaf9931f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a9befd984759be2e01e9906bfeaf9931f" kindref="member">cnt_ena</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="86"></codeline>
<codeline lineno="87" refid="d1/d1a/classrTwoOrder_1_1rtl_1a45b4755f3cebfced22a9f7240e31747c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a45b4755f3cebfced22a9f7240e31747c" kindref="member">next_page</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="88"></codeline>
<codeline lineno="89" refid="d1/d1a/classrTwoOrder_1_1rtl_1a590c45927de576ec09dd832da3f06ceb" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a590c45927de576ec09dd832da3f06ceb" kindref="member">wr_en</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="90" refid="d1/d1a/classrTwoOrder_1_1rtl_1a9de4e556f29ddc8b489202dad041d39c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a9de4e556f29ddc8b489202dad041d39c" kindref="member">wr_adr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a7259201a1ba823a81efa27dfbe79b755" kindref="member">c_adr_tot_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="91" refid="d1/d1a/classrTwoOrder_1_1rtl_1a720423856c7e71e9216cd7c85cc90f2d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a720423856c7e71e9216cd7c85cc90f2d" kindref="member">wr_dat</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a4bcb0418ad06afc52e2149a445b20561" kindref="member">c_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="92"></codeline>
<codeline lineno="93" refid="d1/d1a/classrTwoOrder_1_1rtl_1a11743541cd8707c7855cc73cfcd2b106" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a11743541cd8707c7855cc73cfcd2b106" kindref="member">rd_en</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="94" refid="d1/d1a/classrTwoOrder_1_1rtl_1a235c44d012b9e4e9b76c7947f86faeed" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a235c44d012b9e4e9b76c7947f86faeed" kindref="member">rd_adr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a7259201a1ba823a81efa27dfbe79b755" kindref="member">c_adr_tot_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="95" refid="d1/d1a/classrTwoOrder_1_1rtl_1ad3800bcd37bceb7628416990c1d15cd9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1ad3800bcd37bceb7628416990c1d15cd9" kindref="member">rd_dat</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a4bcb0418ad06afc52e2149a445b20561" kindref="member">c_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="96" refid="d1/d1a/classrTwoOrder_1_1rtl_1a35afa5c2a26447e2e5ce72a734dba743" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a35afa5c2a26447e2e5ce72a734dba743" kindref="member">rd_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="97"></codeline>
<codeline lineno="98"><highlight class="vhdlkeyword">begin</highlight></codeline>
<codeline lineno="99"></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1ae461aac71e83c9a9181981573a1fbade" kindref="member">out_dat</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1ad3800bcd37bceb7628416990c1d15cd9" kindref="member">rd_dat</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="101"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a871c6adc4a6cfa475a6396d52e927bec" kindref="member">out_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a35afa5c2a26447e2e5ce72a734dba743" kindref="member">rd_val</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="102"></codeline>
<codeline lineno="103" refid="d1/d1a/classrTwoOrder_1_1rtl_1ae94cd510f6b79c3cac0ccd7465a4d412" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>p_clk<sp/>:<sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">(<ref refid="de/d39/classrTwoOrder_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,<sp/><ref refid="de/d39/classrTwoOrder_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref>)</highlight></codeline>
<codeline lineno="104"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>begin</highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a87249959c519c8998b3bb645e40239aa" kindref="member">in_init</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">elsif</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="108"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a87249959c519c8998b3bb645e40239aa" kindref="member">in_init</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a4ff90969a7b7f3f3f84c5f3bb5153711" kindref="member">nxt_in_init</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="109"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="110"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="111"></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a4ff90969a7b7f3f3f84c5f3bb5153711" kindref="member">nxt_in_init</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">WHEN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a45b4755f3cebfced22a9f7240e31747c" kindref="member">next_page</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">ELSE</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a87249959c519c8998b3bb645e40239aa" kindref="member">in_init</ref></highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>keep<sp/>in_init<sp/>active<sp/>until<sp/>the<sp/>first<sp/>block<sp/>has<sp/>been<sp/>written</highlight></codeline>
<codeline lineno="113"></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a7155281a97295d4fa30e1d3d632d0bda" kindref="member">in_en</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">NOT</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a87249959c519c8998b3bb645e40239aa" kindref="member">in_init</ref></highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>disable<sp/>reading<sp/>of<sp/>the<sp/>first<sp/>block<sp/>for<sp/>convenience<sp/>in<sp/>verification,<sp/>because<sp/>it<sp/>contains<sp/>undefined<sp/>values</highlight></codeline>
<codeline lineno="115"></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a720423856c7e71e9216cd7c85cc90f2d" kindref="member">wr_dat</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a7806d18db1fd1fb38f586f20e6d14b44" kindref="member">in_dat</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a590c45927de576ec09dd832da3f06ceb" kindref="member">wr_en</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a3be166bb31449a4e95b74d5f66e28dd3" kindref="member">in_val</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="118"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a11743541cd8707c7855cc73cfcd2b106" kindref="member">rd_en</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a3be166bb31449a4e95b74d5f66e28dd3" kindref="member">in_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">AND</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a7155281a97295d4fa30e1d3d632d0bda" kindref="member">in_en</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="119"></codeline>
<codeline lineno="120"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a45b4755f3cebfced22a9f7240e31747c" kindref="member">next_page</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">when</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">unsigned</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a626f99a560242c88cb2e26f2699c34db" kindref="member">adr_tot_cnt</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a61f8ed8d4a5da360ea68dbb764c93a8c" kindref="member">c_page_size</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">and</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a590c45927de576ec09dd832da3f06ceb" kindref="member">wr_en</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="121"></codeline>
<codeline lineno="122"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a626f99a560242c88cb2e26f2699c34db" kindref="member">adr_tot_cnt</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a502ca72db8a180e5667f7b38295ba647" kindref="member">adr_chan_cnt</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a025175c27a5eb8aabf515d125baa8fdb" kindref="member">adr_points_cnt</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="123"></codeline>
<codeline lineno="124"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">gen_bit_flip</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1abf3bb74f2a420dd08a5c95103a190138" kindref="member">g_bit_flip</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">true</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight></codeline>
<codeline lineno="125"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a9de4e556f29ddc8b489202dad041d39c" kindref="member">wr_adr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a502ca72db8a180e5667f7b38295ba647" kindref="member">adr_chan_cnt</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">flip</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a025175c27a5eb8aabf515d125baa8fdb" kindref="member">adr_points_cnt</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>flip<sp/>the<sp/>addresses<sp/>to<sp/>perform<sp/>the<sp/>reorder</highlight></codeline>
<codeline lineno="126"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="127"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">no_bit_flip</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1abf3bb74f2a420dd08a5c95103a190138" kindref="member">g_bit_flip</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">false</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight></codeline>
<codeline lineno="128"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a9de4e556f29ddc8b489202dad041d39c" kindref="member">wr_adr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a626f99a560242c88cb2e26f2699c34db" kindref="member">adr_tot_cnt</ref></highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>do<sp/>not<sp/>flip<sp/>the<sp/>addresses<sp/>for<sp/>easier<sp/>debugging<sp/>with<sp/>tb_rTwoOrder</highlight></codeline>
<codeline lineno="129"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="130"></codeline>
<codeline lineno="131"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a235c44d012b9e4e9b76c7947f86faeed" kindref="member">rd_adr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a626f99a560242c88cb2e26f2699c34db" kindref="member">adr_tot_cnt</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="132"></codeline>
<codeline lineno="133"><highlight class="normal"><sp/><sp/><sp/><sp/>u_adr_point_cnt<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>casper_counter_lib.<ref refid="d1/dc3/classcommon__counter" kindref="compound">common_counter</ref></highlight></codeline>
<codeline lineno="134"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="135"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1a95ec3a363599c003a78ad4400301979b" kindref="member">g_latency</ref><sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="136"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1a3fcaac0a20358eef8f48e94fd4933c5e" kindref="member">g_init</ref><sp/><sp/><sp/><sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="137"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" kindref="member">g_width</ref><sp/><sp/><sp/>=&gt;<sp/>ceil_log2</highlight><highlight class="vhdlchar">(</highlight><highlight class="normal"><ref refid="de/d39/classrTwoOrder_1a4202c592e82327c0997abed672750949" kindref="member">g_nof_points</ref></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="138"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="139"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="140"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1ae9b5070dc93368d71f49ae554bc2de22" kindref="member">rst</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d39/classrTwoOrder_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref>,</highlight></codeline>
<codeline lineno="141"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d39/classrTwoOrder_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="142"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1ad2fe0513aa4e4f5326093ca63fbb48a9" kindref="member">cnt_en</ref><sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a9befd984759be2e01e9906bfeaf9931f" kindref="member">cnt_ena</ref>,</highlight></codeline>
<codeline lineno="143"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1a40e3ef614f1f55b88b0ed16a2ac5b186" kindref="member">count</ref><sp/><sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a025175c27a5eb8aabf515d125baa8fdb" kindref="member">adr_points_cnt</ref></highlight></codeline>
<codeline lineno="144"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="145"></codeline>
<codeline lineno="146"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Generate<sp/>on<sp/>c_nof_channels<sp/>to<sp/>avoid<sp/>simulation<sp/>warnings<sp/>on<sp/>TO_UINT(adr_chan_cnt)<sp/>when<sp/>adr_chan_cnt<sp/>is<sp/>a<sp/>NULL<sp/>array</highlight></codeline>
<codeline lineno="147"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">one_chan</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a753fe051f58961cba253418e161476c5" kindref="member">c_nof_channels</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight></codeline>
<codeline lineno="148"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a9befd984759be2e01e9906bfeaf9931f" kindref="member">cnt_ena</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">when</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a3be166bb31449a4e95b74d5f66e28dd3" kindref="member">in_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="149"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="150"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">more_chan</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a753fe051f58961cba253418e161476c5" kindref="member">c_nof_channels</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight></codeline>
<codeline lineno="151"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a9befd984759be2e01e9906bfeaf9931f" kindref="member">cnt_ena</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">when</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d39/classrTwoOrder_1a3be166bb31449a4e95b74d5f66e28dd3" kindref="member">in_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">and</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_UINT</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a502ca72db8a180e5667f7b38295ba647" kindref="member">adr_chan_cnt</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a753fe051f58961cba253418e161476c5" kindref="member">c_nof_channels</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="152"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="153"></codeline>
<codeline lineno="154"><highlight class="normal"><sp/><sp/><sp/><sp/>u_adr_chan_cnt<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>casper_counter_lib.<ref refid="d1/dc3/classcommon__counter" kindref="compound">common_counter</ref></highlight></codeline>
<codeline lineno="155"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="156"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1a95ec3a363599c003a78ad4400301979b" kindref="member">g_latency</ref><sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="157"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1a3fcaac0a20358eef8f48e94fd4933c5e" kindref="member">g_init</ref><sp/><sp/><sp/><sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="158"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" kindref="member">g_width</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d39/classrTwoOrder_1ad423f7e95f137aee4ab8cbcd6c4ce189" kindref="member">g_nof_chan</ref></highlight></codeline>
<codeline lineno="159"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="160"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="161"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1ae9b5070dc93368d71f49ae554bc2de22" kindref="member">rst</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d39/classrTwoOrder_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref>,</highlight></codeline>
<codeline lineno="162"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d39/classrTwoOrder_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="163"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1ad2fe0513aa4e4f5326093ca63fbb48a9" kindref="member">cnt_en</ref><sp/>=&gt;<sp/><ref refid="de/d39/classrTwoOrder_1a3be166bb31449a4e95b74d5f66e28dd3" kindref="member">in_val</ref>,</highlight></codeline>
<codeline lineno="164"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d1/dc3/classcommon__counter_1a40e3ef614f1f55b88b0ed16a2ac5b186" kindref="member">count</ref><sp/><sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a502ca72db8a180e5667f7b38295ba647" kindref="member">adr_chan_cnt</ref></highlight></codeline>
<codeline lineno="165"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="166"></codeline>
<codeline lineno="167"><highlight class="normal"><sp/><sp/><sp/><sp/>u_buff<sp/>:<sp/></highlight><highlight class="keywordflow">ENTITY</highlight><highlight class="normal"><sp/>casper_ram_lib.common_paged_ram_r_w</highlight></codeline>
<codeline lineno="168"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="169"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_str<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/></highlight><highlight class="keyword">&quot;use_adr&quot;</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="170"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_data_w<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a4bcb0418ad06afc52e2149a445b20561" kindref="member">c_dat_w</ref>,</highlight></codeline>
<codeline lineno="171"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_nof_pages<sp/><sp/><sp/><sp/><sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="172"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_page_sz<sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a61f8ed8d4a5da360ea68dbb764c93a8c" kindref="member">c_page_size</ref>,</highlight></codeline>
<codeline lineno="173"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_wr_start_page<sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="174"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_rd_start_page<sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="175"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_rd_latency<sp/><sp/><sp/><sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">1</highlight></codeline>
<codeline lineno="176"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="177"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="178"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>rst<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d39/classrTwoOrder_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref>,</highlight></codeline>
<codeline lineno="179"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>clk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d39/classrTwoOrder_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="180"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>wr_next_page<sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a45b4755f3cebfced22a9f7240e31747c" kindref="member">next_page</ref>,</highlight></codeline>
<codeline lineno="181"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>wr_adr<sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a9de4e556f29ddc8b489202dad041d39c" kindref="member">wr_adr</ref>,</highlight></codeline>
<codeline lineno="182"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>wr_en<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a590c45927de576ec09dd832da3f06ceb" kindref="member">wr_en</ref>,</highlight></codeline>
<codeline lineno="183"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>wr_dat<sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a720423856c7e71e9216cd7c85cc90f2d" kindref="member">wr_dat</ref>,</highlight></codeline>
<codeline lineno="184"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>rd_next_page<sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a45b4755f3cebfced22a9f7240e31747c" kindref="member">next_page</ref>,</highlight></codeline>
<codeline lineno="185"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>rd_adr<sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a235c44d012b9e4e9b76c7947f86faeed" kindref="member">rd_adr</ref>,</highlight></codeline>
<codeline lineno="186"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>rd_en<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a11743541cd8707c7855cc73cfcd2b106" kindref="member">rd_en</ref>,</highlight></codeline>
<codeline lineno="187"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>rd_dat<sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1ad3800bcd37bceb7628416990c1d15cd9" kindref="member">rd_dat</ref>,</highlight></codeline>
<codeline lineno="188"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>rd_val<sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d1/d1a/classrTwoOrder_1_1rtl_1a35afa5c2a26447e2e5ce72a734dba743" kindref="member">rd_val</ref></highlight></codeline>
<codeline lineno="189"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="190"></codeline>
<codeline lineno="191"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/>rtl;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/r2SDF_fft/rTwoOrder.vhd"/>
  </compounddef>
</doxygen>
