Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c68a785b7f7435c8ff12b7f38f88b85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot calc_ones_function_tb_behav xil_defaultlib.calc_ones_function_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'count' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_2/calc_ones_function_tb.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calc_ones_func
Compiling module xil_defaultlib.calc_ones_function_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot calc_ones_function_tb_behav
