Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Jul 30 13:36:50 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.188        0.000                      0                  226        0.209        0.000                      0                  226        3.000        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.188        0.000                      0                  226        0.209        0.000                      0                  226        3.000        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr2/out__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.014ns (21.171%)  route 3.776ns (78.829%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.973     0.973    fsm8/clk
    SLICE_X36Y53         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[1]/Q
                         net (fo=15, routed)          1.195     2.686    fsm8/fsm8_out[1]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 f  fsm8/out[0]_i_2__5/O
                         net (fo=3, routed)           0.585     3.395    fsm6/out_reg[1]_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.519 r  fsm6/out__0_i_10__1/O
                         net (fo=5, routed)           0.592     4.111    incr3/out__0_8
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.235 r  incr3/out__0_i_2__2/O
                         net (fo=40, routed)          0.876     5.111    incr3/OPMODE[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.235 r  incr3/out__0_i_16__0/O
                         net (fo=1, routed)           0.528     5.763    incr2/incr2_right[3]
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=45, unset)           0.924     7.924    incr2/clk
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -1.938     5.951    incr2/out__0
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr2/out__0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.014ns (21.365%)  route 3.732ns (78.635%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.973     0.973    fsm8/clk
    SLICE_X36Y53         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[1]/Q
                         net (fo=15, routed)          1.195     2.686    fsm8/fsm8_out[1]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 f  fsm8/out[0]_i_2__5/O
                         net (fo=3, routed)           0.585     3.395    fsm6/out_reg[1]_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.519 r  fsm6/out__0_i_10__1/O
                         net (fo=5, routed)           0.592     4.111    incr3/out__0_8
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.235 r  incr3/out__0_i_2__2/O
                         net (fo=40, routed)          0.959     5.194    incr3/OPMODE[0]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.318 r  incr3/out__0_i_30__0/O
                         net (fo=1, routed)           0.401     5.719    incr2/incr2_right[21]
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=45, unset)           0.924     7.924    incr2/clk
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -1.958     5.931    incr2/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr2/out__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.014ns (21.477%)  route 3.707ns (78.523%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.973     0.973    fsm8/clk
    SLICE_X36Y53         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[1]/Q
                         net (fo=15, routed)          1.195     2.686    fsm8/fsm8_out[1]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 f  fsm8/out[0]_i_2__5/O
                         net (fo=3, routed)           0.585     3.395    fsm6/out_reg[1]_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.519 r  fsm6/out__0_i_10__1/O
                         net (fo=5, routed)           0.592     4.111    incr3/out__0_8
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.235 r  incr3/out__0_i_2__2/O
                         net (fo=40, routed)          0.744     4.979    incr3/OPMODE[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.103 r  incr3/out__0_i_25__0/O
                         net (fo=1, routed)           0.591     5.694    incr2/incr2_right[26]
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=45, unset)           0.924     7.924    incr2/clk
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -1.958     5.931    incr2/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr2/out__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.014ns (21.574%)  route 3.686ns (78.426%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.973     0.973    fsm8/clk
    SLICE_X36Y53         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[1]/Q
                         net (fo=15, routed)          1.195     2.686    fsm8/fsm8_out[1]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 f  fsm8/out[0]_i_2__5/O
                         net (fo=3, routed)           0.585     3.395    fsm6/out_reg[1]_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.519 r  fsm6/out__0_i_10__1/O
                         net (fo=5, routed)           0.592     4.111    incr3/out__0_8
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.235 r  incr3/out__0_i_2__2/O
                         net (fo=40, routed)          0.770     5.005    incr3/OPMODE[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124     5.129 r  incr3/out__0_i_21__0/O
                         net (fo=1, routed)           0.544     5.673    incr2/incr2_right[30]
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=45, unset)           0.924     7.924    incr2/clk
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -1.958     5.931    incr2/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr2/out__0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.014ns (21.681%)  route 3.663ns (78.319%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.973     0.973    fsm8/clk
    SLICE_X36Y53         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[1]/Q
                         net (fo=15, routed)          1.195     2.686    fsm8/fsm8_out[1]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 f  fsm8/out[0]_i_2__5/O
                         net (fo=3, routed)           0.585     3.395    fsm6/out_reg[1]_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.519 r  fsm6/out__0_i_10__1/O
                         net (fo=5, routed)           0.592     4.111    incr3/out__0_8
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.235 r  incr3/out__0_i_2__2/O
                         net (fo=40, routed)          0.733     4.968    incr3/OPMODE[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.092 r  incr3/out__0_i_22__0/O
                         net (fo=1, routed)           0.558     5.650    incr2/incr2_right[29]
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=45, unset)           0.924     7.924    incr2/clk
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -1.958     5.931    incr2/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr2/out__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.014ns (21.819%)  route 3.633ns (78.181%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.973     0.973    fsm8/clk
    SLICE_X36Y53         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[1]/Q
                         net (fo=15, routed)          1.195     2.686    fsm8/fsm8_out[1]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 f  fsm8/out[0]_i_2__5/O
                         net (fo=3, routed)           0.585     3.395    fsm6/out_reg[1]_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.519 r  fsm6/out__0_i_10__1/O
                         net (fo=5, routed)           0.592     4.111    incr3/out__0_8
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.235 r  incr3/out__0_i_2__2/O
                         net (fo=40, routed)          0.859     5.094    incr3/OPMODE[0]
    SLICE_X37Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.218 r  incr3/out__0_i_28__0/O
                         net (fo=1, routed)           0.402     5.620    incr2/incr2_right[23]
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=45, unset)           0.924     7.924    incr2/clk
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -1.958     5.931    incr2/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr2/out__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.014ns (21.822%)  route 3.633ns (78.178%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.973     0.973    fsm8/clk
    SLICE_X36Y53         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[1]/Q
                         net (fo=15, routed)          1.195     2.686    fsm8/fsm8_out[1]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 f  fsm8/out[0]_i_2__5/O
                         net (fo=3, routed)           0.585     3.395    fsm6/out_reg[1]_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.519 r  fsm6/out__0_i_10__1/O
                         net (fo=5, routed)           0.592     4.111    incr3/out__0_8
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.235 r  incr3/out__0_i_2__2/O
                         net (fo=40, routed)          0.885     5.120    incr3/OPMODE[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.244 r  incr3/out__0_i_17__0/O
                         net (fo=1, routed)           0.376     5.620    incr2/incr2_right[2]
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=45, unset)           0.924     7.924    incr2/clk
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -1.938     5.951    incr2/out__0
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr2/out__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.014ns (21.853%)  route 3.626ns (78.147%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.973     0.973    fsm8/clk
    SLICE_X36Y53         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[1]/Q
                         net (fo=15, routed)          1.195     2.686    fsm8/fsm8_out[1]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 f  fsm8/out[0]_i_2__5/O
                         net (fo=3, routed)           0.585     3.395    fsm6/out_reg[1]_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.519 r  fsm6/out__0_i_10__1/O
                         net (fo=5, routed)           0.592     4.111    incr3/out__0_8
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.235 r  incr3/out__0_i_2__2/O
                         net (fo=40, routed)          0.725     4.960    incr3/OPMODE[0]
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.084 r  incr3/out__0_i_2__1/O
                         net (fo=1, routed)           0.529     5.613    incr2/incr2_right[17]
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=45, unset)           0.924     7.924    incr2/clk
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -1.938     5.951    incr2/out__0
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr2/out__0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.014ns (22.075%)  route 3.579ns (77.925%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.973     0.973    fsm8/clk
    SLICE_X36Y53         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[1]/Q
                         net (fo=15, routed)          1.195     2.686    fsm8/fsm8_out[1]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 f  fsm8/out[0]_i_2__5/O
                         net (fo=3, routed)           0.585     3.395    fsm6/out_reg[1]_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.519 r  fsm6/out__0_i_10__1/O
                         net (fo=5, routed)           0.592     4.111    incr3/out__0_8
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.235 r  incr3/out__0_i_2__2/O
                         net (fo=40, routed)          0.616     4.851    incr3/OPMODE[0]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.975 r  incr3/out__0_i_23__0/O
                         net (fo=1, routed)           0.591     5.566    incr2/incr2_right[28]
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=45, unset)           0.924     7.924    incr2/clk
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -1.958     5.931    incr2/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.566    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr2/out__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.014ns (22.165%)  route 3.561ns (77.835%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.973     0.973    fsm8/clk
    SLICE_X36Y53         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm8/out_reg[1]/Q
                         net (fo=15, routed)          1.195     2.686    fsm8/fsm8_out[1]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 f  fsm8/out[0]_i_2__5/O
                         net (fo=3, routed)           0.585     3.395    fsm6/out_reg[1]_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.519 r  fsm6/out__0_i_10__1/O
                         net (fo=5, routed)           0.592     4.111    incr3/out__0_8
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.235 r  incr3/out__0_i_2__2/O
                         net (fo=40, routed)          0.624     4.859    incr3/OPMODE[0]
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.983 r  incr3/out__0_i_32__0/O
                         net (fo=1, routed)           0.565     5.548    incr2/incr2_right[19]
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=45, unset)           0.924     7.924    incr2/clk
    DSP48_X2Y17          DSP48E1                                      r  incr2/out__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -1.958     5.931    incr2/out__0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  0.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.188%)  route 0.104ns (29.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.410     0.410    i0/clk
    SLICE_X36Y52         FDRE                                         r  i0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  i0/done_reg/Q
                         net (fo=7, routed)           0.104     0.663    fsm8/i0_done
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.098     0.761 r  fsm8/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.761    fsm8/out[0]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  fsm8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.432     0.432    fsm8/clk
    SLICE_X36Y52         FDRE                                         r  fsm8/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.120     0.552    fsm8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.410     0.410    cond_computed0/clk
    SLICE_X35Y55         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.145     0.697    fsm4/cond_computed0_out
    SLICE_X35Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.742 r  fsm4/out[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.742    cond_computed0/out_reg[0]_1
    SLICE_X35Y55         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.432     0.432    cond_computed0/clk
    SLICE_X35Y55         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.944%)  route 0.146ns (44.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.410     0.410    cond_computed0/clk
    SLICE_X35Y55         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.146     0.698    add2/cond_computed0_out
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.045     0.743 r  add2/out[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.743    cond_stored2/out_reg[0]_0
    SLICE_X35Y55         FDRE                                         r  cond_stored2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.432     0.432    cond_stored2/clk
    SLICE_X35Y55         FDRE                                         r  cond_stored2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.091     0.523    cond_stored2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm6/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.410     0.410    fsm6/clk
    SLICE_X34Y47         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm6/out_reg[2]/Q
                         net (fo=12, routed)          0.161     0.736    fsm6/out_reg[2]_0[1]
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.781 r  fsm6/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.781    fsm6/out[2]_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  fsm6/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.432     0.432    fsm6/clk
    SLICE_X34Y47         FDRE                                         r  fsm6/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.121     0.553    fsm6/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.480%)  route 0.114ns (33.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.410     0.410    fsm5/clk
    SLICE_X37Y54         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  fsm5/out_reg[1]/Q
                         net (fo=13, routed)          0.114     0.653    fsm5/fsm5_out[1]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.099     0.752 r  fsm5/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.752    fsm5/out[0]_i_1_n_0
    SLICE_X37Y54         FDRE                                         r  fsm5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.432     0.432    fsm5/clk
    SLICE_X37Y54         FDRE                                         r  fsm5/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.317%)  route 0.176ns (45.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.410     0.410    done_reg3/clk
    SLICE_X36Y49         FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  done_reg3/out_reg[0]/Q
                         net (fo=8, routed)           0.176     0.750    done_reg3/done_reg3_out
    SLICE_X36Y49         LUT5 (Prop_lut5_I1_O)        0.045     0.795 r  done_reg3/out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.795    done_reg3/out[0]_i_1__0_n_0
    SLICE_X36Y49         FDRE                                         r  done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.432     0.432    done_reg3/clk
    SLICE_X36Y49         FDRE                                         r  done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.121     0.553    done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 d_tmp0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            d_tmp0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.410     0.410    d_tmp0/clk
    SLICE_X34Y46         FDRE                                         r  d_tmp0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  d_tmp0/done_reg/Q
                         net (fo=3, routed)           0.186     0.760    fsm6/d_tmp0_done
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.805 r  fsm6/done_i_1__1/O
                         net (fo=1, routed)           0.000     0.805    d_tmp0/d_tmp0_write_en
    SLICE_X34Y46         FDRE                                         r  d_tmp0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.432     0.432    d_tmp0/clk
    SLICE_X34Y46         FDRE                                         r  d_tmp0/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     0.552    d_tmp0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fsm4/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.410     0.410    fsm4/clk
    SLICE_X37Y56         FDRE                                         r  fsm4/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm4/out_reg[2]/Q
                         net (fo=5, routed)           0.180     0.732    fsm4/fsm4_out[2]
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.777 r  fsm4/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.777    fsm4/out[2]_i_1_n_0
    SLICE_X37Y56         FDRE                                         r  fsm4/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.432     0.432    fsm4/clk
    SLICE_X37Y56         FDRE                                         r  fsm4/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm4/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.410     0.410    done_reg2/clk
    SLICE_X36Y48         FDRE                                         r  done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  done_reg2/out_reg[0]/Q
                         net (fo=6, routed)           0.187     0.762    done_reg2/done_reg2_out
    SLICE_X36Y48         LUT4 (Prop_lut4_I0_O)        0.045     0.807 r  done_reg2/out[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.807    done_reg2/out[0]_i_1__2_n_0
    SLICE_X36Y48         FDRE                                         r  done_reg2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.432     0.432    done_reg2/clk
    SLICE_X36Y48         FDRE                                         r  done_reg2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.120     0.552    done_reg2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.410     0.410    cond_computed1/clk
    SLICE_X38Y54         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.197     0.771    fsm5/cond_computed1_out
    SLICE_X38Y54         LUT5 (Prop_lut5_I1_O)        0.045     0.816 r  fsm5/out[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.816    cond_computed1/out_reg[0]_1
    SLICE_X38Y54         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=45, unset)           0.432     0.432    cond_computed1/clk
    SLICE_X38Y54         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.120     0.552    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y26   add1/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y22   add2/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y21   add3/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y18   add5/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y19   add6/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y20   add7/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y16   incr3/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y24   incr1/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y17   incr2/out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y23   incr0/out__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y45  D/done_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y55  cond_computed0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y54  cond_computed1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y48  cond_computed2/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y50  cond_computed3/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y61  cond_stored0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y44  cond_stored1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y55  cond_stored2/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y53  cond_stored3/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y47  cond_stored4/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y45  D/done_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y55  cond_computed0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y54  cond_computed1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y48  cond_computed2/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y50  cond_computed3/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y61  cond_stored0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y44  cond_stored1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y55  cond_stored2/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y53  cond_stored3/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y47  cond_stored4/out_reg[0]/C



