// Seed: 2570479711
module module_0 (
    input tri0 id_0
    , id_12, id_13,
    input tri1 id_1,
    output wor id_2,
    input supply1 id_3,
    output tri0 id_4,
    output uwire id_5
    , id_14,
    output wire id_6,
    input wor id_7,
    output tri id_8,
    input wor id_9,
    input tri1 id_10
);
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    output wor id_2,
    input tri id_3,
    input tri0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri id_8,
    output wand id_9,
    input supply1 id_10,
    output uwire id_11,
    output tri1 id_12,
    output supply1 id_13,
    input wand id_14,
    input tri1 id_15,
    input uwire id_16,
    input tri0 id_17,
    output tri1 id_18,
    input wire id_19,
    input tri1 id_20,
    input tri0 id_21,
    output wand id_22,
    input supply1 id_23,
    input supply1 id_24,
    input supply1 id_25
);
  module_0(
      id_5, id_10, id_11, id_5, id_1, id_18, id_2, id_8, id_1, id_21, id_10
  );
  assign id_11 = id_5;
  xnor (
      id_18,
      id_10,
      id_14,
      id_24,
      id_5,
      id_23,
      id_15,
      id_20,
      id_6,
      id_16,
      id_25,
      id_3,
      id_8,
      id_21,
      id_7,
      id_17,
      id_4,
      id_19
  );
endmodule
