// Seed: 1731145321
module module_0 #(
    parameter id_5 = 32'd45,
    parameter id_6 = 32'd83
) (
    output supply1 id_0,
    output uwire   id_1
);
  wand id_4;
  defparam id_5.id_6 = id_3 - 1;
  always $display(id_5, id_4);
endmodule
module module_1 #(
    parameter id_58 = 32'd72,
    parameter id_59 = 32'd98
) (
    input supply1 id_0,
    input wand id_1,
    output logic id_2,
    input supply0 id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri id_6
    , id_54,
    input tri id_7,
    output supply0 id_8,
    output tri0 id_9,
    input tri1 id_10,
    output supply1 id_11,
    output wire id_12,
    output wand id_13,
    input wire id_14,
    input tri id_15,
    output tri1 id_16
    , id_55,
    output tri1 id_17,
    input tri1 id_18,
    output wire id_19,
    input uwire id_20,
    input wor id_21,
    output wire id_22,
    input wand id_23,
    output uwire id_24,
    input wire id_25,
    input supply0 id_26,
    input supply1 id_27,
    output tri id_28,
    input tri id_29,
    input supply1 id_30,
    input tri0 id_31,
    output wor id_32,
    output tri1 id_33,
    output uwire id_34,
    output wand id_35,
    input tri1 id_36,
    output tri1 id_37,
    output tri1 id_38,
    input wire id_39,
    output wor id_40,
    input tri1 id_41,
    input supply1 id_42,
    output wor id_43,
    input wire id_44,
    output supply0 id_45,
    input uwire id_46,
    output tri id_47
    , id_56,
    input tri1 id_48,
    input wor id_49,
    input uwire id_50
    , id_57,
    output tri0 id_51,
    input tri id_52
);
  always @(id_50 == 1 or posedge 1 or posedge 1) begin
    begin
      id_2 <= {id_26 & 1, 1'b0};
    end
  end
  defparam id_58.id_59 = 1 - id_56; module_0(
      id_40, id_47
  );
endmodule
