{
  "module_name": "e1000_phy.h",
  "hash_id": "1b704f4498af40b93407a44050c8a3fd6cf93fc48dd0ff3a69222d8f661e7fbf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/igb/e1000_phy.h",
  "human_readable_source": " \n \n\n#ifndef _E1000_PHY_H_\n#define _E1000_PHY_H_\n\nenum e1000_ms_type {\n\te1000_ms_hw_default = 0,\n\te1000_ms_force_master,\n\te1000_ms_force_slave,\n\te1000_ms_auto\n};\n\nenum e1000_smart_speed {\n\te1000_smart_speed_default = 0,\n\te1000_smart_speed_on,\n\te1000_smart_speed_off\n};\n\ns32  igb_check_downshift(struct e1000_hw *hw);\ns32  igb_check_reset_block(struct e1000_hw *hw);\ns32  igb_copper_link_setup_igp(struct e1000_hw *hw);\ns32  igb_copper_link_setup_m88(struct e1000_hw *hw);\ns32  igb_copper_link_setup_m88_gen2(struct e1000_hw *hw);\ns32  igb_phy_force_speed_duplex_igp(struct e1000_hw *hw);\ns32  igb_phy_force_speed_duplex_m88(struct e1000_hw *hw);\ns32  igb_get_cable_length_m88(struct e1000_hw *hw);\ns32  igb_get_cable_length_m88_gen2(struct e1000_hw *hw);\ns32  igb_get_cable_length_igp_2(struct e1000_hw *hw);\ns32  igb_get_phy_id(struct e1000_hw *hw);\ns32  igb_get_phy_info_igp(struct e1000_hw *hw);\ns32  igb_get_phy_info_m88(struct e1000_hw *hw);\ns32  igb_phy_sw_reset(struct e1000_hw *hw);\ns32  igb_phy_hw_reset(struct e1000_hw *hw);\ns32  igb_read_phy_reg_igp(struct e1000_hw *hw, u32 offset, u16 *data);\ns32  igb_set_d3_lplu_state(struct e1000_hw *hw, bool active);\ns32  igb_setup_copper_link(struct e1000_hw *hw);\ns32  igb_write_phy_reg_igp(struct e1000_hw *hw, u32 offset, u16 data);\ns32  igb_phy_has_link(struct e1000_hw *hw, u32 iterations,\n\t\t\t\tu32 usec_interval, bool *success);\nvoid igb_power_up_phy_copper(struct e1000_hw *hw);\nvoid igb_power_down_phy_copper(struct e1000_hw *hw);\ns32  igb_phy_init_script_igp3(struct e1000_hw *hw);\ns32  igb_initialize_M88E1512_phy(struct e1000_hw *hw);\ns32  igb_initialize_M88E1543_phy(struct e1000_hw *hw);\ns32  igb_read_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 *data);\ns32  igb_write_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 data);\ns32  igb_read_phy_reg_i2c(struct e1000_hw *hw, u32 offset, u16 *data);\ns32  igb_write_phy_reg_i2c(struct e1000_hw *hw, u32 offset, u16 data);\ns32  igb_read_sfp_data_byte(struct e1000_hw *hw, u16 offset, u8 *data);\ns32  igb_copper_link_setup_82580(struct e1000_hw *hw);\ns32  igb_get_phy_info_82580(struct e1000_hw *hw);\ns32  igb_phy_force_speed_duplex_82580(struct e1000_hw *hw);\ns32  igb_get_cable_length_82580(struct e1000_hw *hw);\ns32  igb_read_phy_reg_82580(struct e1000_hw *hw, u32 offset, u16 *data);\ns32  igb_write_phy_reg_82580(struct e1000_hw *hw, u32 offset, u16 data);\ns32  igb_check_polarity_m88(struct e1000_hw *hw);\n\n \n#define IGP01E1000_PHY_PORT_CONFIG        0x10  \n#define IGP01E1000_PHY_PORT_STATUS        0x11  \n#define IGP01E1000_PHY_PORT_CTRL          0x12  \n#define IGP01E1000_PHY_LINK_HEALTH        0x13  \n#define IGP02E1000_PHY_POWER_MGMT         0x19  \n#define IGP01E1000_PHY_PAGE_SELECT        0x1F  \n#define IGP01E1000_PHY_PCS_INIT_REG       0x00B4\n#define IGP01E1000_PHY_POLARITY_MASK      0x0078\n#define IGP01E1000_PSCR_AUTO_MDIX         0x1000\n#define IGP01E1000_PSCR_FORCE_MDI_MDIX    0x2000  \n#define IGP01E1000_PSCFR_SMART_SPEED      0x0080\n\n#define I82580_ADDR_REG                   16\n#define I82580_CFG_REG                    22\n#define I82580_CFG_ASSERT_CRS_ON_TX       BIT(15)\n#define I82580_CFG_ENABLE_DOWNSHIFT       (3u << 10)  \n#define I82580_CTRL_REG                   23\n#define I82580_CTRL_DOWNSHIFT_MASK        (7u << 10)\n\n \n#define I82580_PHY_CTRL_2            18\n#define I82580_PHY_LBK_CTRL          19\n#define I82580_PHY_STATUS_2          26\n#define I82580_PHY_DIAG_STATUS       31\n\n \n#define I82580_PHY_STATUS2_REV_POLARITY   0x0400\n#define I82580_PHY_STATUS2_MDIX           0x0800\n#define I82580_PHY_STATUS2_SPEED_MASK     0x0300\n#define I82580_PHY_STATUS2_SPEED_1000MBPS 0x0200\n#define I82580_PHY_STATUS2_SPEED_100MBPS  0x0100\n\n \n#define I82580_PHY_CTRL2_MANUAL_MDIX      0x0200\n#define I82580_PHY_CTRL2_AUTO_MDI_MDIX    0x0400\n#define I82580_PHY_CTRL2_MDIX_CFG_MASK    0x0600\n\n \n#define I82580_DSTATUS_CABLE_LENGTH       0x03FC\n#define I82580_DSTATUS_CABLE_LENGTH_SHIFT 2\n\n \n#define E1000_82580_PHY_POWER_MGMT\t0xE14\n#define E1000_82580_PM_SPD\t\t0x0001  \n#define E1000_82580_PM_D0_LPLU\t\t0x0002  \n#define E1000_82580_PM_D3_LPLU\t\t0x0004  \n#define E1000_82580_PM_GO_LINKD\t\t0x0020  \n\n \n#define IGP02E1000_PM_D0_LPLU             0x0002  \n#define IGP02E1000_PM_D3_LPLU             0x0004  \n#define IGP01E1000_PLHR_SS_DOWNGRADE      0x8000\n#define IGP01E1000_PSSR_POLARITY_REVERSED 0x0002\n#define IGP01E1000_PSSR_MDIX              0x0800\n#define IGP01E1000_PSSR_SPEED_MASK        0xC000\n#define IGP01E1000_PSSR_SPEED_1000MBPS    0xC000\n#define IGP02E1000_PHY_CHANNEL_NUM        4\n#define IGP02E1000_PHY_AGC_A              0x11B1\n#define IGP02E1000_PHY_AGC_B              0x12B1\n#define IGP02E1000_PHY_AGC_C              0x14B1\n#define IGP02E1000_PHY_AGC_D              0x18B1\n#define IGP02E1000_AGC_LENGTH_SHIFT       9    \n#define IGP02E1000_AGC_LENGTH_MASK        0x7F\n#define IGP02E1000_AGC_RANGE              15\n\n#define E1000_CABLE_LENGTH_UNDEFINED      0xFF\n\n \n#define E1000_SFF_IDENTIFIER_OFFSET\t0x00\n#define E1000_SFF_IDENTIFIER_SFF\t0x02\n#define E1000_SFF_IDENTIFIER_SFP\t0x03\n\n#define E1000_SFF_ETH_FLAGS_OFFSET\t0x06\n \nstruct e1000_sfp_flags {\n\tu8 e1000_base_sx:1;\n\tu8 e1000_base_lx:1;\n\tu8 e1000_base_cx:1;\n\tu8 e1000_base_t:1;\n\tu8 e100_base_lx:1;\n\tu8 e100_base_fx:1;\n\tu8 e10_base_bx10:1;\n\tu8 e10_base_px:1;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}