example-0: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out and output the out value

    // test crew by tacing and try to detect false errors 
    
    data value = 22;    // some logic, multiple boxes, toAnd(11) 
    
    
"""
a 1 -> a 2 -> a 3 -> a 4
b 1 -> b 2 -> b 3 -> b 4
AND returns value of and(a, b)
        out -> and(a, b)
"""
    
My module generates an AND of 2 inputs: a and b.

"""
language: python3, aio
operating system: HTC WIN10
                 python: python 3.7.1 GTI 8778 /MSC v1800 Intel(R) C/C++ 201402L build 8768
hardware: Dell INNOTEK ec300
"""

================================================================
example-1: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out if the 
    // inputs are both set 
    // OUT -> out if a and b are both set 
    // IN -> FORBIDDEN if both inputs are not set 
arbitrary_signal and_gate_sig( 
    input a, 
    input b, 
    output out );

    // implement the gate so that
    // the IN bit signals the forbidden result
    out = a and b;

and_gate( IN, IN, IN );
and_gate( IN, a, IN );
and_gate( a, b, IN );
and_gate( a, a, IN );
and_gate( a, b, b );
and_gate( b, a, a );
and_gate( b, b, b );

return 0;
}

================================================================
example-2: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
(out == value "and")
        {	

	out <= a ^ b;
	
}

================================================================
