<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/sams70/instance/instance_usart2.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_21556195f4a4c397f44356c338631820.xhtml">sams70</a></li><li class="navelem"><a class="el" href="dir_ee539aaf5a746dce4af541bdfbd954b4.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_usart2.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="sams70_2instance_2instance__usart2_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="sams70_2instance_2instance__usart2_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a18195803a810940d88411b18bb83a1eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a18195803a810940d88411b18bb83a1eb">REG_USART2_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C000U)</td></tr>
<tr class="memdesc:a18195803a810940d88411b18bb83a1eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Control Register  <a href="#a18195803a810940d88411b18bb83a1eb">More...</a><br /></td></tr>
<tr class="separator:a18195803a810940d88411b18bb83a1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0375443b7f68224ebf72c9ec8069acd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a0375443b7f68224ebf72c9ec8069acd2">REG_USART2_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C004U)</td></tr>
<tr class="memdesc:a0375443b7f68224ebf72c9ec8069acd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Mode Register  <a href="#a0375443b7f68224ebf72c9ec8069acd2">More...</a><br /></td></tr>
<tr class="separator:a0375443b7f68224ebf72c9ec8069acd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfafddd2c7ebb266f0723b5374f4e697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#abfafddd2c7ebb266f0723b5374f4e697">REG_USART2_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C008U)</td></tr>
<tr class="memdesc:abfafddd2c7ebb266f0723b5374f4e697"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Interrupt Enable Register  <a href="#abfafddd2c7ebb266f0723b5374f4e697">More...</a><br /></td></tr>
<tr class="separator:abfafddd2c7ebb266f0723b5374f4e697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850ee6dc1187f8ca20f1c725d1998fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a850ee6dc1187f8ca20f1c725d1998fb2">REG_USART2_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C00CU)</td></tr>
<tr class="memdesc:a850ee6dc1187f8ca20f1c725d1998fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Interrupt Disable Register  <a href="#a850ee6dc1187f8ca20f1c725d1998fb2">More...</a><br /></td></tr>
<tr class="separator:a850ee6dc1187f8ca20f1c725d1998fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219807de9ea90f0aa9976d4b19de22e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a219807de9ea90f0aa9976d4b19de22e4">REG_USART2_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C010U)</td></tr>
<tr class="memdesc:a219807de9ea90f0aa9976d4b19de22e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Interrupt Mask Register  <a href="#a219807de9ea90f0aa9976d4b19de22e4">More...</a><br /></td></tr>
<tr class="separator:a219807de9ea90f0aa9976d4b19de22e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7552b043ad8aa56d8d78011936345a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a7552b043ad8aa56d8d78011936345a72">REG_USART2_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C014U)</td></tr>
<tr class="memdesc:a7552b043ad8aa56d8d78011936345a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Channel Status Register  <a href="#a7552b043ad8aa56d8d78011936345a72">More...</a><br /></td></tr>
<tr class="separator:a7552b043ad8aa56d8d78011936345a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2afd5d9258c77eb14e2bb1e5971b0535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a2afd5d9258c77eb14e2bb1e5971b0535">REG_USART2_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C018U)</td></tr>
<tr class="memdesc:a2afd5d9258c77eb14e2bb1e5971b0535"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receive Holding Register  <a href="#a2afd5d9258c77eb14e2bb1e5971b0535">More...</a><br /></td></tr>
<tr class="separator:a2afd5d9258c77eb14e2bb1e5971b0535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcedf7e841314bb65a475675c0b25005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#afcedf7e841314bb65a475675c0b25005">REG_USART2_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C01CU)</td></tr>
<tr class="memdesc:afcedf7e841314bb65a475675c0b25005"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmit Holding Register  <a href="#afcedf7e841314bb65a475675c0b25005">More...</a><br /></td></tr>
<tr class="separator:afcedf7e841314bb65a475675c0b25005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c2fb876aa7f3e8e2c8a30c633de7ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a1c2fb876aa7f3e8e2c8a30c633de7ecf">REG_USART2_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C020U)</td></tr>
<tr class="memdesc:a1c2fb876aa7f3e8e2c8a30c633de7ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Baud Rate Generator Register  <a href="#a1c2fb876aa7f3e8e2c8a30c633de7ecf">More...</a><br /></td></tr>
<tr class="separator:a1c2fb876aa7f3e8e2c8a30c633de7ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e322f22b625513f69adf7fdc4ac8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#af9e322f22b625513f69adf7fdc4ac8ee">REG_USART2_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C024U)</td></tr>
<tr class="memdesc:af9e322f22b625513f69adf7fdc4ac8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receiver Time-out Register  <a href="#af9e322f22b625513f69adf7fdc4ac8ee">More...</a><br /></td></tr>
<tr class="separator:af9e322f22b625513f69adf7fdc4ac8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc6717043d286ae9cf9f7d58b7ee5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a4dc6717043d286ae9cf9f7d58b7ee5f7">REG_USART2_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C028U)</td></tr>
<tr class="memdesc:a4dc6717043d286ae9cf9f7d58b7ee5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmitter Timeguard Register  <a href="#a4dc6717043d286ae9cf9f7d58b7ee5f7">More...</a><br /></td></tr>
<tr class="separator:a4dc6717043d286ae9cf9f7d58b7ee5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affda364bb1c955c29d560c7a25bce768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#affda364bb1c955c29d560c7a25bce768">REG_USART2_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C040U)</td></tr>
<tr class="memdesc:affda364bb1c955c29d560c7a25bce768"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) FI DI Ratio Register  <a href="#affda364bb1c955c29d560c7a25bce768">More...</a><br /></td></tr>
<tr class="separator:affda364bb1c955c29d560c7a25bce768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76bee2677a1b9b4f22b54eca25100aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#ad76bee2677a1b9b4f22b54eca25100aa">REG_USART2_NER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C044U)</td></tr>
<tr class="memdesc:ad76bee2677a1b9b4f22b54eca25100aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Number of Errors Register  <a href="#ad76bee2677a1b9b4f22b54eca25100aa">More...</a><br /></td></tr>
<tr class="separator:ad76bee2677a1b9b4f22b54eca25100aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae0cef1f5054b19bb725856564d7400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#aaae0cef1f5054b19bb725856564d7400">REG_USART2_IF</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C04CU)</td></tr>
<tr class="memdesc:aaae0cef1f5054b19bb725856564d7400"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) IrDA Filter Register  <a href="#aaae0cef1f5054b19bb725856564d7400">More...</a><br /></td></tr>
<tr class="separator:aaae0cef1f5054b19bb725856564d7400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e04f92ba486b41cd621b4a26fd24dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a1e04f92ba486b41cd621b4a26fd24dec">REG_USART2_MAN</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C050U)</td></tr>
<tr class="memdesc:a1e04f92ba486b41cd621b4a26fd24dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Manchester Configuration Register  <a href="#a1e04f92ba486b41cd621b4a26fd24dec">More...</a><br /></td></tr>
<tr class="separator:a1e04f92ba486b41cd621b4a26fd24dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede45d4a00fe55b5d460e81eea4ed02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#aede45d4a00fe55b5d460e81eea4ed02d">REG_USART2_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C054U)</td></tr>
<tr class="memdesc:aede45d4a00fe55b5d460e81eea4ed02d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LIN Mode Register  <a href="#aede45d4a00fe55b5d460e81eea4ed02d">More...</a><br /></td></tr>
<tr class="separator:aede45d4a00fe55b5d460e81eea4ed02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88be5717573cc7b59e809bbb32190dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#ab88be5717573cc7b59e809bbb32190dc">REG_USART2_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C058U)</td></tr>
<tr class="memdesc:ab88be5717573cc7b59e809bbb32190dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LIN Identifier Register  <a href="#ab88be5717573cc7b59e809bbb32190dc">More...</a><br /></td></tr>
<tr class="separator:ab88be5717573cc7b59e809bbb32190dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad070ded9929be4ed7d51c330e4b72b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#ad070ded9929be4ed7d51c330e4b72b4d">REG_USART2_LINBRR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C05CU)</td></tr>
<tr class="memdesc:ad070ded9929be4ed7d51c330e4b72b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LIN Baud Rate Register  <a href="#ad070ded9929be4ed7d51c330e4b72b4d">More...</a><br /></td></tr>
<tr class="separator:ad070ded9929be4ed7d51c330e4b72b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16b9aec9240800e3daced1dc51bbc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#af16b9aec9240800e3daced1dc51bbc71">REG_USART2_LONMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C060U)</td></tr>
<tr class="memdesc:af16b9aec9240800e3daced1dc51bbc71"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Mode Register  <a href="#af16b9aec9240800e3daced1dc51bbc71">More...</a><br /></td></tr>
<tr class="separator:af16b9aec9240800e3daced1dc51bbc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6bc122888bd6d76695217153104b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a0c6bc122888bd6d76695217153104b2d">REG_USART2_LONPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C064U)</td></tr>
<tr class="memdesc:a0c6bc122888bd6d76695217153104b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Preamble Register  <a href="#a0c6bc122888bd6d76695217153104b2d">More...</a><br /></td></tr>
<tr class="separator:a0c6bc122888bd6d76695217153104b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8b0b0b7bf9d2f2464f20053ac628a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a5c8b0b0b7bf9d2f2464f20053ac628a3">REG_USART2_LONDL</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C068U)</td></tr>
<tr class="memdesc:a5c8b0b0b7bf9d2f2464f20053ac628a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Data Length Register  <a href="#a5c8b0b0b7bf9d2f2464f20053ac628a3">More...</a><br /></td></tr>
<tr class="separator:a5c8b0b0b7bf9d2f2464f20053ac628a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c5f71d1782c442dcd28f01ed246ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#aa2c5f71d1782c442dcd28f01ed246ed3">REG_USART2_LONL2HDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C06CU)</td></tr>
<tr class="memdesc:aa2c5f71d1782c442dcd28f01ed246ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON L2HDR Register  <a href="#aa2c5f71d1782c442dcd28f01ed246ed3">More...</a><br /></td></tr>
<tr class="separator:aa2c5f71d1782c442dcd28f01ed246ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ded076657c232c9c9c0b7e55cc7ff33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a4ded076657c232c9c9c0b7e55cc7ff33">REG_USART2_LONBL</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C070U)</td></tr>
<tr class="memdesc:a4ded076657c232c9c9c0b7e55cc7ff33"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Backlog Register  <a href="#a4ded076657c232c9c9c0b7e55cc7ff33">More...</a><br /></td></tr>
<tr class="separator:a4ded076657c232c9c9c0b7e55cc7ff33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500a3f562ab781c0aaa5bb351fb34019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a500a3f562ab781c0aaa5bb351fb34019">REG_USART2_LONB1TX</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C074U)</td></tr>
<tr class="memdesc:a500a3f562ab781c0aaa5bb351fb34019"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Beta1 Tx Register  <a href="#a500a3f562ab781c0aaa5bb351fb34019">More...</a><br /></td></tr>
<tr class="separator:a500a3f562ab781c0aaa5bb351fb34019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae945aacd30898f159bde786875db7919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#ae945aacd30898f159bde786875db7919">REG_USART2_LONB1RX</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C078U)</td></tr>
<tr class="memdesc:ae945aacd30898f159bde786875db7919"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Beta1 Rx Register  <a href="#ae945aacd30898f159bde786875db7919">More...</a><br /></td></tr>
<tr class="separator:ae945aacd30898f159bde786875db7919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a04b9b8b992f2f7bea71c840faa7155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a2a04b9b8b992f2f7bea71c840faa7155">REG_USART2_LONPRIO</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C07CU)</td></tr>
<tr class="memdesc:a2a04b9b8b992f2f7bea71c840faa7155"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON Priority Register  <a href="#a2a04b9b8b992f2f7bea71c840faa7155">More...</a><br /></td></tr>
<tr class="separator:a2a04b9b8b992f2f7bea71c840faa7155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9df247f69d872ef4d78573d79479062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#ae9df247f69d872ef4d78573d79479062">REG_USART2_IDTTX</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C080U)</td></tr>
<tr class="memdesc:ae9df247f69d872ef4d78573d79479062"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON IDT Tx Register  <a href="#ae9df247f69d872ef4d78573d79479062">More...</a><br /></td></tr>
<tr class="separator:ae9df247f69d872ef4d78573d79479062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8560c21302225ab76e120128dbd23996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a8560c21302225ab76e120128dbd23996">REG_USART2_IDTRX</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C084U)</td></tr>
<tr class="memdesc:a8560c21302225ab76e120128dbd23996"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LON IDT Rx Register  <a href="#a8560c21302225ab76e120128dbd23996">More...</a><br /></td></tr>
<tr class="separator:a8560c21302225ab76e120128dbd23996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179f79b4a45dfa56986435b2c6eeb3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a179f79b4a45dfa56986435b2c6eeb3c1">REG_USART2_ICDIFF</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C088U)</td></tr>
<tr class="memdesc:a179f79b4a45dfa56986435b2c6eeb3c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) IC DIFF Register  <a href="#a179f79b4a45dfa56986435b2c6eeb3c1">More...</a><br /></td></tr>
<tr class="separator:a179f79b4a45dfa56986435b2c6eeb3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5019020fbdc089d156291eac8e7c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#aaa5019020fbdc089d156291eac8e7c63">REG_USART2_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C0E4U)</td></tr>
<tr class="memdesc:aaa5019020fbdc089d156291eac8e7c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Write Protection Mode Register  <a href="#aaa5019020fbdc089d156291eac8e7c63">More...</a><br /></td></tr>
<tr class="separator:aaa5019020fbdc089d156291eac8e7c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4241b43edde7317a8e692e23310a1f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart2_8h.xhtml#a4241b43edde7317a8e692e23310a1f92">REG_USART2_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C0E8U)</td></tr>
<tr class="memdesc:a4241b43edde7317a8e692e23310a1f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Write Protection Status Register  <a href="#a4241b43edde7317a8e692e23310a1f92">More...</a><br /></td></tr>
<tr class="separator:a4241b43edde7317a8e692e23310a1f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a1c2fb876aa7f3e8e2c8a30c633de7ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c2fb876aa7f3e8e2c8a30c633de7ecf">&sect;&nbsp;</a></span>REG_USART2_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_BRGR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Baud Rate Generator Register </p>

</div>
</div>
<a id="a18195803a810940d88411b18bb83a1eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18195803a810940d88411b18bb83a1eb">&sect;&nbsp;</a></span>REG_USART2_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_CR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Control Register </p>

</div>
</div>
<a id="a7552b043ad8aa56d8d78011936345a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7552b043ad8aa56d8d78011936345a72">&sect;&nbsp;</a></span>REG_USART2_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_CSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Channel Status Register </p>

</div>
</div>
<a id="affda364bb1c955c29d560c7a25bce768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affda364bb1c955c29d560c7a25bce768">&sect;&nbsp;</a></span>REG_USART2_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_FIDI&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) FI DI Ratio Register </p>

</div>
</div>
<a id="a179f79b4a45dfa56986435b2c6eeb3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a179f79b4a45dfa56986435b2c6eeb3c1">&sect;&nbsp;</a></span>REG_USART2_ICDIFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_ICDIFF&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C088U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) IC DIFF Register </p>

</div>
</div>
<a id="a850ee6dc1187f8ca20f1c725d1998fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850ee6dc1187f8ca20f1c725d1998fb2">&sect;&nbsp;</a></span>REG_USART2_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C00CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Interrupt Disable Register </p>

</div>
</div>
<a id="a8560c21302225ab76e120128dbd23996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8560c21302225ab76e120128dbd23996">&sect;&nbsp;</a></span>REG_USART2_IDTRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IDTRX&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C084U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON IDT Rx Register </p>

</div>
</div>
<a id="ae9df247f69d872ef4d78573d79479062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9df247f69d872ef4d78573d79479062">&sect;&nbsp;</a></span>REG_USART2_IDTTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IDTTX&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C080U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON IDT Tx Register </p>

</div>
</div>
<a id="abfafddd2c7ebb266f0723b5374f4e697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfafddd2c7ebb266f0723b5374f4e697">&sect;&nbsp;</a></span>REG_USART2_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Interrupt Enable Register </p>

</div>
</div>
<a id="aaae0cef1f5054b19bb725856564d7400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae0cef1f5054b19bb725856564d7400">&sect;&nbsp;</a></span>REG_USART2_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IF&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C04CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) IrDA Filter Register </p>

</div>
</div>
<a id="a219807de9ea90f0aa9976d4b19de22e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219807de9ea90f0aa9976d4b19de22e4">&sect;&nbsp;</a></span>REG_USART2_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Interrupt Mask Register </p>

</div>
</div>
<a id="ad070ded9929be4ed7d51c330e4b72b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad070ded9929be4ed7d51c330e4b72b4d">&sect;&nbsp;</a></span>REG_USART2_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LINBRR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C05CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LIN Baud Rate Register </p>

</div>
</div>
<a id="ab88be5717573cc7b59e809bbb32190dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88be5717573cc7b59e809bbb32190dc">&sect;&nbsp;</a></span>REG_USART2_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LINIR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LIN Identifier Register </p>

</div>
</div>
<a id="aede45d4a00fe55b5d460e81eea4ed02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede45d4a00fe55b5d460e81eea4ed02d">&sect;&nbsp;</a></span>REG_USART2_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LINMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LIN Mode Register </p>

</div>
</div>
<a id="ae945aacd30898f159bde786875db7919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae945aacd30898f159bde786875db7919">&sect;&nbsp;</a></span>REG_USART2_LONB1RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONB1RX&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C078U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Beta1 Rx Register </p>

</div>
</div>
<a id="a500a3f562ab781c0aaa5bb351fb34019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500a3f562ab781c0aaa5bb351fb34019">&sect;&nbsp;</a></span>REG_USART2_LONB1TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONB1TX&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C074U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Beta1 Tx Register </p>

</div>
</div>
<a id="a4ded076657c232c9c9c0b7e55cc7ff33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ded076657c232c9c9c0b7e55cc7ff33">&sect;&nbsp;</a></span>REG_USART2_LONBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONBL&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C070U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Backlog Register </p>

</div>
</div>
<a id="a5c8b0b0b7bf9d2f2464f20053ac628a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8b0b0b7bf9d2f2464f20053ac628a3">&sect;&nbsp;</a></span>REG_USART2_LONDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONDL&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Data Length Register </p>

</div>
</div>
<a id="aa2c5f71d1782c442dcd28f01ed246ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c5f71d1782c442dcd28f01ed246ed3">&sect;&nbsp;</a></span>REG_USART2_LONL2HDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONL2HDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C06CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON L2HDR Register </p>

</div>
</div>
<a id="af16b9aec9240800e3daced1dc51bbc71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af16b9aec9240800e3daced1dc51bbc71">&sect;&nbsp;</a></span>REG_USART2_LONMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Mode Register </p>

</div>
</div>
<a id="a0c6bc122888bd6d76695217153104b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c6bc122888bd6d76695217153104b2d">&sect;&nbsp;</a></span>REG_USART2_LONPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONPR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Preamble Register </p>

</div>
</div>
<a id="a2a04b9b8b992f2f7bea71c840faa7155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a04b9b8b992f2f7bea71c840faa7155">&sect;&nbsp;</a></span>REG_USART2_LONPRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LONPRIO&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C07CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LON Priority Register </p>

</div>
</div>
<a id="a1e04f92ba486b41cd621b4a26fd24dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e04f92ba486b41cd621b4a26fd24dec">&sect;&nbsp;</a></span>REG_USART2_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_MAN&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Manchester Configuration Register </p>

</div>
</div>
<a id="a0375443b7f68224ebf72c9ec8069acd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0375443b7f68224ebf72c9ec8069acd2">&sect;&nbsp;</a></span>REG_USART2_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_MR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Mode Register </p>

</div>
</div>
<a id="ad76bee2677a1b9b4f22b54eca25100aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad76bee2677a1b9b4f22b54eca25100aa">&sect;&nbsp;</a></span>REG_USART2_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_NER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Number of Errors Register </p>

</div>
</div>
<a id="a2afd5d9258c77eb14e2bb1e5971b0535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2afd5d9258c77eb14e2bb1e5971b0535">&sect;&nbsp;</a></span>REG_USART2_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RHR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receive Holding Register </p>

</div>
</div>
<a id="af9e322f22b625513f69adf7fdc4ac8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e322f22b625513f69adf7fdc4ac8ee">&sect;&nbsp;</a></span>REG_USART2_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RTOR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receiver Time-out Register </p>

</div>
</div>
<a id="afcedf7e841314bb65a475675c0b25005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcedf7e841314bb65a475675c0b25005">&sect;&nbsp;</a></span>REG_USART2_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_THR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002C01CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmit Holding Register </p>

</div>
</div>
<a id="a4dc6717043d286ae9cf9f7d58b7ee5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc6717043d286ae9cf9f7d58b7ee5f7">&sect;&nbsp;</a></span>REG_USART2_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_TTGR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmitter Timeguard Register </p>

</div>
</div>
<a id="aaa5019020fbdc089d156291eac8e7c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5019020fbdc089d156291eac8e7c63">&sect;&nbsp;</a></span>REG_USART2_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002C0E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Write Protection Mode Register </p>

</div>
</div>
<a id="a4241b43edde7317a8e692e23310a1f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4241b43edde7317a8e692e23310a1f92">&sect;&nbsp;</a></span>REG_USART2_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002C0E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
