--
-- Generated by VASY
--
ENTITY nexor2_x0 IS
PORT(
  i0	: IN BIT;
  i1	: IN BIT;
  nq	: OUT BIT
);
END nexor2_x0;

ARCHITECTURE VBE OF nexor2_x0 IS

  SIGNAL i1_n	: BIT;
  SIGNAL i0_n	: BIT;

BEGIN

  nq <= ((((NOT(i0_n) AND NOT(i1_n)) OR (NOT(i0_n) AND NOT(i0))) OR (NOT(i1) AND NOT(i1_n
))) OR (NOT(i1) AND NOT(i0)));
  i1_n <= NOT(i1);
  i0_n <= NOT(i0);
END VBE;
