#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sun Oct 18 18:25:13 2020
# Process ID: 6504
# Current directory: C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/impl_1
# Command line: vivado.exe -log gtwizard_ultrascale_0_example_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source gtwizard_ultrascale_0_example_top.tcl -notrace
# Log file: C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/impl_1/gtwizard_ultrascale_0_example_top.vdi
# Journal file: C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source gtwizard_ultrascale_0_example_top.tcl -notrace
Command: link_design -top gtwizard_ultrascale_0_example_top -part xcvu095-ffva2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvu095-ffva2104-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'gtwizard_ultrascale_0_vio_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0.dcp' for cell 'example_wrapper_inst/gtwizard_ultrascale_0_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1215.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: gtwizard_ultrascale_0_vio_0_inst UUID: 29651c52-39ab-59fc-aaa2-5225a6767f8b 
Parsing XDC File [c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'example_wrapper_inst/gtwizard_ultrascale_0_inst/inst'
Finished Parsing XDC File [c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'example_wrapper_inst/gtwizard_ultrascale_0_inst/inst'
Parsing XDC File [c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Finished Parsing XDC File [c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Parsing XDC File [c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
Parsing XDC File [c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'gtwizard_ultrascale_0_vio_0_inst'
Finished Parsing XDC File [c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'gtwizard_ultrascale_0_vio_0_inst'
Parsing XDC File [C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/constrs_1/imports/imports/gtwizard_ultrascale_0_example_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'hb_gtwiz_reset_clk_freerun_in'. [C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/constrs_1/imports/imports/gtwizard_ultrascale_0_example_top.xdc:89]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports hb_gtwiz_reset_clk_freerun_in]'. [C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/constrs_1/imports/imports/gtwizard_ultrascale_0_example_top.xdc:89]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/constrs_1/imports/imports/gtwizard_ultrascale_0_example_top.xdc]
Parsing XDC File [c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst/inst'
Finished Parsing XDC File [c:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1589.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

15 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1589.512 ; gain = 525.605
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1589.512 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1c4d8d7ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1610.547 ; gain = 21.035

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1857.414 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: d8e3a4c5

Time (s): cpu = 00:00:02 ; elapsed = 00:01:20 . Memory (MB): peak = 1857.414 ; gain = 33.156

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 25 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 199cd79b8

Time (s): cpu = 00:00:02 ; elapsed = 00:01:20 . Memory (MB): peak = 1857.414 ; gain = 33.156
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Retarget, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 156baf62e

Time (s): cpu = 00:00:02 ; elapsed = 00:01:20 . Memory (MB): peak = 1857.414 ; gain = 33.156
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Constant propagation, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1b5f6e835

Time (s): cpu = 00:00:03 ; elapsed = 00:01:21 . Memory (MB): peak = 1857.414 ; gain = 33.156
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 921 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 1b5f6e835

Time (s): cpu = 00:00:03 ; elapsed = 00:01:21 . Memory (MB): peak = 1857.414 ; gain = 33.156
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1b5f6e835

Time (s): cpu = 00:00:03 ; elapsed = 00:01:21 . Memory (MB): peak = 1857.414 ; gain = 33.156
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1b5f6e835

Time (s): cpu = 00:00:03 ; elapsed = 00:01:21 . Memory (MB): peak = 1857.414 ; gain = 33.156
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              11  |                                             83  |
|  Constant propagation         |               0  |               1  |                                             73  |
|  Sweep                        |               0  |               1  |                                            921  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             83  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1857.414 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12fdfda85

Time (s): cpu = 00:00:03 ; elapsed = 00:01:22 . Memory (MB): peak = 1857.414 ; gain = 33.156

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12fdfda85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1857.414 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12fdfda85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1857.414 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1857.414 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12fdfda85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1857.414 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:01:26 . Memory (MB): peak = 1857.414 ; gain = 267.902
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1857.414 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/impl_1/gtwizard_ultrascale_0_example_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gtwizard_ultrascale_0_example_top_drc_opted.rpt -pb gtwizard_ultrascale_0_example_top_drc_opted.pb -rpx gtwizard_ultrascale_0_example_top_drc_opted.rpx
Command: report_drc -file gtwizard_ultrascale_0_example_top_drc_opted.rpt -pb gtwizard_ultrascale_0_example_top_drc_opted.pb -rpx gtwizard_ultrascale_0_example_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/impl_1/gtwizard_ultrascale_0_example_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1857.414 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10dbe5615

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1857.414 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1857.414 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 147eb3e78

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aabf9a66

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aabf9a66

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 3205.012 ; gain = 1347.598
Phase 1 Placer Initialization | Checksum: 1aabf9a66

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a4aedfd0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 81 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 35 nets or cells. Created 0 new cell, deleted 35 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3205.012 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             35  |                    35  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             35  |                    35  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16b345fa8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 3205.012 ; gain = 1347.598
Phase 2.2 Global Placement Core | Checksum: 15578615a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 3205.012 ; gain = 1347.598
Phase 2 Global Placement | Checksum: 15578615a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c046baa1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1430f007c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19300f359

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12321d576

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 3.5 Small Shape DP

Phase 3.5.1 Small Shape Clustering
Phase 3.5.1 Small Shape Clustering | Checksum: 15bc13e49

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 3.5.2 DP Optimization
Phase 3.5.2 DP Optimization | Checksum: 1a7d3c92c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 3.5.3 Flow Legalize Slice Clusters
Phase 3.5.3 Flow Legalize Slice Clusters | Checksum: 1a7adbaf0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 3.5.4 Slice Area Swap
Phase 3.5.4 Slice Area Swap | Checksum: 17c50adaa

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 3205.012 ; gain = 1347.598
Phase 3.5 Small Shape DP | Checksum: dcd636cf

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1348e34b1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c4ad529e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 3205.012 ; gain = 1347.598
Phase 3 Detail Placement | Checksum: 1c4ad529e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 129448306

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.772 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: de8df6a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.445 . Memory (MB): peak = 3205.012 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: a7e4a8ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.465 . Memory (MB): peak = 3205.012 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 129448306

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 3205.012 ; gain = 1347.598
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.772. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b82f8ab3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 3205.012 ; gain = 1347.598
Phase 4.1 Post Commit Optimization | Checksum: b82f8ab3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b82f8ab3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 3205.012 ; gain = 1347.598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13559d171

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 3205.012 ; gain = 1347.598

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3205.012 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 17c596219

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 3205.012 ; gain = 1347.598
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17c596219

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 3205.012 ; gain = 1347.598
Ending Placer Task | Checksum: 149ecfba2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 3205.012 ; gain = 1347.598
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 3205.012 ; gain = 1347.598
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.286 . Memory (MB): peak = 3205.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/impl_1/gtwizard_ultrascale_0_example_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gtwizard_ultrascale_0_example_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 3205.012 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gtwizard_ultrascale_0_example_top_utilization_placed.rpt -pb gtwizard_ultrascale_0_example_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gtwizard_ultrascale_0_example_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3205.012 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.284 . Memory (MB): peak = 3205.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/impl_1/gtwizard_ultrascale_0_example_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6cd810d1 ConstDB: 0 ShapeSum: 5feaa413 RouteDB: 7d2a46be

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3205.012 ; gain = 0.000
Phase 1 Build RT Design | Checksum: b2dbd218

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3205.012 ; gain = 0.000
Post Restoration Checksum: NetGraph: 78d89201 NumContArr: e8e2260b Constraints: 39fa8628 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19bb53e34

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19bb53e34

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19bb53e34

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 12e706d46

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 17455e22b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3205.012 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.836  | TNS=0.000  | WHS=-0.086 | THS=-4.989 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1a0ee35f3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3205.012 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.836  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 212046eea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3205.012 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1dad666d7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3205.012 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000560393 %
  Global Horizontal Routing Utilization  = 0.000497611 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3196
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2900
  Number of Partially Routed Nets     = 296
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12bbad12c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 292
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.771  | TNS=0.000  | WHS=-0.045 | THS=-0.166 |

Phase 4.1 Global Iteration 0 | Checksum: 26a431973

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1947a56ee

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3205.012 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1947a56ee

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d4132eb2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3205.012 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.771  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2618cdf61

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2618cdf61

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3205.012 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2618cdf61

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f547f4d8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3205.012 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.771  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 253cd9b24

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3205.012 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 253cd9b24

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0456045 %
  Global Horizontal Routing Utilization  = 0.0513725 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17bb45016

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17bb45016

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17bb45016

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3205.012 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.771  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17bb45016

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3205.012 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3205.012 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3205.012 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.357 . Memory (MB): peak = 3205.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/impl_1/gtwizard_ultrascale_0_example_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gtwizard_ultrascale_0_example_top_drc_routed.rpt -pb gtwizard_ultrascale_0_example_top_drc_routed.pb -rpx gtwizard_ultrascale_0_example_top_drc_routed.rpx
Command: report_drc -file gtwizard_ultrascale_0_example_top_drc_routed.rpt -pb gtwizard_ultrascale_0_example_top_drc_routed.pb -rpx gtwizard_ultrascale_0_example_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/impl_1/gtwizard_ultrascale_0_example_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gtwizard_ultrascale_0_example_top_methodology_drc_routed.rpt -pb gtwizard_ultrascale_0_example_top_methodology_drc_routed.pb -rpx gtwizard_ultrascale_0_example_top_methodology_drc_routed.rpx
Command: report_methodology -file gtwizard_ultrascale_0_example_top_methodology_drc_routed.rpt -pb gtwizard_ultrascale_0_example_top_methodology_drc_routed.pb -rpx gtwizard_ultrascale_0_example_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/curlywei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/impl_1/gtwizard_ultrascale_0_example_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gtwizard_ultrascale_0_example_top_power_routed.rpt -pb gtwizard_ultrascale_0_example_top_power_summary_routed.pb -rpx gtwizard_ultrascale_0_example_top_power_routed.rpx
Command: report_power -file gtwizard_ultrascale_0_example_top_power_routed.rpt -pb gtwizard_ultrascale_0_example_top_power_summary_routed.pb -rpx gtwizard_ultrascale_0_example_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gtwizard_ultrascale_0_example_top_route_status.rpt -pb gtwizard_ultrascale_0_example_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gtwizard_ultrascale_0_example_top_timing_summary_routed.rpt -pb gtwizard_ultrascale_0_example_top_timing_summary_routed.pb -rpx gtwizard_ultrascale_0_example_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file gtwizard_ultrascale_0_example_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file gtwizard_ultrascale_0_example_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3205.012 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gtwizard_ultrascale_0_example_top_bus_skew_routed.rpt -pb gtwizard_ultrascale_0_example_top_bus_skew_routed.pb -rpx gtwizard_ultrascale_0_example_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Oct 18 18:28:39 2020...
