m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/16.1/modelsim_ase/win32aloem
Eavalon_buffer_l_stimuli
Z0 w1550163733
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Z5 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_L_stimuli.vhd
Z6 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_L_stimuli.vhd
l0
L5
VGBQMag0M>1dL24Z0GoiV;3
!s100 FOHiGj>FWLifjlfiMeC9O0
Z7 OV;C;10.5b;63
32
Z8 !s110 1550616722
!i10b 1
Z9 !s108 1550616722.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_L_stimuli.vhd|
Z11 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_L_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 23 avalon_buffer_l_stimuli 0 22 GBQMag0M>1dL24Z0GoiV;3
l60
L20
VaSXz>BJ5MJ]2<0jkPX=[]1
!s100 zd@5If::<JaCRmIZR:<fL3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eavalon_buffer_r_stimuli
R0
R1
R2
R3
R4
Z15 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_R_stimuli.vhd
Z16 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_R_stimuli.vhd
l0
L5
VOMzeC^Nd?D7J=RaQ7=c>`2
!s100 f`WK0]II6?1^e_[ZFOA@z1
R7
32
Z17 !s110 1550616723
!i10b 1
Z18 !s108 1550616723.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_R_stimuli.vhd|
Z20 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_R_stimuli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z21 DEx4 work 23 avalon_buffer_r_stimuli 0 22 OMzeC^Nd?D7J=RaQ7=c>`2
l58
L20
VWI:DhGeel?ZHj_>WU?kcM1
!s100 V16jgS6Hho>CT?BFX=GOM2
R7
32
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Pavalon_mm_spacewire_pkg
R1
R2
R3
R0
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
l0
L5
V6<Ofg`YoP1i0AZ]W`MjnM0
!s100 kAaWo0VY:1VQ=ZfjiIcoS3
R7
32
Z22 !s110 1550616714
!i10b 1
Z23 !s108 1550616714.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_spacewire_read_ent
Z24 w1550616504
Z25 DPx4 work 22 rmap_mem_area_nfee_pkg 0 22 n]QWHUSNQH[OoK^>jV2kK2
Z26 DPx4 work 33 avalon_mm_spacewire_registers_pkg 0 22 XUJ:F0lEDQC@2N6mJV^`V1
Z27 DPx4 work 23 avalon_mm_spacewire_pkg 0 22 6<Ofg`YoP1i0AZ]W`MjnM0
R1
R2
R3
R4
Z28 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
Z29 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
l0
L9
VO[g@aTJM:@hG:OjhIVjkS0
!s100 [PDfUjSHY4OjPeE:HlV>B1
R7
32
R22
!i10b 1
R23
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd|
Z31 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd|
!i113 1
R12
R13
Artl
R25
R26
R27
R1
R2
R3
Z32 DEx4 work 28 avalon_mm_spacewire_read_ent 0 22 O[g@aTJM:@hG:OjhIVjkS0
l24
L22
V1=OQRQ9TZoPmP1k^8oWVI3
!s100 SG_OgD;:H`aE7dmfUcAED0
R7
32
R22
!i10b 1
R23
R30
R31
!i113 1
R12
R13
Pavalon_mm_spacewire_registers_pkg
R1
R2
R3
Z33 w1550616664
R4
Z34 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
Z35 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
l0
L5
VXUJ:F0lEDQC@2N6mJV^`V1
!s100 U4dWHeRmza8ibJm^d[EQ<2
R7
32
R22
!i10b 1
R23
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd|
Z37 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R26
R1
R2
R3
l0
L167
V?JjoD2=cO2Ccz69l^]1L=1
!s100 [WoVKR7Ba9M]4H?8^9>Fk0
R7
32
R22
!i10b 1
R23
R36
R37
!i113 1
R12
R13
Eavalon_mm_spacewire_write_ent
Z38 w1550607020
R25
R26
R27
R1
R2
R3
R4
Z39 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
Z40 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
l0
L9
V@[SFoD^mDTWb?Mke8MUf?1
!s100 IaikadeHzl2bMNHBef80g0
R7
32
R22
!i10b 1
R23
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd|
Z42 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd|
!i113 1
R12
R13
Artl
R25
R26
R27
R1
R2
R3
Z43 DEx4 work 29 avalon_mm_spacewire_write_ent 0 22 @[SFoD^mDTWb?Mke8MUf?1
l25
L21
ViDm`o^VdFSZnM^4EGcgQ82
!s100 hZk`TmJMiBfh0VgO9GHQg0
R7
32
R22
!i10b 1
R23
R41
R42
!i113 1
R12
R13
Pavalon_mm_windowing_pkg
R1
R2
R3
R0
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
l0
L5
VYhNMhRhV4lTdUdT2ifiNO3
!s100 TY?l7GJ8MXAJkhW]9iF6?0
R7
32
Z44 !s110 1550616715
!i10b 1
Z45 !s108 1550616715.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_windowing_write_ent
R0
Z46 DPx4 work 23 avalon_mm_windowing_pkg 0 22 YhNMhRhV4lTdUdT2ifiNO3
R1
R2
R3
R4
Z47 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
Z48 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
l0
L7
V;4zH=4h@1ekDgG]NS9<_a2
!s100 OZW^F615m;7o0[R:=aN401
R7
32
R44
!i10b 1
R45
Z49 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd|
Z50 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd|
!i113 1
R12
R13
Artl
R46
R1
R2
R3
Z51 DEx4 work 29 avalon_mm_windowing_write_ent 0 22 ;4zH=4h@1ekDgG]NS9<_a2
l199
L21
VVdjjYJ7`jIj96L24lY]n32
!s100 X0ckfnL]Enl4kSY5NQ@bh1
R7
32
R44
!i10b 1
R45
R49
R50
!i113 1
R12
R13
Ecomm_v1_80_top
Z52 w1550616693
R25
Z53 DPx4 work 15 rmap_target_pkg 0 22 NQzJjmdG9M8h3<7YB:hUN3
Z54 DPx4 work 6 spwpkg 0 22 X0V^]0k6^b0BBTEk>VVP>0
Z55 DPx4 work 13 spw_codec_pkg 0 22 8cXa^iN6WLUHQT46aNPhO1
R26
R27
R46
R1
R2
R3
R4
Z56 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/comm_v1_80_top.vhd
Z57 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/comm_v1_80_top.vhd
l0
L22
Vl6M2ZGn5TVegSg8RQP5aU2
!s100 2?R_`nXRYa5FW3I3@>PTd1
R7
32
R8
!i10b 1
R9
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/comm_v1_80_top.vhd|
Z59 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/comm_v1_80_top.vhd|
!i113 1
R12
R13
Artl
Z60 DEx4 work 13 spw_codec_ent 0 22 ][UJS<NXF5KjFA[JI5<bd2
Z61 DEx4 work 27 spw_clk_synchronization_ent 0 22 ?BG_W1GmBIJ`9NQE2b3WL1
Z62 DEx4 work 11 spw_mux_ent 0 22 TlRIeCYCSdho3?;[gHo;73
Z63 DEx4 work 24 rmap_mem_area_nfee_write 0 22 cE6ECZU^EQcE82=20o1>[0
Z64 DEx4 work 23 rmap_mem_area_nfee_read 0 22 TfHDF8:_<jM2R9UX6`A3=3
Z65 DEx4 work 15 rmap_target_top 0 22 SC8@Ne<jWICl5I5SiAE0d2
Z66 DEx4 work 30 fee_master_data_controller_top 0 22 V[R_?iPgcJM`71^i?T4Vl0
Z67 DEx4 work 19 data_controller_ent 0 22 Z@>e5eiIeoX3]4VN;XVC`3
Z68 DPx4 work 18 windowing_fifo_pkg 0 22 ?kea1T2[W`L2efh1T3T943
Z69 DEx4 work 20 windowing_buffer_ent 0 22 c;Z:bEl1T9@072>@_NHS53
R51
R43
R32
R25
R53
R54
R55
R26
R27
R46
R1
R2
R3
Z70 DEx4 work 14 comm_v1_80_top 0 22 l6M2ZGn5TVegSg8RQP5aU2
l258
L51
VWnndNgjab^>2kiF4FN?]62
!s100 zdziH2N8SN?S22:;A_IjR3
R7
32
R8
!i10b 1
R9
R58
R59
!i113 1
R12
R13
Econfig_avalon_stimuli
R0
R26
R1
R2
R3
R4
Z71 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/config_avalon_stimuli.vhd
Z72 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/config_avalon_stimuli.vhd
l0
L7
VdCn3?1bHd2Ye59=ocKX7Z3
!s100 7?dhYc;2^@ll_WooJSGk[1
R7
32
R8
!i10b 1
R9
Z73 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/config_avalon_stimuli.vhd|
Z74 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/config_avalon_stimuli.vhd|
!i113 1
R12
R13
Artl
R26
R1
R2
R3
Z75 DEx4 work 21 config_avalon_stimuli 0 22 dCn3?1bHd2Ye59=ocKX7Z3
l41
L24
V_RIa@=Q1aloIcBlVU0<jS3
!s100 dPmaYJE=9UacDKCAMC<Ei0
R7
32
R8
!i10b 1
R9
R73
R74
!i113 1
R12
R13
Edata_controller_ent
R0
R1
R2
R3
R4
Z76 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/DATA_CONTROLLER/data_controller_ent.vhd
Z77 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/DATA_CONTROLLER/data_controller_ent.vhd
l0
L5
VZ@>e5eiIeoX3]4VN;XVC`3
!s100 GkFZlYc0A8X7[5PKz]Ga`0
R7
32
Z78 !s110 1550616716
!i10b 1
R45
Z79 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/DATA_CONTROLLER/data_controller_ent.vhd|
Z80 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/DATA_CONTROLLER/data_controller_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
R67
l60
L30
VWJS`bJ`ffe3m<LB7:]]1?0
!s100 C>LhTKZZzOAQM^DEJ;H]11
R7
32
R78
!i10b 1
R45
R79
R80
!i113 1
R12
R13
Edata_packet_data_writer_ent
Z81 w1548727214
R1
R2
R3
R4
Z82 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd
Z83 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd
l0
L5
VS7[eZne@Am^TLI<oO_DCo2
!s100 ?jc7kf;m?M4f26]c?=Ki70
R7
32
Z84 !s110 1550616721
!i10b 1
Z85 !s108 1550616721.000000
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd|
Z87 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z88 DEx4 work 27 data_packet_data_writer_ent 0 22 S7[eZne@Am^TLI<oO_DCo2
l46
L31
V]J9f:S;z0=@CkTE6aR;XW0
!s100 [fa>0;=OP3S7fCXW0G;fB0
R7
32
R84
!i10b 1
R85
R86
R87
!i113 1
R12
R13
Edata_packet_header_gen_ent
Z89 w1550607049
R1
R2
R3
R4
Z90 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd
Z91 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd
l0
L5
V<@;OoOl25hbEo<LoLVzL11
!s100 J^VaneGS9GDElh=iiJW0N2
R7
32
R84
!i10b 1
R85
Z92 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd|
Z93 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z94 DEx4 work 26 data_packet_header_gen_ent 0 22 <@;OoOl25hbEo<LoLVzL11
l58
L37
VdPdA6?3B1gNG8O@`>TT>O2
!s100 1d[ea0e5^bIfeZTCleMFo3
R7
32
R84
!i10b 1
R85
R92
R93
!i113 1
R12
R13
Edata_packet_hk_writer_ent
Z95 w1548680831
R1
R2
R3
R4
Z96 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd
Z97 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd
l0
L5
V2Pbg=>9I[k1MG1XSlIT3]1
!s100 @aTV^H0m=i9[_0JPcK8JZ2
R7
32
R84
!i10b 1
R85
Z98 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd|
Z99 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z100 DEx4 work 25 data_packet_hk_writer_ent 0 22 2Pbg=>9I[k1MG1XSlIT3]1
l48
L30
V20:_am98D@V3^bB<1So3d2
!s100 LgETO]dKgaf0Nl=4<NFA[0
R7
32
R84
!i10b 1
R85
R98
R99
!i113 1
R12
R13
Edata_transmitter_ent
Z101 w1548745255
R1
R2
R3
R4
Z102 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd
Z103 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd
l0
L5
VLnHNEX1eXA2`YPb?jXY5K0
!s100 OL^R;clZFfY[`gn0I9X`Z1
R7
32
R84
!i10b 1
R85
Z104 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd|
Z105 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z106 DEx4 work 20 data_transmitter_ent 0 22 LnHNEX1eXA2`YPb?jXY5K0
l45
L28
Ve;DCc8C3_Szfm?Vi;6C1@0
!s100 ;G7Z<h>5Oe[KR`[j[flz70
R7
32
R84
!i10b 1
R85
R104
R105
!i113 1
R12
R13
Edelay_block_ent
Z107 w1548784545
R1
R2
R3
R4
Z108 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_block_ent.vhd
Z109 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_block_ent.vhd
l0
L5
VQ=^@8VF@DLZL@3leY3IZc3
!s100 e1aBgQegOYWji4;K?<XoO2
R7
32
Z110 !s110 1550616720
!i10b 1
Z111 !s108 1550616720.000000
Z112 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_block_ent.vhd|
Z113 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_block_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z114 DEx4 work 15 delay_block_ent 0 22 Q=^@8VF@DLZL@3leY3IZc3
l29
L20
VWRYEFOPGB2@jEQ48TYS]=0
!s100 oOcJCS1Wi=loNHh7oaF0c0
R7
32
R110
!i10b 1
R111
R112
R113
!i113 1
R12
R13
Efee_master_data_controller_top
Z115 w1550616647
R1
R2
R3
R4
Z116 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_master_data_controller_top.vhd
Z117 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_master_data_controller_top.vhd
l0
L5
VV[R_?iPgcJM`71^i?T4Vl0
!s100 >hCn?[]dB6mUB9M[_S0kT3
R7
32
R8
!i10b 1
R9
Z118 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_master_data_controller_top.vhd|
Z119 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_master_data_controller_top.vhd|
!i113 1
R12
R13
Artl
R106
Z120 DEx4 work 15 send_buffer_ent 0 22 =0@a_cKlm^mMa;N3S=4mZ0
R88
R100
R94
Z121 DEx4 work 27 fee_master_data_manager_ent 0 22 mSje^];?aTCWO90Z]I<BZ2
Z122 DEx4 work 19 masking_machine_ent 0 22 Jej8Bk:V;DN92KEo8j[^G1
R1
R2
R3
R66
l144
L69
VS=7<6@7bQg_SCF=Djf36;3
!s100 =2Y[nSa:SVCF1DgaYb>gf0
R7
32
R8
!i10b 1
R9
R118
R119
!i113 1
R12
R13
Efee_master_data_manager_ent
Z123 w1550616613
R1
R2
R3
R4
Z124 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_master_data_manager_ent.vhd
Z125 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_master_data_manager_ent.vhd
l0
L5
VmSje^];?aTCWO90Z]I<BZ2
!s100 N38kI>YRiKLjE>k[ehdbA2
R7
32
R84
!i10b 1
R85
Z126 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_master_data_manager_ent.vhd|
Z127 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_master_data_manager_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
R121
l149
L79
VW=>jlfdG26znhPll:Q<oB2
!s100 YW7Dkme[c8>JDK8F:EUnW1
R7
32
R84
!i10b 1
R85
R126
R127
!i113 1
R12
R13
Efee_slave_data_controller_top
Z128 w1550607497
R1
R2
R3
R4
Z129 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_slave_data_controller_top.vhd
Z130 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_slave_data_controller_top.vhd
l0
L5
V<e;6a8ScZ;h4SS@ER_URF0
!s100 F>nj?:ESS@_?`fADFW3fW0
R7
32
R8
!i10b 1
R9
Z131 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_slave_data_controller_top.vhd|
Z132 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_slave_data_controller_top.vhd|
!i113 1
R12
R13
Artl
R106
R120
R88
R94
Z133 DEx4 work 26 fee_slave_data_manager_ent 0 22 9^^bdC[Q@k1A>>1gIV?eF1
R122
R1
R2
R3
DEx4 work 29 fee_slave_data_controller_top 0 22 <e;6a8ScZ;h4SS@ER_URF0
l116
L52
VlDzcgaGHQ_0Cj30n`]8CR0
!s100 gRQY?gNohl^<m0H]Y3NZ`2
R7
32
R8
!i10b 1
R9
R131
R132
!i113 1
R12
R13
Efee_slave_data_manager_ent
Z134 w1550585482
R1
R2
R3
R4
Z135 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_slave_data_manager_ent.vhd
Z136 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_slave_data_manager_ent.vhd
l0
L5
V9^^bdC[Q@k1A>>1gIV?eF1
!s100 XIXYN9YjSUkI]C[lAz:<n1
R7
32
R8
!i10b 1
R9
Z137 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_slave_data_manager_ent.vhd|
Z138 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_slave_data_manager_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
R133
l141
L74
VYLG5gMZUge99JO91kC_]H2
!s100 oIG2];jAd_P2QGT@16VNk1
R7
32
R8
!i10b 1
R9
R137
R138
!i113 1
R12
R13
Emasking_machine_ent
R107
R1
R2
R3
R4
Z139 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd
Z140 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd
l0
L6
VJej8Bk:V;DN92KEo8j[^G1
!s100 abAo8AF3YeD^^BWmaZWCz1
R7
32
R84
!i10b 1
R85
Z141 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd|
Z142 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd|
!i113 1
R12
R13
Artl
Z143 DEx4 work 23 masking_machine_sc_fifo 0 22 [9EI@IORbRRMPjGjD0TJn1
R114
R1
R2
R3
R122
l131
L38
VCoQO^c>BWBaOaXh[g6;5a1
!s100 Vd6[H9ZV7NGJ=S:VL23aJ0
R7
32
R84
!i10b 1
R85
R141
R142
!i113 1
R12
R13
Emasking_machine_sc_fifo
R95
R2
R3
R4
Z144 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo.vhd
Z145 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo.vhd
l0
L43
V[9EI@IORbRRMPjGjD0TJn1
!s100 DP1F>J__VUfU[84GJGkQb0
R7
32
R110
!i10b 1
R111
Z146 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo.vhd|
Z147 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R143
l96
L60
VHGW;33QG9:`SaN`kVFSS51
!s100 o[c@KNYNJGAR01j73]O@J3
R7
32
R110
!i10b 1
R111
R146
R147
!i113 1
R12
R13
Prmap_mem_area_nfee_pkg
R1
R2
R3
R0
R4
Z148 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd
Z149 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd
l0
L5
Vn]QWHUSNQH[OoK^>jV2kK2
!s100 9V8JCVnNZAU7TSYkO1bBT3
R7
32
Z150 !s110 1550616719
!i10b 1
Z151 !s108 1550616719.000000
Z152 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd|
Z153 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd|
!i113 1
R12
R13
Bbody
R25
R1
R2
R3
l0
L183
VEB1;LzQ[B_F48gd14j_l:2
!s100 fKo0>gOOLUZ0maKFL;G?E1
R7
32
R150
!i10b 1
R151
R152
R153
!i113 1
R12
R13
Ermap_mem_area_nfee_read
R0
R27
R25
R1
R2
R3
R4
Z154 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd
Z155 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd
l0
L8
VTfHDF8:_<jM2R9UX6`A3=3
!s100 J[==9:UabeJal9B;60gkG3
R7
32
R150
!i10b 1
R151
Z156 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd|
Z157 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd|
!i113 1
R12
R13
Artl
R27
R25
R1
R2
R3
R64
l32
L30
VS?iCGD1;>=Z2TI;7dfJg20
!s100 c=Az^<;ah=zY0UJ?kW4YC1
R7
32
R150
!i10b 1
R151
R156
R157
!i113 1
R12
R13
Ermap_mem_area_nfee_write
R0
R27
R25
R1
R2
R3
R4
Z158 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd
Z159 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd
l0
L8
VcE6ECZU^EQcE82=20o1>[0
!s100 <>cZhl8=k[ia4>SE_Hfnh3
R7
32
R150
!i10b 1
R151
Z160 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd|
Z161 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd|
!i113 1
R12
R13
Artl
R27
R25
R1
R2
R3
R63
l31
L29
VKlAQ_g>A39m]L49Ce=GfM1
!s100 lTa_=E_FJb[]H_?a5EBD_0
R7
32
R150
!i10b 1
R151
R160
R161
!i113 1
R12
R13
Ermap_target_command_ent
R0
Z162 DPx4 work 19 rmap_target_crc_pkg 0 22 Hfehg<?WN0czF^5koE`ZM1
R53
R1
R2
R3
R4
Z163 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_command_ent.vhd
Z164 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_command_ent.vhd
l0
L57
V]MnS]^h>?Vk[lOJQ[:aI_0
!s100 YL8df86V0E?R>>>h[N0zd1
R7
32
R110
!i10b 1
R111
Z165 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_command_ent.vhd|
Z166 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_command_ent.vhd|
!i113 1
R12
R13
Artl
R162
R53
R1
R2
R3
Z167 DEx4 work 23 rmap_target_command_ent 0 22 ]MnS]^h>?Vk[lOJQ[:aI_0
l124
L79
V]kE[Wdf7SOJG0aP69cP`82
!s100 ];YU5j>ZL<9[1S6P6FPe=1
R7
32
R110
!i10b 1
R111
R165
R166
!i113 1
R12
R13
Prmap_target_crc_pkg
R1
R2
R3
R0
R4
Z168 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_crc_pkg.vhd
Z169 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_crc_pkg.vhd
l0
L5
VHfehg<?WN0czF^5koE`ZM1
!s100 `9Y[YfAQKH^TCPiXhl9zD2
R7
32
b1
R150
!i10b 1
R151
Z170 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_crc_pkg.vhd|
Z171 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_crc_pkg.vhd|
!i113 1
R12
R13
Bbody
R162
R1
R2
R3
l0
L14
VV]zmZnO`iTRI1cX?98>[32
!s100 ;k?BRa?jX0^AeK[1UHQaa2
R7
32
R150
!i10b 1
R151
R170
R171
!i113 1
R12
R13
Prmap_target_pkg
R1
R2
R3
R0
R4
Z172 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_pkg.vhd
Z173 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_pkg.vhd
l0
L52
VNQzJjmdG9M8h3<7YB:hUN3
!s100 E?^5FUO^_fQ8_h[RBCiC[2
R7
32
R150
!i10b 1
R151
Z174 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_pkg.vhd|
Z175 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_pkg.vhd|
!i113 1
R12
R13
Bbody
R53
R1
R2
R3
l0
L354
V=^b6ngIN`C@Vd98ARAH7O3
!s100 cgI6;W27bFDSIh:Xk3G4U3
R7
32
R150
!i10b 1
R151
R174
R175
!i113 1
R12
R13
Ermap_target_read_ent
R0
R162
R53
R1
R2
R3
R4
Z176 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_read_ent.vhd
Z177 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_read_ent.vhd
l0
L59
VF9<kW9HInQ?5gEQ_@16h>0
!s100 M^:W7j<39[`3e[9XdRgNG3
R7
32
R110
!i10b 1
R111
Z178 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_read_ent.vhd|
Z179 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_read_ent.vhd|
!i113 1
R12
R13
Artl
R162
R53
R1
R2
R3
Z180 DEx4 work 20 rmap_target_read_ent 0 22 F9<kW9HInQ?5gEQ_@16h>0
l125
L89
V9Yd`j0z2EONXFj1UYUfjE3
!s100 BkPb2Ua98`I9PXad8>iX[1
R7
32
R110
!i10b 1
R111
R178
R179
!i113 1
R12
R13
Ermap_target_reply_ent
R0
R162
R53
R1
R2
R3
R4
Z181 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_reply_ent.vhd
Z182 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_reply_ent.vhd
l0
L58
V7GgORU0WT1BnFdHge>^8[1
!s100 8A[M5HJB?A>j=;?Td5Hc;1
R7
32
R110
!i10b 1
R111
Z183 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_reply_ent.vhd|
Z184 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_reply_ent.vhd|
!i113 1
R12
R13
Artl
R162
R53
R1
R2
R3
Z185 DEx4 work 21 rmap_target_reply_ent 0 22 7GgORU0WT1BnFdHge>^8[1
l112
L79
Va>cH]nWB5g^B8A[oY]OM`1
!s100 EC5S:X9lFK;CLCATF?Ab72
R7
32
R110
!i10b 1
R111
R183
R184
!i113 1
R12
R13
Ermap_target_top
R0
R53
R1
R2
R3
R4
Z186 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_top.vhd
Z187 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_top.vhd
l0
L54
VSC8@Ne<jWICl5I5SiAE0d2
!s100 JE5ZX0o=_Lf>7nZVSM^SW3
R7
32
R110
!i10b 1
R111
Z188 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_top.vhd|
Z189 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_top.vhd|
!i113 1
R12
R13
Artl
R185
R180
Z190 DEx4 work 21 rmap_target_write_ent 0 22 iPWF6>LKhebiDKkQ^G<:_0
R162
R167
Z191 DEx4 work 20 rmap_target_user_ent 0 22 Oh^J83586Wn:A64IN_CaI3
R53
R1
R2
R3
R65
l119
L100
V3mcGnX3A740Ja;LooE@oA1
!s100 PMd3U5lWoiKkNB;Fd@?>m0
R7
32
R110
!i10b 1
R111
R188
R189
!i113 1
R12
R13
Ermap_target_user_ent
R0
R53
R1
R2
R3
R4
Z192 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_user_ent.vhd
Z193 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_user_ent.vhd
l0
L57
VOh^J83586Wn:A64IN_CaI3
!s100 `eZ=YiGo_zGmVQGhb>NTd2
R7
32
R110
!i10b 1
R111
Z194 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_user_ent.vhd|
Z195 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_user_ent.vhd|
!i113 1
R12
R13
Artl
R53
R1
R2
R3
R191
l116
L84
V?F`PJddBiQ`=]He7_5Qk03
!s100 Q1^o0WQ9zh48`EkjAzNJV0
R7
32
R110
!i10b 1
R111
R194
R195
!i113 1
R12
R13
Ermap_target_write_ent
R0
R162
R53
R1
R2
R3
R4
Z196 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_write_ent.vhd
Z197 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_write_ent.vhd
l0
L60
ViPWF6>LKhebiDKkQ^G<:_0
!s100 RQfnj^`HLToof3=e[_6]b2
R7
32
R110
!i10b 1
R111
Z198 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_write_ent.vhd|
Z199 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_write_ent.vhd|
!i113 1
R12
R13
Artl
R162
R53
R1
R2
R3
R190
l133
L91
Vg;QV2ML7W;@GO=M=`L`dG3
!s100 SdmNRN?C[Yl<i;>M:2_@03
R7
32
R110
!i10b 1
R111
R198
R199
!i113 1
R12
R13
Escfifo_data_buffer
R95
R2
R3
R4
Z200 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/scfifo_data_buffer.vhd
Z201 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/scfifo_data_buffer.vhd
l0
L43
VWGD`OB7@9nLj:ZILPlQOO0
!s100 lK@[70N9[d1zadb;MUmRR1
R7
32
R84
!i10b 1
R85
Z202 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/scfifo_data_buffer.vhd|
Z203 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/scfifo_data_buffer.vhd|
!i113 1
R12
R13
Asyn
R2
R3
Z204 DEx4 work 18 scfifo_data_buffer 0 22 WGD`OB7@9nLj:ZILPlQOO0
l104
L62
VXhb3DcGE1hSjcWMK9_8;>0
!s100 =GmV_<dDz0UmYk:^LhzfN2
R7
32
R84
!i10b 1
R85
R202
R203
!i113 1
R12
R13
Esend_buffer_ent
Z205 w1548680832
R1
R2
R3
R4
Z206 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd
Z207 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd
l0
L5
V=0@a_cKlm^mMa;N3S=4mZ0
!s100 oJOKGCzUTHo3BaH>1i`0a0
R7
32
R84
!i10b 1
R85
Z208 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd|
Z209 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd|
!i113 1
R12
R13
Artl
R204
R1
R2
R3
R120
l83
L30
VWbA^IZaXC:N5_lX^?d4m<2
!s100 BMOdN94LHL3ANHOjY0PgG3
R7
32
R84
!i10b 1
R85
R208
R209
!i113 1
R12
R13
Espw_clk_synchronization_ent
R0
R54
R55
R1
R2
R3
R4
Z210 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
Z211 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
l0
L7
V?BG_W1GmBIJ`9NQE2b3WL1
!s100 I7aTln>4TM^FcL8HK>BX[1
R7
32
R150
!i10b 1
R151
Z212 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
Z213 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
!i113 1
R12
R13
Artl
Z214 DEx4 work 20 spw_timecode_sc_fifo 0 22 AAL]KSFFP9GjmFTe15RaV2
Z215 DEx4 work 16 spw_data_sc_fifo 0 22 PVAjK:^<@=h;aROE7eUJE0
R54
R55
R1
R2
R3
R61
l91
L33
V0NR1h;[[n9;P[hNIShUnU2
!s100 mbc0N464z60[BQe>8T8kh3
R7
32
R150
!i10b 1
R151
R212
R213
!i113 1
R12
R13
Espw_codec_ent
R0
R55
R54
R1
R2
R3
R4
Z216 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec.vhd
Z217 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec.vhd
l0
L8
V][UJS<NXF5KjFA[JI5<bd2
!s100 aD5^biCRN@?4_a0mScUOi2
R7
32
Z218 !s110 1550616717
!i10b 1
Z219 !s108 1550616717.000000
Z220 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec.vhd|
Z221 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec.vhd|
!i113 1
R12
R13
Artl
Z222 DEx4 work 9 spwstream 0 22 QCaVQ_FYNZUeIUKT3GSc90
R55
R54
R1
R2
R3
R60
l28
L26
Vei>bCdd9EY>Z<NAP93a>O2
!s100 Bh?1i:AmId3dj0dK9fz=k2
R7
32
R218
!i10b 1
R219
R220
R221
!i113 1
R12
R13
Pspw_codec_pkg
R54
R1
R2
R3
R0
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec_pkg.vhd
l0
L7
V8cXa^iN6WLUHQT46aNPhO1
!s100 ]:kiVoGH?3nJ`9IaciU_Q1
R7
32
R218
!i10b 1
R219
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec_pkg.vhd|
!i113 1
R12
R13
Espw_data_sc_fifo
R0
R2
R3
R4
Z223 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
Z224 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
l0
L43
VPVAjK:^<@=h;aROE7eUJE0
!s100 Y`2S0PNoBDiX5C;ef[E831
R7
32
Z225 !s110 1550616718
!i10b 1
Z226 !s108 1550616718.000000
Z227 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
Z228 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R215
l102
L61
VN@m=eo93C<:Ljag<]I]0U1
!s100 >@1S9c7ABfz>T<fUGeaa22
R7
32
R225
!i10b 1
R226
R227
R228
!i113 1
R12
R13
Espw_mux_ent
R0
R54
R55
R1
R2
R3
R4
Z229 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_MUX/spw_mux_ent.vhd
Z230 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_MUX/spw_mux_ent.vhd
l0
L7
VTlRIeCYCSdho3?;[gHo;73
!s100 _MHfT;LEK_8Fmo<ne>5RJ2
R7
32
R218
!i10b 1
R219
Z231 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_MUX/spw_mux_ent.vhd|
Z232 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_MUX/spw_mux_ent.vhd|
!i113 1
R12
R13
Artl
R54
R55
R1
R2
R3
R62
l76
L26
VE3jbcQ6ZIiCj>F]7ADoih3
!s100 Pzl3W>h<z]I:nBACRJJj:1
R7
32
R218
!i10b 1
R219
R231
R232
!i113 1
R12
R13
Espw_timecode_sc_fifo
R0
R2
R3
R4
Z233 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
Z234 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
l0
L43
VAAL]KSFFP9GjmFTe15RaV2
!s100 ]h]oCCDke]96g4QR15WT01
R7
32
R225
!i10b 1
R226
Z235 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
Z236 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R214
l102
L61
V5ZMOhbGKS=aOBGel6laN=0
!s100 kBIf<YfW70DnZPfnKK<=S1
R7
32
R225
!i10b 1
R226
R235
R236
!i113 1
R12
R13
Espwlink
R0
R54
R1
R2
R3
R4
Z237 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Z238 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwlink.vhd
l0
L13
VDVV9f:bl>X1SaBYD^hBg01
!s100 AbCKSf6NUYHaeJ^N`>De13
R7
32
R218
!i10b 1
R219
Z239 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
Z240 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
!i113 1
R12
R13
Aspwlink_arch
R54
R1
R2
R3
DEx4 work 7 spwlink 0 22 DVV9f:bl>X1SaBYD^hBg01
l89
L51
VRDMUL1C;MaQif@oGQg5E<1
!s100 I2Rm4`I9^2o`hJ6T[blUR3
R7
32
R218
!i10b 1
R219
R239
R240
!i113 1
R12
R13
Pspwpkg
R2
R3
R0
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
l0
L8
VX0V^]0k6^b0BBTEk>VVP>0
!s100 _:]e>`=coA7N4KIDH^?jo1
R7
32
R78
!i10b 1
Z241 !s108 1550616716.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!i113 1
R12
R13
Espwram
R0
R1
R2
R3
R4
Z242 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwram.vhd
Z243 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwram.vhd
l0
L10
Vio9em64ZTWROlDce^iN>C2
!s100 EUQJ1>]QNWjIj6Zn>4WQh1
R7
32
R78
!i10b 1
R241
Z244 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwram.vhd|
Z245 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwram.vhd|
!i113 1
R12
R13
Aspwram_arch
R1
R2
R3
DEx4 work 6 spwram 0 22 io9em64ZTWROlDce^iN>C2
l35
L28
V]Ea3=B_9;5YVZ>JM20JKS2
!s100 okl6iPF>3QaCh2Ldczd@T2
R7
32
R78
!i10b 1
R241
R244
R245
!i113 1
R12
R13
Espwrecv
R0
R54
R1
R2
R3
R4
Z246 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Z247 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
l0
L16
VnElH@Q?YVh1CAIm5BaGHT1
!s100 MI=YX3oiWafcI@TofD^@]1
R7
32
R78
!i10b 1
R241
Z248 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
Z249 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
!i113 1
R12
R13
Aspwrecv_arch
R54
R1
R2
R3
DEx4 work 7 spwrecv 0 22 nElH@Q?YVh1CAIm5BaGHT1
l101
L49
Vnl_6EJj_Mfe`jb1=8h]bU3
!s100 ^c3WTJ4Ao3z@Jg7kh6P:=2
R7
32
R78
!i10b 1
R241
R248
R249
!i113 1
R12
R13
Espwrecvfront_fast
R0
R54
R1
R2
R3
R4
Z250 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Z251 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
l0
L70
V_fDO<4<WND<?kUVcC0:ZY3
!s100 HVf=b37B5G;[TGUR<nXmQ2
R7
32
R218
!i10b 1
R219
Z252 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
Z253 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R54
R1
R2
R3
DEx4 work 17 spwrecvfront_fast 0 22 _fDO<4<WND<?kUVcC0:ZY3
l199
L110
V_^9R1b`C]Qm;l^c6fR=7S0
!s100 edW5LU7X:j>mGgNM1jo>Q1
R7
32
R218
!i10b 1
R219
R252
R253
!i113 1
R12
R13
Espwrecvfront_generic
R0
R1
R2
R3
R4
Z254 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Z255 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
l0
L16
VEl06nCMSZ=?6GcFiGIA;D3
!s100 cQd9MjILFQD4L=2ST@9`j1
R7
32
R218
!i10b 1
R219
Z256 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
Z257 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R1
R2
R3
DEx4 work 20 spwrecvfront_generic 0 22 El06nCMSZ=?6GcFiGIA;D3
l59
L44
VY?X;jNeQ`i00595];L?CD1
!s100 @Qjz2IQjaJ]eejN]K`WIM3
R7
32
R218
!i10b 1
R219
R256
R257
!i113 1
R12
R13
Espwstream
R0
R54
R1
R2
R3
R4
Z258 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Z259 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwstream.vhd
l0
L23
VQCaVQ_FYNZUeIUKT3GSc90
!s100 ZNia^zR_8XcEL]8RUbP3P1
R7
32
R218
!i10b 1
R219
Z260 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
Z261 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
!i113 1
R12
R13
Aspwstream_arch
R54
R1
R2
R3
R222
l275
L189
V:kZzohgV4>@<RW34`LdXf0
!s100 C5UHXeODgY=lfP]3QzVCJ3
R7
32
R218
!i10b 1
R219
R260
R261
!i113 1
R12
R13
Espwxmit
R0
R54
R1
R2
R3
R4
Z262 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Z263 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
l0
L13
V0[CGLQJbUNZ37OLkdh=Ea3
!s100 kd;DUhQR]86fMJ0WDD`c?2
R7
32
R78
!i10b 1
R241
Z264 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
Z265 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
!i113 1
R12
R13
Aspwxmit_arch
R54
R1
R2
R3
DEx4 work 7 spwxmit 0 22 0[CGLQJbUNZ37OLkdh=Ea3
l88
L43
V3lS20dBH09XK4;hj[Y0?;3
!s100 1KG5JXQKLP61KfiiYLWD61
R7
32
R78
!i10b 1
R241
R264
R265
!i113 1
R12
R13
Espwxmit_fast
R0
R54
R1
R2
R3
R4
Z266 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Z267 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
l0
L150
Vb02QZKFLXHS9b<dCnj];61
!s100 fJ>eURSKh1MkMPIPNFLfC1
R7
32
R218
!i10b 1
R219
Z268 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
Z269 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
!i113 1
R12
R13
Aspwxmit_fast_arch
R54
R1
R2
R3
DEx4 work 12 spwxmit_fast 0 22 b02QZKFLXHS9b<dCnj];61
l328
L188
VPo^4@PUXb_k0eKb:o=aD12
!s100 UhR1WOiM6e@gLz;aKC0A:0
R7
32
R218
!i10b 1
R219
R268
R269
!i113 1
R12
R13
Estreamtest
R0
R54
R1
R2
R3
R4
Z270 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Z271 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/streamtest.vhd
l0
L28
VKH2f^M0C?OfK6;?^fjkba2
!s100 oBz1R7fU=hnfCg^ak7HKm1
R7
32
R78
!i10b 1
R241
Z272 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
Z273 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
!i113 1
R12
R13
Astreamtest_arch
R54
R1
R2
R3
DEx4 work 10 streamtest 0 22 KH2f^M0C?OfK6;?^fjkba2
l209
L115
V=6_B@Moi;`V3[AGMhKYjb1
!s100 Pl=_Z[F6CNa?@_oz?^YI71
R7
32
R78
!i10b 1
R241
R272
R273
!i113 1
R12
R13
Esyncdff
R0
R2
R3
R4
Z274 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Z275 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/syncdff.vhd
l0
L16
VI]G>AQfHR4^`PCB7]6X^;3
!s100 jmnDgZK4I8fKM9T6giQB?2
R7
32
R78
!i10b 1
R241
Z276 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
Z277 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
!i113 1
R12
R13
Asyncdff_arch
R2
R3
DEx4 work 7 syncdff 0 22 I]G>AQfHR4^`PCB7]6X^;3
l52
L31
VEVT_@k:Czz>^_@VAm4c5z1
!s100 ;P9@79nVHoRZ2GXS^7Ulh1
R7
32
R78
!i10b 1
R241
R276
R277
!i113 1
R12
R13
Etestbench_top
R0
R54
R25
R53
R1
R2
R3
R4
Z278 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/testbench_top.vhd
Z279 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/testbench_top.vhd
l0
L9
V^_]IBe[^?dYM3<zzkeOK<3
!s100 ]@e7aO15WgTDV17oTS2E<1
R7
32
R17
!i10b 1
R18
Z280 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/testbench_top.vhd|
Z281 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/testbench_top.vhd|
!i113 1
R12
R13
Artl
R114
R222
R55
R27
R46
R70
R14
R21
R26
R75
R54
R25
R53
R1
R2
R3
Z282 DEx4 work 13 testbench_top 0 22 ^_]IBe[^?dYM3<zzkeOK<3
l78
L12
Z283 VNCm^?C_VhFTYmIG[z9ARf2
Z284 !s100 ii<iHhjm`OCH2`HQz:=PP3
R7
32
R17
!i10b 1
R18
R280
R281
!i113 1
R12
R13
Ewindowing_buffer_ent
R0
R68
R1
R2
R3
R4
Z285 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_buffer_ent.vhd
Z286 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_buffer_ent.vhd
l0
L7
Vc;Z:bEl1T9@072>@_NHS53
!s100 5ADELPY4<0NL05KT@f7dz2
R7
32
R44
!i10b 1
R45
Z287 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_buffer_ent.vhd|
Z288 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_buffer_ent.vhd|
!i113 1
R12
R13
Artl
Z289 DEx4 work 23 windowing_mask_fifo_ent 0 22 D;3W4jJ_F8S`LSYW9>@hL3
Z290 DEx4 work 23 windowing_data_fifo_ent 0 22 aU2B`Z55COCGN2hGE=enM1
R68
R1
R2
R3
R69
l81
L30
VK5^n^Qg59DzA6D>9B7Big1
!s100 mz]dm4F^Y0D1lIG]7g9gb1
R7
32
R44
!i10b 1
R45
R287
R288
!i113 1
R12
R13
Ewindowing_data_fifo_ent
R0
R68
R1
R2
R3
R4
Z291 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
Z292 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
l0
L7
VaU2B`Z55COCGN2hGE=enM1
!s100 c5;m@K;b]1aHF5L3TCXo70
R7
32
R44
!i10b 1
R45
Z293 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd|
Z294 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd|
!i113 1
R12
R13
Artl
Z295 DEx4 work 22 windowing_data_sc_fifo 0 22 eJQCLm]]J7hF@=P?W[lDa3
R68
R1
R2
R3
R290
l24
L18
VoR199b?ZO1AickZbCI@WO1
!s100 UeoAU?kWk5Sd6d6]jNBeJ2
R7
32
R44
!i10b 1
R45
R293
R294
!i113 1
R12
R13
Ewindowing_data_sc_fifo
R0
R2
R3
R4
Z296 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
Z297 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
l0
L43
VeJQCLm]]J7hF@=P?W[lDa3
!s100 jA1gS4a[RPagEhOD@[X7:1
R7
32
R44
!i10b 1
R45
Z298 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd|
Z299 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R295
l96
L60
ViIGS0XRPIk[[fQ6<z`A[C0
!s100 ?V><2>5:8WR7dhLg2NU[=3
R7
32
R44
!i10b 1
R45
R298
R299
!i113 1
R12
R13
Pwindowing_fifo_pkg
R1
R2
R3
R0
R4
Z300 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
Z301 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
l0
L5
V?kea1T2[W`L2efh1T3T943
!s100 AW`PTQW;[m>mXjZ:?DN7M1
R7
32
R44
!i10b 1
R45
Z302 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_fifo_pkg.vhd|
Z303 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_fifo_pkg.vhd|
!i113 1
R12
R13
Bbody
R68
R1
R2
R3
l0
L73
VL<CXnKeFJi]BR1oQ59UI;1
!s100 of_SO5Qk6A91_Qc=mKJ5Y0
R7
32
R44
!i10b 1
R45
R302
R303
!i113 1
R12
R13
Ewindowing_mask_fifo_ent
R0
R68
R1
R2
R3
R4
Z304 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
Z305 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
l0
L7
VD;3W4jJ_F8S`LSYW9>@hL3
!s100 Eg9HMNDl4ch4WmCM?;zgQ1
R7
32
R44
!i10b 1
R45
Z306 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd|
Z307 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd|
!i113 1
R12
R13
Artl
Z308 DEx4 work 22 windowing_mask_sc_fifo 0 22 4@bjVhb@O3DXTkK>1l9c^3
R68
R1
R2
R3
R289
l24
L18
V>6L^[Mf[0@GJzMMm]zb>T1
!s100 `@=fdhR3KUB_5m:zL:[o42
R7
32
R44
!i10b 1
R45
R306
R307
!i113 1
R12
R13
Ewindowing_mask_sc_fifo
R0
R2
R3
R4
Z309 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
Z310 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
l0
L43
V4@bjVhb@O3DXTkK>1l9c^3
!s100 >ZUH4Y>O9:`24gIIPWWF63
R7
32
R44
!i10b 1
R45
Z311 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd|
Z312 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R308
l96
L60
V=P>Q8hdEC8mf@l9eCWHOc3
!s100 m@aBfjK7D^4ZHXzE;OlVB2
R7
32
R44
!i10b 1
R45
R311
R312
!i113 1
R12
R13
