WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1250143 cumulative IPC: 4 (Simulation time: 00 hr 00 min 24 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1250143 cumulative IPC: 4 (Simulation time: 00 hr 00 min 24 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 11797331 heartbeat IPC: 0.8476 cumulative IPC: 0.4741 (Simulation time: 00 hr 01 min 29 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 10547189 cumulative IPC: 0.4741 (Simulation time: 00 hr 01 min 29 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 10547189 cumulative IPC: 0.4741 (Simulation time: 00 hr 01 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_748B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4741 instructions: 5000001 cycles: 10547189
CPU 0 Branch Prediction Accuracy: 77.33% MPKI: 70.98 Average ROB Occupancy at Mispredict: 2.226
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0684
BRANCH_INDIRECT: 0.263
BRANCH_CONDITIONAL: 68
BRANCH_DIRECT_CALL: 0.109
BRANCH_INDIRECT_CALL: 0.544
BRANCH_RETURN: 1.99

LLC TOTAL        ACCESS:      52412 HIT:      36191 MISS:      16221
LLC LOAD         ACCESS:      21958 HIT:      13269 MISS:       8689
LLC RFO          ACCESS:       5645 HIT:       2880 MISS:       2765
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      16297 HIT:      16296 MISS:          1
LLC TRANSLATION  ACCESS:       8512 HIT:       3746 MISS:       4766
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 209.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1411604 HIT:    1324587 MISS:      87017
cpu0_DTLB LOAD         ACCESS:    1411604 HIT:    1324587 MISS:      87017
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 27.22 cycles
cpu0_ITLB TOTAL        ACCESS:     160363 HIT:     152447 MISS:       7916
cpu0_ITLB LOAD         ACCESS:     160363 HIT:     152447 MISS:       7916
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 11.04 cycles
cpu0_L1D TOTAL        ACCESS:    1595056 HIT:    1490262 MISS:     104794
cpu0_L1D LOAD         ACCESS:    1178095 HIT:    1103339 MISS:      74756
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     403775 HIT:     384217 MISS:      19558
cpu0_L1D TRANSLATION  ACCESS:      13186 HIT:       2706 MISS:      10480
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 42.06 cycles
cpu0_L1I TOTAL        ACCESS:     174925 HIT:     164399 MISS:      10526
cpu0_L1I LOAD         ACCESS:     174925 HIT:     164399 MISS:      10526
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 35.18 cycles
cpu0_L2C TOTAL        ACCESS:      89436 HIT:      53278 MISS:      36158
cpu0_L2C LOAD         ACCESS:      54624 HIT:      32666 MISS:      21958
cpu0_L2C RFO          ACCESS:       6949 HIT:       1304 MISS:       5645
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      17391 HIT:      17348 MISS:         43
cpu0_L2C TRANSLATION  ACCESS:      10472 HIT:       1960 MISS:       8512
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 114.4 cycles
cpu0_STLB TOTAL        ACCESS:      53403 HIT:      44297 MISS:       9106
cpu0_STLB LOAD         ACCESS:      53403 HIT:      44297 MISS:       9106
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 238.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4421
  ROW_BUFFER_MISS:      11798
 AVG DBUS CONGESTED CYCLE: 3.9
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        741
  FULL:       1552
