INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/audio_project/audio_project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/audio_project/audio_project.ip_user_files/bd/pll/ip/pll_clk_wiz_0_0/pll_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/audio_project/audio_project.ip_user_files/bd/pll/ip/pll_clk_wiz_0_0/pll_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/audio_project/audio_project.ip_user_files/bd/pll/sim/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/PDM_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PDM_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/enable_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enable_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/audio_project/audio_project.srcs/sources_1/new/fft_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/audio_project/audio_project.srcs/sources_1/bd/pll/hdl/pll_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/sigma_delta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/audio_project/audio_project.srcs/sources_1/new/twos_complement_to_magnitude.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complement_to_magnitude
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/ECE532/audio_project/audio_project.srcs/sim_1/new/fft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_tb
