{"Source Block": ["verilog-ethernet/rtl/eth_mux_4.v@324:373@HdlStmProcess", "assign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_eth_payload_tdata_reg <= 0;\n        output_eth_payload_tvalid_reg <= 0;\n        output_eth_payload_tlast_reg <= 0;\n        output_eth_payload_tuser_reg <= 0;\n        output_eth_payload_tready_int <= 0;\n        temp_eth_payload_tdata_reg <= 0;\n        temp_eth_payload_tvalid_reg <= 0;\n        temp_eth_payload_tlast_reg <= 0;\n        temp_eth_payload_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_eth_payload_tready_int <= output_eth_payload_tready_int_early;\n\n        if (output_eth_payload_tready_int) begin\n            // input is ready\n            if (output_eth_payload_tready | ~output_eth_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                output_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                output_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                output_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end else begin\n                // output is not ready, store input in temp\n                temp_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                temp_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                temp_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                temp_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end\n        end else if (output_eth_payload_tready) begin\n            // input is not ready, but output is ready\n            output_eth_payload_tdata_reg <= temp_eth_payload_tdata_reg;\n            output_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_reg;\n            output_eth_payload_tlast_reg <= temp_eth_payload_tlast_reg;\n            output_eth_payload_tuser_reg <= temp_eth_payload_tuser_reg;\n            temp_eth_payload_tdata_reg <= 0;\n            temp_eth_payload_tvalid_reg <= 0;\n            temp_eth_payload_tlast_reg <= 0;\n            temp_eth_payload_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_demux_4.v@289:351", "assign output_3_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = current_output_tready | (~temp_eth_payload_tvalid_reg & ~current_output_tvalid) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_eth_payload_tdata_reg <= 0;\n        output_0_eth_payload_tvalid_reg <= 0;\n        output_1_eth_payload_tvalid_reg <= 0;\n        output_2_eth_payload_tvalid_reg <= 0;\n        output_3_eth_payload_tvalid_reg <= 0;\n        output_eth_payload_tlast_reg <= 0;\n        output_eth_payload_tuser_reg <= 0;\n        output_eth_payload_tready_int <= 0;\n        temp_eth_payload_tdata_reg <= 0;\n        temp_eth_payload_tvalid_reg <= 0;\n        temp_eth_payload_tlast_reg <= 0;\n        temp_eth_payload_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_eth_payload_tready_int <= output_eth_payload_tready_int_early;\n\n        if (output_eth_payload_tready_int) begin\n            // input is ready\n            if (current_output_tready | ~current_output_tvalid) begin\n                // output is ready or currently not valid, transfer data to output\n                output_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                case (select_reg)\n                    2'd0: output_0_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                    2'd1: output_1_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                    2'd2: output_2_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                    2'd3: output_3_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                endcase\n                output_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                output_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end else begin\n                // output is not ready, store input in temp\n                temp_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                temp_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                temp_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                temp_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end\n        end else if (current_output_tready) begin\n            // input is not ready, but output is ready\n            output_eth_payload_tdata_reg <= temp_eth_payload_tdata_reg;\n            case (select_reg)\n                2'd0: output_0_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_reg;\n                2'd1: output_1_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_reg;\n                2'd2: output_2_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_reg;\n                2'd3: output_3_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_reg;\n            endcase\n            output_eth_payload_tlast_reg <= temp_eth_payload_tlast_reg;\n            output_eth_payload_tuser_reg <= temp_eth_payload_tuser_reg;\n            temp_eth_payload_tdata_reg <= 0;\n            temp_eth_payload_tvalid_reg <= 0;\n            temp_eth_payload_tlast_reg <= 0;\n            temp_eth_payload_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/eth_mux_2.v@252:301", "assign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_eth_payload_tdata_reg <= 0;\n        output_eth_payload_tvalid_reg <= 0;\n        output_eth_payload_tlast_reg <= 0;\n        output_eth_payload_tuser_reg <= 0;\n        output_eth_payload_tready_int <= 0;\n        temp_eth_payload_tdata_reg <= 0;\n        temp_eth_payload_tvalid_reg <= 0;\n        temp_eth_payload_tlast_reg <= 0;\n        temp_eth_payload_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_eth_payload_tready_int <= output_eth_payload_tready_int_early;\n\n        if (output_eth_payload_tready_int) begin\n            // input is ready\n            if (output_eth_payload_tready | ~output_eth_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                output_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                output_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                output_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end else begin\n                // output is not ready, store input in temp\n                temp_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                temp_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                temp_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                temp_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end\n        end else if (output_eth_payload_tready) begin\n            // input is not ready, but output is ready\n            output_eth_payload_tdata_reg <= temp_eth_payload_tdata_reg;\n            output_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_reg;\n            output_eth_payload_tlast_reg <= temp_eth_payload_tlast_reg;\n            output_eth_payload_tuser_reg <= temp_eth_payload_tuser_reg;\n            temp_eth_payload_tdata_reg <= 0;\n            temp_eth_payload_tvalid_reg <= 0;\n            temp_eth_payload_tlast_reg <= 0;\n            temp_eth_payload_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/ip_mux_2.v@408:457", "assign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_ip_payload_tdata_reg <= 0;\n        output_ip_payload_tvalid_reg <= 0;\n        output_ip_payload_tlast_reg <= 0;\n        output_ip_payload_tuser_reg <= 0;\n        output_ip_payload_tready_int <= 0;\n        temp_ip_payload_tdata_reg <= 0;\n        temp_ip_payload_tvalid_reg <= 0;\n        temp_ip_payload_tlast_reg <= 0;\n        temp_ip_payload_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_ip_payload_tready_int <= output_ip_payload_tready_int_early;\n\n        if (output_ip_payload_tready_int) begin\n            // input is ready\n            if (output_ip_payload_tready | ~output_ip_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_ip_payload_tdata_reg <= output_ip_payload_tdata_int;\n                output_ip_payload_tvalid_reg <= output_ip_payload_tvalid_int;\n                output_ip_payload_tlast_reg <= output_ip_payload_tlast_int;\n                output_ip_payload_tuser_reg <= output_ip_payload_tuser_int;\n            end else begin\n                // output is not ready, store input in temp\n                temp_ip_payload_tdata_reg <= output_ip_payload_tdata_int;\n                temp_ip_payload_tvalid_reg <= output_ip_payload_tvalid_int;\n                temp_ip_payload_tlast_reg <= output_ip_payload_tlast_int;\n                temp_ip_payload_tuser_reg <= output_ip_payload_tuser_int;\n            end\n        end else if (output_ip_payload_tready) begin\n            // input is not ready, but output is ready\n            output_ip_payload_tdata_reg <= temp_ip_payload_tdata_reg;\n            output_ip_payload_tvalid_reg <= temp_ip_payload_tvalid_reg;\n            output_ip_payload_tlast_reg <= temp_ip_payload_tlast_reg;\n            output_ip_payload_tuser_reg <= temp_ip_payload_tuser_reg;\n            temp_ip_payload_tdata_reg <= 0;\n            temp_ip_payload_tvalid_reg <= 0;\n            temp_ip_payload_tlast_reg <= 0;\n            temp_ip_payload_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@310:365", "assign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_eth_payload_tdata_reg <= 0;\n        output_eth_payload_tkeep_reg <= 0;\n        output_eth_payload_tvalid_reg <= 0;\n        output_eth_payload_tlast_reg <= 0;\n        output_eth_payload_tuser_reg <= 0;\n        output_eth_payload_tready_int <= 0;\n        temp_eth_payload_tdata_reg <= 0;\n        temp_eth_payload_tkeep_reg <= 0;\n        temp_eth_payload_tvalid_reg <= 0;\n        temp_eth_payload_tlast_reg <= 0;\n        temp_eth_payload_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_eth_payload_tready_int <= output_eth_payload_tready_int_early;\n\n        if (output_eth_payload_tready_int) begin\n            // input is ready\n            if (output_eth_payload_tready | ~output_eth_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                output_eth_payload_tkeep_reg <= output_eth_payload_tkeep_int;\n                output_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                output_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                output_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end else begin\n                // output is not ready and currently valid, store input in temp\n                temp_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                temp_eth_payload_tkeep_reg <= output_eth_payload_tkeep_int;\n                temp_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                temp_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                temp_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end\n        end else if (output_eth_payload_tready) begin\n            // input is not ready, but output is ready\n            output_eth_payload_tdata_reg <= temp_eth_payload_tdata_reg;\n            output_eth_payload_tkeep_reg <= temp_eth_payload_tkeep_reg;\n            output_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_reg;\n            output_eth_payload_tlast_reg <= temp_eth_payload_tlast_reg;\n            output_eth_payload_tuser_reg <= temp_eth_payload_tuser_reg;\n            temp_eth_payload_tdata_reg <= 0;\n            temp_eth_payload_tkeep_reg <= 0;\n            temp_eth_payload_tvalid_reg <= 0;\n            temp_eth_payload_tlast_reg <= 0;\n            temp_eth_payload_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@525:574", "assign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_ip_payload_tdata_reg <= 0;\n        output_ip_payload_tvalid_reg <= 0;\n        output_ip_payload_tlast_reg <= 0;\n        output_ip_payload_tuser_reg <= 0;\n        output_ip_payload_tready_int <= 0;\n        temp_ip_payload_tdata_reg <= 0;\n        temp_ip_payload_tvalid_reg <= 0;\n        temp_ip_payload_tlast_reg <= 0;\n        temp_ip_payload_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_ip_payload_tready_int <= output_ip_payload_tready_int_early;\n\n        if (output_ip_payload_tready_int) begin\n            // input is ready\n            if (output_ip_payload_tready | ~output_ip_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_ip_payload_tdata_reg <= output_ip_payload_tdata_int;\n                output_ip_payload_tvalid_reg <= output_ip_payload_tvalid_int;\n                output_ip_payload_tlast_reg <= output_ip_payload_tlast_int;\n                output_ip_payload_tuser_reg <= output_ip_payload_tuser_int;\n            end else begin\n                // output is not ready and currently valid, store input in temp\n                temp_ip_payload_tdata_reg <= output_ip_payload_tdata_int;\n                temp_ip_payload_tvalid_reg <= output_ip_payload_tvalid_int;\n                temp_ip_payload_tlast_reg <= output_ip_payload_tlast_int;\n                temp_ip_payload_tuser_reg <= output_ip_payload_tuser_int;\n            end\n        end else if (output_ip_payload_tready) begin\n            // input is not ready, but output is ready\n            output_ip_payload_tdata_reg <= temp_ip_payload_tdata_reg;\n            output_ip_payload_tvalid_reg <= temp_ip_payload_tvalid_reg;\n            output_ip_payload_tlast_reg <= temp_ip_payload_tlast_reg;\n            output_ip_payload_tuser_reg <= temp_ip_payload_tuser_reg;\n            temp_ip_payload_tdata_reg <= 0;\n            temp_ip_payload_tvalid_reg <= 0;\n            temp_ip_payload_tlast_reg <= 0;\n            temp_ip_payload_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@339:394", "assign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_eth_payload_tdata_reg <= 0;\n        output_eth_payload_tkeep_reg <= 0;\n        output_eth_payload_tvalid_reg <= 0;\n        output_eth_payload_tlast_reg <= 0;\n        output_eth_payload_tuser_reg <= 0;\n        output_eth_payload_tready_int <= 0;\n        temp_eth_payload_tdata_reg <= 0;\n        temp_eth_payload_tkeep_reg <= 0;\n        temp_eth_payload_tvalid_reg <= 0;\n        temp_eth_payload_tlast_reg <= 0;\n        temp_eth_payload_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_eth_payload_tready_int <= output_eth_payload_tready_int_early;\n\n        if (output_eth_payload_tready_int) begin\n            // input is ready\n            if (output_eth_payload_tready | ~output_eth_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                output_eth_payload_tkeep_reg <= output_eth_payload_tkeep_int;\n                output_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                output_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                output_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end else begin\n                // output is not ready, store input in temp\n                temp_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                temp_eth_payload_tkeep_reg <= output_eth_payload_tkeep_int;\n                temp_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                temp_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                temp_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end\n        end else if (output_eth_payload_tready) begin\n            // input is not ready, but output is ready\n            output_eth_payload_tdata_reg <= temp_eth_payload_tdata_reg;\n            output_eth_payload_tkeep_reg <= temp_eth_payload_tkeep_reg;\n            output_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_reg;\n            output_eth_payload_tlast_reg <= temp_eth_payload_tlast_reg;\n            output_eth_payload_tuser_reg <= temp_eth_payload_tuser_reg;\n            temp_eth_payload_tdata_reg <= 0;\n            temp_eth_payload_tkeep_reg <= 0;\n            temp_eth_payload_tvalid_reg <= 0;\n            temp_eth_payload_tlast_reg <= 0;\n            temp_eth_payload_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/ip_mux_4.v@532:581", "assign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_ip_payload_tdata_reg <= 0;\n        output_ip_payload_tvalid_reg <= 0;\n        output_ip_payload_tlast_reg <= 0;\n        output_ip_payload_tuser_reg <= 0;\n        output_ip_payload_tready_int <= 0;\n        temp_ip_payload_tdata_reg <= 0;\n        temp_ip_payload_tvalid_reg <= 0;\n        temp_ip_payload_tlast_reg <= 0;\n        temp_ip_payload_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_ip_payload_tready_int <= output_ip_payload_tready_int_early;\n\n        if (output_ip_payload_tready_int) begin\n            // input is ready\n            if (output_ip_payload_tready | ~output_ip_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_ip_payload_tdata_reg <= output_ip_payload_tdata_int;\n                output_ip_payload_tvalid_reg <= output_ip_payload_tvalid_int;\n                output_ip_payload_tlast_reg <= output_ip_payload_tlast_int;\n                output_ip_payload_tuser_reg <= output_ip_payload_tuser_int;\n            end else begin\n                // output is not ready, store input in temp\n                temp_ip_payload_tdata_reg <= output_ip_payload_tdata_int;\n                temp_ip_payload_tvalid_reg <= output_ip_payload_tvalid_int;\n                temp_ip_payload_tlast_reg <= output_ip_payload_tlast_int;\n                temp_ip_payload_tuser_reg <= output_ip_payload_tuser_int;\n            end\n        end else if (output_ip_payload_tready) begin\n            // input is not ready, but output is ready\n            output_ip_payload_tdata_reg <= temp_ip_payload_tdata_reg;\n            output_ip_payload_tvalid_reg <= temp_ip_payload_tvalid_reg;\n            output_ip_payload_tlast_reg <= temp_ip_payload_tlast_reg;\n            output_ip_payload_tuser_reg <= temp_ip_payload_tuser_reg;\n            temp_ip_payload_tdata_reg <= 0;\n            temp_ip_payload_tvalid_reg <= 0;\n            temp_ip_payload_tlast_reg <= 0;\n            temp_ip_payload_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@281:330", "assign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_axis_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_eth_payload_tdata_reg <= 0;\n        output_eth_payload_tvalid_reg <= 0;\n        output_eth_payload_tlast_reg <= 0;\n        output_eth_payload_tuser_reg <= 0;\n        output_eth_payload_tready_int <= 0;\n        temp_axis_tdata_reg <= 0;\n        temp_axis_tvalid_reg <= 0;\n        temp_axis_tlast_reg <= 0;\n        temp_axis_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_eth_payload_tready_int <= output_eth_payload_tready_int_early;\n\n        if (output_eth_payload_tready_int) begin\n            // input is ready\n            if (output_eth_payload_tready | ~output_eth_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                output_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                output_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                output_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end else begin\n                // output is not ready and currently valid, store input in temp\n                temp_axis_tdata_reg <= output_eth_payload_tdata_int;\n                temp_axis_tvalid_reg <= output_eth_payload_tvalid_int;\n                temp_axis_tlast_reg <= output_eth_payload_tlast_int;\n                temp_axis_tuser_reg <= output_eth_payload_tuser_int;\n            end\n        end else if (output_eth_payload_tready) begin\n            // input is not ready, but output is ready\n            output_eth_payload_tdata_reg <= temp_axis_tdata_reg;\n            output_eth_payload_tvalid_reg <= temp_axis_tvalid_reg;\n            output_eth_payload_tlast_reg <= temp_axis_tlast_reg;\n            output_eth_payload_tuser_reg <= temp_axis_tuser_reg;\n            temp_axis_tdata_reg <= 0;\n            temp_axis_tvalid_reg <= 0;\n            temp_axis_tlast_reg <= 0;\n            temp_axis_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@306:355", "assign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_eth_payload_tdata_reg <= 0;\n        output_eth_payload_tvalid_reg <= 0;\n        output_eth_payload_tlast_reg <= 0;\n        output_eth_payload_tuser_reg <= 0;\n        output_eth_payload_tready_int <= 0;\n        temp_eth_payload_tdata_reg <= 0;\n        temp_eth_payload_tvalid_reg <= 0;\n        temp_eth_payload_tlast_reg <= 0;\n        temp_eth_payload_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_eth_payload_tready_int <= output_eth_payload_tready_int_early;\n\n        if (output_eth_payload_tready_int) begin\n            // input is ready\n            if (output_eth_payload_tready | ~output_eth_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                output_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                output_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                output_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end else begin\n                // output is not ready and currently valid, store input in temp\n                temp_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                temp_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                temp_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                temp_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end\n        end else if (output_eth_payload_tready) begin\n            // input is not ready, but output is ready\n            output_eth_payload_tdata_reg <= temp_eth_payload_tdata_reg;\n            output_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_reg;\n            output_eth_payload_tlast_reg <= temp_eth_payload_tlast_reg;\n            output_eth_payload_tuser_reg <= temp_eth_payload_tuser_reg;\n            temp_eth_payload_tdata_reg <= 0;\n            temp_eth_payload_tvalid_reg <= 0;\n            temp_eth_payload_tlast_reg <= 0;\n            temp_eth_payload_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@441:490", "assign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_axis_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_eth_payload_tdata_reg <= 0;\n        output_eth_payload_tvalid_reg <= 0;\n        output_eth_payload_tlast_reg <= 0;\n        output_eth_payload_tuser_reg <= 0;\n        output_eth_payload_tready_int <= 0;\n        temp_axis_tdata_reg <= 0;\n        temp_axis_tvalid_reg <= 0;\n        temp_axis_tlast_reg <= 0;\n        temp_axis_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_eth_payload_tready_int <= output_eth_payload_tready_int_early;\n\n        if (output_eth_payload_tready_int) begin\n            // input is ready\n            if (output_eth_payload_tready | ~output_eth_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                output_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                output_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                output_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end else begin\n                // output is not ready and currently valid, store input in temp\n                temp_axis_tdata_reg <= output_eth_payload_tdata_int;\n                temp_axis_tvalid_reg <= output_eth_payload_tvalid_int;\n                temp_axis_tlast_reg <= output_eth_payload_tlast_int;\n                temp_axis_tuser_reg <= output_eth_payload_tuser_int;\n            end\n        end else if (output_eth_payload_tready) begin\n            // input is not ready, but output is ready\n            output_eth_payload_tdata_reg <= temp_axis_tdata_reg;\n            output_eth_payload_tvalid_reg <= temp_axis_tvalid_reg;\n            output_eth_payload_tlast_reg <= temp_axis_tlast_reg;\n            output_eth_payload_tuser_reg <= temp_axis_tuser_reg;\n            temp_axis_tdata_reg <= 0;\n            temp_axis_tvalid_reg <= 0;\n            temp_axis_tlast_reg <= 0;\n            temp_axis_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@351:406", "assign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_eth_payload_tdata_reg <= 0;\n        output_eth_payload_tkeep_reg <= 0;\n        output_eth_payload_tvalid_reg <= 0;\n        output_eth_payload_tlast_reg <= 0;\n        output_eth_payload_tuser_reg <= 0;\n        output_eth_payload_tready_int <= 0;\n        temp_eth_payload_tdata_reg <= 0;\n        temp_eth_payload_tkeep_reg <= 0;\n        temp_eth_payload_tvalid_reg <= 0;\n        temp_eth_payload_tlast_reg <= 0;\n        temp_eth_payload_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_eth_payload_tready_int <= output_eth_payload_tready_int_early;\n\n        if (output_eth_payload_tready_int) begin\n            // input is ready\n            if (output_eth_payload_tready | ~output_eth_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                output_eth_payload_tkeep_reg <= output_eth_payload_tkeep_int;\n                output_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                output_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                output_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end else begin\n                // output is not ready and currently valid, store input in temp\n                temp_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                temp_eth_payload_tkeep_reg <= output_eth_payload_tkeep_int;\n                temp_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                temp_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                temp_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end\n        end else if (output_eth_payload_tready) begin\n            // input is not ready, but output is ready\n            output_eth_payload_tdata_reg <= temp_eth_payload_tdata_reg;\n            output_eth_payload_tkeep_reg <= temp_eth_payload_tkeep_reg;\n            output_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_reg;\n            output_eth_payload_tlast_reg <= temp_eth_payload_tlast_reg;\n            output_eth_payload_tuser_reg <= temp_eth_payload_tuser_reg;\n            temp_eth_payload_tdata_reg <= 0;\n            temp_eth_payload_tkeep_reg <= 0;\n            temp_eth_payload_tvalid_reg <= 0;\n            temp_eth_payload_tlast_reg <= 0;\n            temp_eth_payload_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@443:492", "assign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_ip_payload_tdata_reg <= 0;\n        output_ip_payload_tvalid_reg <= 0;\n        output_ip_payload_tlast_reg <= 0;\n        output_ip_payload_tuser_reg <= 0;\n        output_ip_payload_tready_int <= 0;\n        temp_ip_payload_tdata_reg <= 0;\n        temp_ip_payload_tvalid_reg <= 0;\n        temp_ip_payload_tlast_reg <= 0;\n        temp_ip_payload_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_ip_payload_tready_int <= output_ip_payload_tready_int_early;\n\n        if (output_ip_payload_tready_int) begin\n            // input is ready\n            if (output_ip_payload_tready | ~output_ip_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_ip_payload_tdata_reg <= output_ip_payload_tdata_int;\n                output_ip_payload_tvalid_reg <= output_ip_payload_tvalid_int;\n                output_ip_payload_tlast_reg <= output_ip_payload_tlast_int;\n                output_ip_payload_tuser_reg <= output_ip_payload_tuser_int;\n            end else begin\n                // output is not ready and currently valid, store input in temp\n                temp_ip_payload_tdata_reg <= output_ip_payload_tdata_int;\n                temp_ip_payload_tvalid_reg <= output_ip_payload_tvalid_int;\n                temp_ip_payload_tlast_reg <= output_ip_payload_tlast_int;\n                temp_ip_payload_tuser_reg <= output_ip_payload_tuser_int;\n            end\n        end else if (output_ip_payload_tready) begin\n            // input is not ready, but output is ready\n            output_ip_payload_tdata_reg <= temp_ip_payload_tdata_reg;\n            output_ip_payload_tvalid_reg <= temp_ip_payload_tvalid_reg;\n            output_ip_payload_tlast_reg <= temp_ip_payload_tlast_reg;\n            output_ip_payload_tuser_reg <= temp_ip_payload_tuser_reg;\n            temp_ip_payload_tdata_reg <= 0;\n            temp_ip_payload_tvalid_reg <= 0;\n            temp_ip_payload_tlast_reg <= 0;\n            temp_ip_payload_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@583:638", "assign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_eth_payload_tdata_reg <= 0;\n        output_eth_payload_tkeep_reg <= 0;\n        output_eth_payload_tvalid_reg <= 0;\n        output_eth_payload_tlast_reg <= 0;\n        output_eth_payload_tuser_reg <= 0;\n        output_eth_payload_tready_int <= 0;\n        temp_eth_payload_tdata_reg <= 0;\n        temp_eth_payload_tkeep_reg <= 0;\n        temp_eth_payload_tvalid_reg <= 0;\n        temp_eth_payload_tlast_reg <= 0;\n        temp_eth_payload_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_eth_payload_tready_int <= output_eth_payload_tready_int_early;\n\n        if (output_eth_payload_tready_int) begin\n            // input is ready\n            if (output_eth_payload_tready | ~output_eth_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                output_eth_payload_tkeep_reg <= output_eth_payload_tkeep_int;\n                output_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                output_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                output_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end else begin\n                // output is not ready and currently valid, store input in temp\n                temp_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                temp_eth_payload_tkeep_reg <= output_eth_payload_tkeep_int;\n                temp_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                temp_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                temp_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end\n        end else if (output_eth_payload_tready) begin\n            // input is not ready, but output is ready\n            output_eth_payload_tdata_reg <= temp_eth_payload_tdata_reg;\n            output_eth_payload_tkeep_reg <= temp_eth_payload_tkeep_reg;\n            output_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_reg;\n            output_eth_payload_tlast_reg <= temp_eth_payload_tlast_reg;\n            output_eth_payload_tuser_reg <= temp_eth_payload_tuser_reg;\n            temp_eth_payload_tdata_reg <= 0;\n            temp_eth_payload_tkeep_reg <= 0;\n            temp_eth_payload_tvalid_reg <= 0;\n            temp_eth_payload_tlast_reg <= 0;\n            temp_eth_payload_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@263:318", "assign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_eth_payload_tready_int_early = output_eth_payload_tready | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_reg) | (~temp_eth_payload_tvalid_reg & ~output_eth_payload_tvalid_int);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_eth_payload_tdata_reg <= 0;\n        output_eth_payload_tkeep_reg <= 0;\n        output_eth_payload_tvalid_reg <= 0;\n        output_eth_payload_tlast_reg <= 0;\n        output_eth_payload_tuser_reg <= 0;\n        output_eth_payload_tready_int <= 0;\n        temp_eth_payload_tdata_reg <= 0;\n        temp_eth_payload_tkeep_reg <= 0;\n        temp_eth_payload_tvalid_reg <= 0;\n        temp_eth_payload_tlast_reg <= 0;\n        temp_eth_payload_tuser_reg <= 0;\n    end else begin\n        // transfer sink ready state to source\n        output_eth_payload_tready_int <= output_eth_payload_tready_int_early;\n\n        if (output_eth_payload_tready_int) begin\n            // input is ready\n            if (output_eth_payload_tready | ~output_eth_payload_tvalid_reg) begin\n                // output is ready or currently not valid, transfer data to output\n                output_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                output_eth_payload_tkeep_reg <= output_eth_payload_tkeep_int;\n                output_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                output_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                output_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end else begin\n                // output is not ready, store input in temp\n                temp_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n                temp_eth_payload_tkeep_reg <= output_eth_payload_tkeep_int;\n                temp_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n                temp_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n                temp_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n            end\n        end else if (output_eth_payload_tready) begin\n            // input is not ready, but output is ready\n            output_eth_payload_tdata_reg <= temp_eth_payload_tdata_reg;\n            output_eth_payload_tkeep_reg <= temp_eth_payload_tkeep_reg;\n            output_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_reg;\n            output_eth_payload_tlast_reg <= temp_eth_payload_tlast_reg;\n            output_eth_payload_tuser_reg <= temp_eth_payload_tuser_reg;\n            temp_eth_payload_tdata_reg <= 0;\n            temp_eth_payload_tkeep_reg <= 0;\n            temp_eth_payload_tvalid_reg <= 0;\n            temp_eth_payload_tlast_reg <= 0;\n            temp_eth_payload_tuser_reg <= 0;\n        end\n    end\nend\n\nendmodule\n"]], "Diff Content": {"Delete": [[331, "        output_eth_payload_tdata_reg <= 0;\n"], [332, "        output_eth_payload_tvalid_reg <= 0;\n"], [333, "        output_eth_payload_tlast_reg <= 0;\n"], [334, "        output_eth_payload_tuser_reg <= 0;\n"], [335, "        output_eth_payload_tready_int <= 0;\n"], [336, "        temp_eth_payload_tdata_reg <= 0;\n"], [337, "        temp_eth_payload_tvalid_reg <= 0;\n"], [338, "        temp_eth_payload_tlast_reg <= 0;\n"], [339, "        temp_eth_payload_tuser_reg <= 0;\n"], [342, "        output_eth_payload_tready_int <= output_eth_payload_tready_int_early;\n"], [344, "        if (output_eth_payload_tready_int) begin\n"], [346, "            if (output_eth_payload_tready | ~output_eth_payload_tvalid_reg) begin\n"], [348, "                output_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n"], [349, "                output_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n"], [350, "                output_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n"], [351, "                output_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n"], [352, "            end else begin\n"], [354, "                temp_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n"], [355, "                temp_eth_payload_tvalid_reg <= output_eth_payload_tvalid_int;\n"], [356, "                temp_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n"], [357, "                temp_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n"], [358, "            end\n"], [359, "        end else if (output_eth_payload_tready) begin\n"], [361, "            output_eth_payload_tdata_reg <= temp_eth_payload_tdata_reg;\n"], [362, "            output_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_reg;\n"], [363, "            output_eth_payload_tlast_reg <= temp_eth_payload_tlast_reg;\n"], [364, "            output_eth_payload_tuser_reg <= temp_eth_payload_tuser_reg;\n"], [365, "            temp_eth_payload_tdata_reg <= 0;\n"], [366, "            temp_eth_payload_tvalid_reg <= 0;\n"], [367, "            temp_eth_payload_tlast_reg <= 0;\n"], [368, "            temp_eth_payload_tuser_reg <= 0;\n"], [369, "        end\n"]], "Add": [[339, "        output_eth_payload_tvalid_reg <= 1'b0;\n"], [339, "        output_eth_payload_tready_int_reg <= 1'b0;\n"], [339, "        temp_eth_payload_tvalid_reg <= 1'b0;\n"], [369, "        output_eth_payload_tvalid_reg <= output_eth_payload_tvalid_next;\n"], [369, "        output_eth_payload_tready_int_reg <= output_eth_payload_tready_int_early;\n"], [369, "        temp_eth_payload_tvalid_reg <= temp_eth_payload_tvalid_next;\n"], [369, "    end\n"], [369, "    if (store_eth_payload_int_to_output) begin\n"], [369, "        output_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n"], [369, "        output_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n"], [369, "        output_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n"], [369, "    end else if (store_eth_payload_temp_to_output) begin\n"], [369, "        output_eth_payload_tdata_reg <= temp_eth_payload_tdata_reg;\n"], [369, "        output_eth_payload_tlast_reg <= temp_eth_payload_tlast_reg;\n"], [369, "        output_eth_payload_tuser_reg <= temp_eth_payload_tuser_reg;\n"], [369, "    end\n"], [369, "    if (store_eth_payload_int_to_temp) begin\n"], [369, "        temp_eth_payload_tdata_reg <= output_eth_payload_tdata_int;\n"], [369, "        temp_eth_payload_tlast_reg <= output_eth_payload_tlast_int;\n"], [369, "        temp_eth_payload_tuser_reg <= output_eth_payload_tuser_int;\n"]]}}