{
  "module_name": "p54spi.h",
  "hash_id": "1979b6bf3a3ef19763a78f3130596a79ed321a96f5ad9180fdf106545ed54ec3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intersil/p54/p54spi.h",
  "human_readable_source": " \n \n\n#ifndef P54SPI_H\n#define P54SPI_H\n\n#include <linux/mutex.h>\n#include <linux/list.h>\n#include <net/mac80211.h>\n\n#include \"p54.h\"\n\n \n#define SPI_ADRS_READ_BIT_15\t\t0x8000\n\n#define SPI_ADRS_ARM_INTERRUPTS\t\t0x00\n#define SPI_ADRS_ARM_INT_EN\t\t0x04\n\n#define SPI_ADRS_HOST_INTERRUPTS\t0x08\n#define SPI_ADRS_HOST_INT_EN\t\t0x0c\n#define SPI_ADRS_HOST_INT_ACK\t\t0x10\n\n#define SPI_ADRS_GEN_PURP_1\t\t0x14\n#define SPI_ADRS_GEN_PURP_2\t\t0x18\n\n#define SPI_ADRS_DEV_CTRL_STAT\t\t0x26     \n\n#define SPI_ADRS_DMA_DATA\t\t0x28\n\n#define SPI_ADRS_DMA_WRITE_CTRL\t\t0x2c\n#define SPI_ADRS_DMA_WRITE_LEN\t\t0x2e\n#define SPI_ADRS_DMA_WRITE_BASE\t\t0x30\n\n#define SPI_ADRS_DMA_READ_CTRL\t\t0x34\n#define SPI_ADRS_DMA_READ_LEN\t\t0x36\n#define SPI_ADRS_DMA_READ_BASE\t\t0x38\n\n#define SPI_CTRL_STAT_HOST_OVERRIDE\t0x8000\n#define SPI_CTRL_STAT_START_HALTED\t0x4000\n#define SPI_CTRL_STAT_RAM_BOOT\t\t0x2000\n#define SPI_CTRL_STAT_HOST_RESET\t0x1000\n#define SPI_CTRL_STAT_HOST_CPU_EN\t0x0800\n\n#define SPI_DMA_WRITE_CTRL_ENABLE\t0x0001\n#define SPI_DMA_READ_CTRL_ENABLE\t0x0001\n#define HOST_ALLOWED\t\t\t(1 << 7)\n\n#define SPI_TIMEOUT\t\t\t100          \n\n#define SPI_MAX_TX_PACKETS\t\t32\n\n#define SPI_MAX_PACKET_SIZE\t\t32767\n\n#define SPI_TARGET_INT_WAKEUP\t\t0x00000001\n#define SPI_TARGET_INT_SLEEP\t\t0x00000002\n#define SPI_TARGET_INT_RDDONE\t\t0x00000004\n\n#define SPI_TARGET_INT_CTS\t\t0x00004000\n#define SPI_TARGET_INT_DR\t\t0x00008000\n\n#define SPI_HOST_INT_READY\t\t0x00000001\n#define SPI_HOST_INT_WR_READY\t\t0x00000002\n#define SPI_HOST_INT_SW_UPDATE\t\t0x00000004\n#define SPI_HOST_INT_UPDATE\t\t0x10000000\n\n \n#define SPI_HOST_INT_CR\t\t\t0x00004000\n\n \n#define SPI_HOST_INT_DR\t\t\t0x00008000\n\n#define SPI_HOST_INTS_DEFAULT \t\t\t\t\t\t    \\\n\t(SPI_HOST_INT_READY | SPI_HOST_INT_UPDATE | SPI_HOST_INT_SW_UPDATE)\n\n#define TARGET_BOOT_SLEEP 50\n\nstruct p54s_dma_regs {\n\t__le16 cmd;\n\t__le16 len;\n\t__le32 addr;\n} __packed;\n\nstruct p54s_tx_info {\n\tstruct list_head tx_list;\n};\n\nstruct p54s_priv {\n\t \n\tstruct p54_common common;\n\tstruct ieee80211_hw *hw;\n\tstruct spi_device *spi;\n\n\tstruct work_struct work;\n\n\tstruct mutex mutex;\n\tstruct completion fw_comp;\n\n\tspinlock_t tx_lock;\n\n\t \n\tstruct list_head tx_pending;\n\n\tenum fw_state fw_state;\n\tconst struct firmware *firmware;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}