(export (version D)
  (design
    (source /data/edu/vwcc/etr237/circuits/ch3_npn-config_base-bias.sch)
    (date "Wed 13 Oct 2021 07:03:17 PM EDT")
    (tool "Eeschema 5.1.10")
    (sheet (number 1) (name /) (tstamps /)
      (title_block
        (title)
        (company)
        (rev)
        (date)
        (source ch3_npn-config_base-bias.sch)
        (comment (number 1) (value ""))
        (comment (number 2) (value ""))
        (comment (number 3) (value ""))
        (comment (number 4) (value "")))))
  (components
    (comp (ref VP1)
      (value VPULSE)
      (datasheet ~)
      (fields
        (field (name Spice_Model) "pulse(0 1 2n 2n 2n 50n 100n)")
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) V))
      (libsource (lib Simulation_SPICE) (part VPULSE) (description "Voltage source, pulse"))
      (sheetpath (names /) (tstamps /))
      (tstamp 61676763))
    (comp (ref R1)
      (value 2k)
      (datasheet ~)
      (libsource (lib pspice) (part R) (description "Resistor symbol for simulation only"))
      (sheetpath (names /) (tstamps /))
      (tstamp 61677164))
    (comp (ref Q1)
      (value QNPN)
      (datasheet ~)
      (libsource (lib pspice) (part QNPN) (description "Bipolar transistor symbol for simulation only"))
      (sheetpath (names /) (tstamps /))
      (tstamp 61678069))
    (comp (ref C1)
      (value 200u)
      (datasheet ~)
      (libsource (lib pspice) (part C) (description "Capacitor symbol for simulation only"))
      (sheetpath (names /) (tstamps /))
      (tstamp 6167DC0C)))
  (libparts
    (libpart (lib Simulation_SPICE) (part VPULSE)
      (description "Voltage source, pulse")
      (docs ~)
      (fields
        (field (name Reference) V)
        (field (name Value) VPULSE)
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) V)
        (field (name Spice_Model) "pulse(0 1 2n 2n 2n 50n 100n)"))
      (pins
        (pin (num 1) (name ~) (type passive))
        (pin (num 2) (name ~) (type passive))))
    (libpart (lib pspice) (part CAP)
      (aliases
        (alias C))
      (description "Capacitor symbol for simulation only")
      (docs ~)
      (fields
        (field (name Reference) C)
        (field (name Value) CAP))
      (pins
        (pin (num 1) (name ~) (type passive))
        (pin (num 2) (name ~) (type passive))))
    (libpart (lib pspice) (part QNPN)
      (description "Bipolar transistor symbol for simulation only")
      (docs ~)
      (fields
        (field (name Reference) Q)
        (field (name Value) QNPN))
      (pins
        (pin (num 1) (name C) (type passive))
        (pin (num 2) (name B) (type input))
        (pin (num 3) (name E) (type passive))
        (pin (num 4) (name Substrat) (type input))))
    (libpart (lib pspice) (part R)
      (description "Resistor symbol for simulation only")
      (docs ~)
      (fields
        (field (name Reference) R)
        (field (name Value) R))
      (pins
        (pin (num 1) (name ~) (type passive))
        (pin (num 2) (name ~) (type passive)))))
  (libraries
    (library (logical Simulation_SPICE)
      (uri /usr/share/kicad/library/Simulation_SPICE.lib))
    (library (logical pspice)
      (uri /usr/share/kicad/library/pspice.lib)))
  (nets
    (net (code 1) (name "Net-(Q1-Pad4)")
      (node (ref Q1) (pin 4)))
    (net (code 2) (name 0)
      (node (ref C1) (pin 2)))
    (net (code 3) (name "Net-(C1-Pad1)")
      (node (ref VP1) (pin 2))
      (node (ref C1) (pin 1))
      (node (ref Q1) (pin 3)))
    (net (code 4) (name "Net-(R1-Pad2)")
      (node (ref VP1) (pin 1))
      (node (ref R1) (pin 2)))
    (net (code 5) (name /net1)
      (node (ref Q1) (pin 2))
      (node (ref R1) (pin 1)))
    (net (code 6) (name "Net-(Q1-Pad1)")
      (node (ref Q1) (pin 1)))))