#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 23 09:11:47 2025
# Process ID: 26628
# Current directory: C:/work/CPUDesignandVerification/250522_SPI_M_S
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27460 C:\work\CPUDesignandVerification\250522_SPI_M_S\250522_SPI_M_S.xpr
# Log file: C:/work/CPUDesignandVerification/250522_SPI_M_S/vivado.log
# Journal file: C:/work/CPUDesignandVerification/250522_SPI_M_S\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
import_files -norecurse C:/work/CPUDesignandVerification/250520_SPI_Slave/250520_SPI_Slave.srcs/sources_1/imports/new/SPI_Master.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/work/CPUDesignandVerification/250520_SPI_Slave/250520_SPI_Slave.srcs/sim_1/imports/new/tb_SPI_Master.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_SPI_Master.tcl
restart
run all
restart
run all
restart
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_SPI_Slave_0_0
generate_target all [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/sim_scripts -ip_user_files_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files -ipstatic_source_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/modelsim} {questa=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/questa} {riviera=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/riviera} {activehdl=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference SPI_Slave SPI_Slave_1
delete_bd_objs [get_bd_cells SPI_Slave_1]
generate_target all [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/sim_scripts -ip_user_files_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files -ipstatic_source_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/modelsim} {questa=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/questa} {riviera=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/riviera} {activehdl=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper.xsa
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
restart
run all
relaunch_sim
run all
run all
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
run all
restart
run all
relaunch_sim
run all
relaunch_sim
run all
restart
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_axi_spi_m_v1_0_project -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.tmp/myip_axi_spi_m_v1_0_project c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/component.xml
update_compile_order -fileset sources_1
current_project 250522_SPI_M_S
current_project myip_axi_spi_m_v1_0_project
add_files -norecurse -copy_to c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/src C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/src C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv
update_compile_order -fileset sim_1
launch_simulation
export_ip_user_files -of_objects  [get_files c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/src/SPI_Slave_intf.v] -no_script -reset -force -quiet
remove_files  c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/src/SPI_Slave_intf.v
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project 250522_SPI_M_S
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_SPI_Slave_0_0
update_ip_catalog -rebuild
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myip_axi_spi_m:1.0 [get_ips  design_1_myip_axi_spi_m_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_axi_spi_m_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/sim_scripts -ip_user_files_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files -ipstatic_source_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/modelsim} {questa=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/questa} {riviera=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/riviera} {activehdl=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -top
set_property is_enabled false [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v]
make_wrapper -files [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
file mkdir C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_2
write_hw_platform -fixed -include_bit -force -file C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_2/design_2_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper.xsa
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
update_module_reference design_1_SPI_Slave_0_0
launch_runs synth_1 -jobs 16
wait_on_run synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
refresh_design
refresh_design
reset_run synth_1
update_module_reference design_1_SPI_Slave_0_0
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
update_module_reference design_1_SPI_Slave_0_0
launch_runs synth_1 -jobs 16
wait_on_run synth_1
refresh_design
close_design
open_run synth_1 -name synth_1
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
validate_bd_design -force
delete_bd_objs [get_bd_intf_ports diff_clock_rtl]
validate_bd_design
generate_target all [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/sim_scripts -ip_user_files_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files -ipstatic_source_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/modelsim} {questa=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/questa} {riviera=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/riviera} {activehdl=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property is_enabled true [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v]
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
close_sim
launch_simulation
launch_simulation
launch_simulation
current_project myip_axi_spi_m_v1_0_project
close_project
launch_simulation
source tb_SPI_Master.tcl
restart
run all
restart
run all
restart
run all
relaunch_sim
relaunch_sim
run all
update_module_reference design_1_SPI_Slave_0_0
validate_bd_design
generate_target all [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/sim_scripts -ip_user_files_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files -ipstatic_source_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/modelsim} {questa=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/questa} {riviera=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/riviera} {activehdl=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
update_module_reference design_1_SPI_Slave_0_0
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/sim_scripts -ip_user_files_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files -ipstatic_source_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/modelsim} {questa=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/questa} {riviera=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/riviera} {activehdl=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
connect_bd_net [get_bd_pins SPI_Slave_0/resetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
validate_bd_design
generate_target all [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/sim_scripts -ip_user_files_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files -ipstatic_source_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/modelsim} {questa=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/questa} {riviera=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/riviera} {activehdl=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper.xsa
restart
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
launch_simulation
source tb_SPI_Master.tcl
run all
restart
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
restart
restart
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
restart
run all
relaunch_sim
run all
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_axi_spi_m_v1_0_project -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.tmp/myip_axi_spi_m_v1_0_project c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/component.xml
update_compile_order -fileset sources_1
current_project 250522_SPI_M_S
restart
run all
restart
run all
relaunch_sim
run all
restart
run all
current_project myip_axi_spi_m_v1_0_project
current_project 250522_SPI_M_S
current_project myip_axi_spi_m_v1_0_project
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project 250522_SPI_M_S
update_module_reference design_1_SPI_Slave_0_0
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myip_axi_spi_m:1.0 [get_ips  design_1_myip_axi_spi_m_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_axi_spi_m_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/sim_scripts -ip_user_files_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files -ipstatic_source_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/modelsim} {questa=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/questa} {riviera=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/riviera} {activehdl=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
restart
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
restart
run all
relaunch_sim
run all
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
current_project myip_axi_spi_m_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/work/CPUDesignandVerification/ip_repo
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_myip_axi_spi_m_0_2 design_1_SPI_Slave_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_myip_axi_spi_m_0_2 design_1_SPI_Slave_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/sim_scripts -ip_user_files_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files -ipstatic_source_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/modelsim} {questa=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/questa} {riviera=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/riviera} {activehdl=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper.xsa
restart
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_axi_spi_m_v1_0_project -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.tmp/myip_axi_spi_m_v1_0_project c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/work/CPUDesignandVerification/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myip_axi_spi_m:1.0 [get_ips  design_1_myip_axi_spi_m_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_axi_spi_m_0_2] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
make_bd_pins_external  [get_bd_pins myip_axi_spi_m_0/sw]
endgroup
delete_bd_objs [get_bd_nets sw_0_1]
delete_bd_objs [get_bd_ports sw]
set_property name sw [get_bd_ports sw_0]
delete_bd_objs [get_bd_nets myip_axi_spi_m_0_SCLK] [get_bd_nets myip_axi_spi_m_0_MOSI] [get_bd_nets SPI_Slave_0_MISO] [get_bd_nets myip_axi_spi_m_0_SS] [get_bd_nets SPI_Slave_0_led] [get_bd_cells SPI_Slave_0]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_ports led]
startgroup
make_bd_pins_external  [get_bd_pins myip_axi_spi_m_0/MISO]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins myip_axi_spi_m_0/MOSI] [get_bd_pins myip_axi_spi_m_0/SCLK] [get_bd_pins myip_axi_spi_m_0/SS]
endgroup
set_property name SCLK [get_bd_ports SCLK_0]
set_property name MOSI [get_bd_ports MOSI_0]
set_property name SS [get_bd_ports SS_0]
set_property name MISO [get_bd_ports MISO_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
delete_bd_objs [get_bd_cells axi_gpio_0]
regenerate_bd_layout
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -top
report_ip_status -name ip_status 
generate_target all [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/sim_scripts -ip_user_files_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files -ipstatic_source_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/modelsim} {questa=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/questa} {riviera=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/riviera} {activehdl=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper.xsa
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_axi_spi_m_v1_0_project -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.tmp/myip_axi_spi_m_v1_0_project c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/component.xml
update_compile_order -fileset sources_1
close_project
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property location {4 919 153} [get_bd_cells ila_0]
set_property location {5 1735 688} [get_bd_cells ila_0]
connect_bd_net [get_bd_ports MISO] [get_bd_pins ila_0/probe5]
connect_bd_net [get_bd_pins ila_0/probe29] [get_bd_pins myip_axi_spi_m_0/SCLK]
connect_bd_net [get_bd_pins ila_0/probe31] [get_bd_pins myip_axi_spi_m_0/MOSI]
connect_bd_net [get_bd_pins ila_0/probe25] [get_bd_pins myip_axi_spi_m_0/SS]
connect_bd_net [get_bd_pins ila_0/probe27] [get_bd_pins myip_axi_spi_m_0/s00_axi_rdata]
connect_bd_net [get_bd_pins myip_axi_spi_m_0/s00_axi_wdata] [get_bd_pins ila_0/probe30]
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -top
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins clk_wiz_1/clk_out1]
validate_bd_design
delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_nets myip_axi_spi_m_0_s00_axi_rdata]
connect_bd_net [get_bd_pins ila_0/probe27] [get_bd_pins ila_0/probe30]
delete_bd_objs [get_bd_nets Net]
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
generate_target all [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/sim_scripts -ip_user_files_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files -ipstatic_source_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/modelsim} {questa=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/questa} {riviera=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/riviera} {activehdl=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
make_wrapper -files [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -top
disconnect_bd_net /microblaze_0_Clk [get_bd_pins ila_0/clk]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins ila_0/clk]
regenerate_bd_layout
validate_bd_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
set_property PROBES.FILE {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210183BB7A2CA}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
save_wave_config {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells ila_0]
regenerate_bd_layout
validate_bd_design
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
delete_bd_objs [get_bd_cells ila_0]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name myip_axi_spi_m_v1_0_project -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.tmp/myip_axi_spi_m_v1_0_project c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/component.xml
update_compile_order -fileset sources_1
current_project 250522_SPI_M_S
restart
run all
restart
run all
restart
run all
restart
run all
restart
run all
restart
run all
current_project myip_axi_spi_m_v1_0_project
close_project
relaunch_sim
run all
relaunch_sim
run all
restart
run all
relaunch_sim
run all
relaunch_sim
run all
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
relaunch_sim
run all
relaunch_sim
run all
restart
run all
relaunch_sim
run all
restart
run all
relaunch_sim
run all
restart
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_axi_spi_m_v1_0_project -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.tmp/myip_axi_spi_m_v1_0_project c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/work/CPUDesignandVerification/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myip_axi_spi_m:1.0 [get_ips  design_1_myip_axi_spi_m_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_axi_spi_m_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/sim_scripts -ip_user_files_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files -ipstatic_source_dir C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/modelsim} {questa=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/questa} {riviera=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/riviera} {activehdl=C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper.xsa
relaunch_sim
run all
restart
run all
relaunch_sim
run all
relaunch_sim
