#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun  4 14:27:15 2021
# Process ID: 7467
# Current directory: /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/nexys_a7-vivado/swervolf_0.7.3.runs/synth_1
# Command line: vivado -log swervolf_nexys_a7.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source swervolf_nexys_a7.tcl
# Log file: /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/nexys_a7-vivado/swervolf_0.7.3.runs/synth_1/swervolf_nexys_a7.vds
# Journal file: /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/nexys_a7-vivado/swervolf_0.7.3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source swervolf_nexys_a7.tcl -notrace
Command: synth_design -top swervolf_nexys_a7 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7472 
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/beh_lib.sv:230]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi2wb with formal parameter declaration list [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi2wb with formal parameter declaration list [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in wb_arbiter with formal parameter declaration list [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/wb_intercon_1.2.2-r1/rtl/verilog/wb_arbiter.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in wb_mux with formal parameter declaration list [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v:84]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1903.926 ; gain = 206.684 ; free physical = 4152 ; free virtual = 8257
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'swervolf_nexys_a7' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/swervolf_nexys.v:25]
	Parameter bootrom_file bound to: bootloader.vh - type: string 
	Parameter RAM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_gen_nexys' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61495]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (1#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61495]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_nexys' (2#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (2#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (2#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_intf' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv:133]
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter LOG_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'axi_cdc' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv:23]
	Parameter LogDepth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:78]
	Parameter WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:148]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrFull bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'sync' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/sync.sv:13]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'sync' (3#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'gray_to_binary' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_binary' (4#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv:15]
INFO: [Synth 8-6157] synthesizing module 'binary_to_gray' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'binary_to_gray' (5#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src' (6#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:148]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:206]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrEmpty bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (7#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst' (8#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:206]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray' (9#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:78]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized0' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:78]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized0' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:148]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrFull bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized0' (9#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:148]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized0' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:206]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrEmpty bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (9#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized0' (9#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:206]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized0' (9#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:78]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized1' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:78]
	Parameter WIDTH bound to: 32'b00000000000000000000000001000100 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized1' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:148]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrFull bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized1' (9#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:148]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized1' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:206]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrEmpty bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (9#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized1' (9#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:206]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized1' (9#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc' (10#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_intf' (11#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv:133]
INFO: [Synth 8-6157] synthesizing module 'litedram_top' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_top.v:27]
	Parameter ID_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'litedram_core' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:962]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:965]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:967]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1044]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1047]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1049]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1126]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1129]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1131]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1208]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1211]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1213]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1290]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1293]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1295]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1372]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1375]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1377]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1454]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1457]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1459]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1536]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1539]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1541]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1591]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1593]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1595]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:1598]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2519]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2519]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2520]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2520]
INFO: [Synth 8-3876] $readmem data file 'litedram_core.init' is read successfully [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:16699]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:16719]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:15886]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:15955]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:16023]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:16171]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (12#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (13#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (14#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (15#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36213]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (16#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36213]
WARNING: [Synth 8-7023] instance 'IOBUFDS' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:17341]
WARNING: [Synth 8-7023] instance 'IOBUFDS_1' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:17374]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (17#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (18#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (19#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_top' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_rf_top.v:3]
	Parameter RESET_PC bound to: 1'b0 
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter RF_WIDTH bound to: 2 - type: integer 
	Parameter RF_L2D bound to: 10 - type: integer 
	Parameter CSR_REGS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram_if' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_rf_ram_if.v:2]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
	Parameter depth bound to: 576 - type: integer 
	Parameter l2w bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram_if' (20#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_rf_ram_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_rf_ram.v:1]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
	Parameter depth bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram' (21#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_rf_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_top' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_top.v:3]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter RESET_PC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'serv_csr' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_csr.v:2]
	Parameter CSR_SOURCE_CSR bound to: 2'b00 
	Parameter CSR_SOURCE_EXT bound to: 2'b01 
	Parameter CSR_SOURCE_SET bound to: 2'b10 
	Parameter CSR_SOURCE_CLR bound to: 2'b11 
	Parameter CSR_MSCRATCH bound to: 2'b00 
	Parameter CSR_MTVEC bound to: 2'b01 
	Parameter CSR_MEPC bound to: 2'b10 
	Parameter CSR_MTVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'serv_csr' (22#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_csr.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_state' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_state.v:1]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_state' (23#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_state.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_decode' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_decode.v:2]
	Parameter CSR_SOURCE_CSR bound to: 2'b00 
	Parameter CSR_SOURCE_EXT bound to: 2'b01 
	Parameter CSR_SOURCE_SET bound to: 2'b10 
	Parameter CSR_SOURCE_CLR bound to: 2'b11 
	Parameter CSR_MSCRATCH bound to: 2'b00 
	Parameter CSR_MTVEC bound to: 2'b01 
	Parameter CSR_MEPC bound to: 2'b10 
	Parameter CSR_MTVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'serv_decode' (24#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_decode.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_bufreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg' (25#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_bufreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_ctrl' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_ctrl.v:2]
	Parameter RESET_PC bound to: 1'b0 
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_ctrl' (26#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_alu' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_alu.v:2]
	Parameter BOOL_LUT bound to: 16'b1000111010010110 
INFO: [Synth 8-6157] synthesizing module 'serv_shift' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_shift' (27#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_alu' (28#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_if' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_rf_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter CSR_SOURCE_CSR bound to: 2'b00 
	Parameter CSR_SOURCE_EXT bound to: 2'b01 
	Parameter CSR_SOURCE_SET bound to: 2'b10 
	Parameter CSR_SOURCE_CLR bound to: 2'b11 
	Parameter CSR_MSCRATCH bound to: 2'b00 
	Parameter CSR_MTVEC bound to: 2'b01 
	Parameter CSR_MEPC bound to: 2'b10 
	Parameter CSR_MTVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_if' (29#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_rf_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_mem_if' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_mem_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_mem_if' (30#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_mem_if.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_top' (31#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_top' (32#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_rf_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'FD' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (33#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (34#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (35#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
INFO: [Synth 8-4471] merging register 'memadr_3_reg[0:0]' into 'memadr_2_reg[0:0]' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:18947]
INFO: [Synth 8-4471] merging register 'memadr_4_reg[0:0]' into 'memadr_2_reg[0:0]' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:18957]
INFO: [Synth 8-4471] merging register 'memadr_5_reg[0:0]' into 'memadr_2_reg[0:0]' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:18967]
INFO: [Synth 8-4471] merging register 'memadr_6_reg[0:0]' into 'memadr_2_reg[0:0]' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:18977]
INFO: [Synth 8-4471] merging register 'memadr_7_reg[0:0]' into 'memadr_2_reg[0:0]' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:18987]
INFO: [Synth 8-4471] merging register 'memadr_8_reg[0:0]' into 'memadr_2_reg[0:0]' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:18997]
INFO: [Synth 8-4471] merging register 'memadr_9_reg[0:0]' into 'memadr_2_reg[0:0]' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:19007]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip142_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2839]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip132_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2837]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip122_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2835]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip112_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2833]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip102_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2831]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip92_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2829]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip82_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2827]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip72_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2825]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip62_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2823]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip52_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2821]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip42_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2819]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip32_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2817]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip22_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2815]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip14_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2813]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip04_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2811]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip152_reg' and it is trimmed from '8' to '4' bits. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2841]
INFO: [Synth 8-4471] merging register 'memadr_1_reg[0:0]' into 'memadr_2_reg[0:0]' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:18758]
INFO: [Synth 8-4471] merging register 'sdram_dfi_p1_cs_n_reg' into 'sdram_dfi_p0_cs_n_reg' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:4323]
INFO: [Synth 8-6155] done synthesizing module 'litedram_core' (36#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:4]
INFO: [Synth 8-6155] done synthesizing module 'litedram_top' (37#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_top.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/swervolf_nexys.v:166]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78135]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (38#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78135]
INFO: [Synth 8-6157] synthesizing module 'bscan_tap' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/bscan_tap.sv:16]
	Parameter AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (39#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized0' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized0' (39#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (39#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6155] done synthesizing module 'bscan_tap' (40#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/bscan_tap.sv:16]
INFO: [Synth 8-6157] synthesizing module 'swervolf_core' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/swervolf_core.v:25]
	Parameter bootrom_file bound to: bootloader.vh - type: string 
	Parameter clk_freq_hz bound to: 50000000 - type: integer 
	Parameter BOOTROM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_intercon' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:4]
	Parameter NoMasters bound to: 3 - type: integer 
	Parameter NoSlaves bound to: 2 - type: integer 
	Parameter AxiIdWidthMasters bound to: 4 - type: integer 
	Parameter AxiIdUsed bound to: 4 - type: integer 
	Parameter AxiIdWidthSlaves bound to: 32'b00000000000000000000000000000110 
	Parameter AxiAddrWidth bound to: 32 - type: integer 
	Parameter AxiDataWidth bound to: 64 - type: integer 
	Parameter AxiStrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter AxiUserWidth bound to: 32'b00000000000000000000000000000001 
	Parameter xbar_cfg[NoSlvPorts] bound to: 3 - type: integer 
	Parameter xbar_cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter xbar_cfg[MaxMstTrans] bound to: 10 - type: integer 
	Parameter xbar_cfg[MaxSlvTrans] bound to: 6 - type: integer 
	Parameter xbar_cfg[FallThrough] bound to: 1'b0 
	Parameter xbar_cfg[LatencyMode] bound to: 10'b1001010010 
	Parameter xbar_cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter xbar_cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter xbar_cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter xbar_cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter xbar_cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter AddrMap bound to: 192'b000000000000000000000000000000001000000000000000000000000000000010000000000000000100000000000000000000000000000000000000000000010000000000000000000000000000000000001000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv:15]
	Parameter Cfg[NoSlvPorts] bound to: 3 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 10 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 6 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1001010010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter ATOPs bound to: 1'b0 
	Parameter cfg_NoMstPorts bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv:30]
	Parameter NoIndices bound to: 2 - type: integer 
	Parameter NoRules bound to: 2 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (41#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv:30]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:17]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxTrans bound to: 10 - type: integer 
	Parameter AxiLookBits bound to: 4 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000010 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (41#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:538]
	Parameter AxiIdBits bound to: 4 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoCounters bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (42#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (43#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:538]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FifoDepth bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (44#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (44#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (44#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (45#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (46#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (46#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (46#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (46#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (47#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv:16]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b0 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (47#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (47#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (47#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (47#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (48#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (49#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv:16]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_mux.sv:25]
	Parameter SlvAxiIDWidth bound to: 4 - type: integer 
	Parameter NoSlvPorts bound to: 3 - type: integer 
	Parameter MaxWTrans bound to: 6 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000010 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv:16]
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 4 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000110 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (50#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv:16]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (50#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (50#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (50#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized8' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized8' (50#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (50#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized9' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized9' (50#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized10' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized10' (50#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (51#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_mux.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (52#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv:15]
WARNING: [Synth 8-3848] Net masters_req[2][aw][user] in module/entity axi_intercon does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:236]
WARNING: [Synth 8-3848] Net masters_req[2][w][user] in module/entity axi_intercon does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:236]
WARNING: [Synth 8-3848] Net masters_req[2][ar][user] in module/entity axi_intercon does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:236]
WARNING: [Synth 8-3848] Net masters_req[1][aw][user] in module/entity axi_intercon does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:236]
WARNING: [Synth 8-3848] Net masters_req[1][w][user] in module/entity axi_intercon does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:236]
WARNING: [Synth 8-3848] Net masters_req[1][ar][user] in module/entity axi_intercon does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:236]
WARNING: [Synth 8-3848] Net masters_req[0][aw][user] in module/entity axi_intercon does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:236]
WARNING: [Synth 8-3848] Net masters_req[0][w][user] in module/entity axi_intercon does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:236]
WARNING: [Synth 8-3848] Net masters_req[0][ar][user] in module/entity axi_intercon does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:236]
WARNING: [Synth 8-3848] Net slaves_resp[1][b][user] in module/entity axi_intercon does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:239]
WARNING: [Synth 8-3848] Net slaves_resp[1][r][user] in module/entity axi_intercon does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:239]
WARNING: [Synth 8-3848] Net slaves_resp[0][b][user] in module/entity axi_intercon does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:239]
WARNING: [Synth 8-3848] Net slaves_resp[0][r][user] in module/entity axi_intercon does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:239]
INFO: [Synth 8-6155] done synthesizing module 'axi_intercon' (53#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v:4]
INFO: [Synth 8-6157] synthesizing module 'wb_intercon' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-wb_intercon_0.7.3/wb_intercon.v:3]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v:42]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter num_slaves bound to: 4 - type: integer 
	Parameter MATCH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000100000100000000000000000000000010000000000000 
	Parameter MATCH_MASK bound to: 128'b11111111111111111111000000000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111000000000000 
	Parameter slave_sel_bits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (54#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v:42]
INFO: [Synth 8-6155] done synthesizing module 'wb_intercon' (55#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-wb_intercon_0.7.3/wb_intercon.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi2wb' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v:25]
	Parameter AW bound to: 16 - type: integer 
	Parameter IW bound to: 6 - type: integer 
	Parameter STATESIZE bound to: 4 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter AWACK bound to: 4'b0001 
	Parameter WBWACK bound to: 4'b0010 
	Parameter WBRACK1 bound to: 4'b0011 
	Parameter WBR2 bound to: 4'b0100 
	Parameter WBRACK2 bound to: 4'b0101 
	Parameter BAXI bound to: 4'b0110 
	Parameter RRAXI bound to: 4'b0111 
WARNING: [Synth 8-6014] Unused sequential element aw_req_reg was removed.  [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v:130]
WARNING: [Synth 8-6014] Unused sequential element w_req_reg was removed.  [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v:131]
WARNING: [Synth 8-6014] Unused sequential element ar_req_reg was removed.  [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v:132]
WARNING: [Synth 8-6014] Unused sequential element hi_32b_w_reg was removed.  [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v:171]
INFO: [Synth 8-6155] done synthesizing module 'axi2wb' (56#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v:25]
INFO: [Synth 8-6157] synthesizing module 'wb_mem_wrapper' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/wb_mem_wrapper.v:25]
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter mem_clear bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: bootloader.vh - type: string 
INFO: [Synth 8-6157] synthesizing module 'dpram64' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/dpram64.v:24]
	Parameter SIZE bound to: 4096 - type: integer 
	Parameter mem_clear bound to: 0 - type: integer 
	Parameter memfile bound to: bootloader.vh - type: string 
	Parameter AW bound to: 12 - type: integer 
INFO: [Synth 8-251] Preloading  from bootloader.vh [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/dpram64.v:60]
INFO: [Synth 8-3876] $readmem data file 'bootloader.vh' is read successfully [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/dpram64.v:61]
INFO: [Synth 8-6155] done synthesizing module 'dpram64' (57#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/dpram64.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wb_mem_wrapper' (58#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/wb_mem_wrapper.v:25]
INFO: [Synth 8-6157] synthesizing module 'swervolf_syscon' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/swervolf_syscon.v:24]
	Parameter clk_freq_hz bound to: 50000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/swervolf_syscon.v:142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/swervolf_syscon.v:207]
INFO: [Synth 8-6155] done synthesizing module 'swervolf_syscon' (59#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/swervolf_syscon.v:24]
INFO: [Synth 8-6157] synthesizing module 'simple_spi' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/simple_spi_1.6.1/rtl/verilog/simple_spi_top.v:69]
	Parameter SS_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/simple_spi_1.6.1/rtl/verilog/simple_spi_top.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/simple_spi_1.6.1/rtl/verilog/simple_spi_top.v:147]
INFO: [Synth 8-6157] synthesizing module 'fifo4' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/simple_spi_1.6.1/rtl/verilog/fifo4.v:54]
	Parameter dw bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo4' (60#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/simple_spi_1.6.1/rtl/verilog/fifo4.v:54]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/simple_spi_1.6.1/rtl/verilog/simple_spi_top.v:244]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/simple_spi_1.6.1/rtl/verilog/simple_spi_top.v:244]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/simple_spi_1.6.1/rtl/verilog/simple_spi_top.v:279]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/simple_spi_1.6.1/rtl/verilog/simple_spi_top.v:279]
INFO: [Synth 8-6155] done synthesizing module 'simple_spi' (61#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/simple_spi_1.6.1/rtl/verilog/simple_spi_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v:137]
	Parameter SIM bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_wb' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v:139]
INFO: [Synth 8-6155] done synthesizing module 'uart_wb' (62#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v:139]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v:227]
	Parameter SIM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v:150]
	Parameter SIM bound to: 0 - type: integer 
	Parameter s_idle bound to: 3'b000 
	Parameter s_send_start bound to: 3'b001 
	Parameter s_send_byte bound to: 3'b010 
	Parameter s_send_parity bound to: 3'b011 
	Parameter s_send_stop bound to: 3'b100 
	Parameter s_pop_byte bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v:140]
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'raminfr' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v:83]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (63#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v:83]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (64#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v:140]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (65#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v:150]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v:67]
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (66#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v:67]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v:194]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter sr_idle bound to: 4'b0000 
	Parameter sr_rec_start bound to: 4'b0001 
	Parameter sr_rec_bit bound to: 4'b0010 
	Parameter sr_rec_parity bound to: 4'b0011 
	Parameter sr_rec_stop bound to: 4'b0100 
	Parameter sr_check_parity bound to: 4'b0101 
	Parameter sr_rec_prepare bound to: 4'b0110 
	Parameter sr_end_bit bound to: 4'b0111 
	Parameter sr_ca_lc_parity bound to: 4'b1000 
	Parameter sr_wait1 bound to: 4'b1001 
	Parameter sr_push bound to: 4'b1010 
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (67#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v:146]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (68#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v:194]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (69#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v:227]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (70#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v:137]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvoclkhdr' (71#1) [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/beh_lib.sv:184]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter ICCM_ENABLE bound to: 1'b0 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-3848] Net bus_clk in module/entity dbg does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv:279]
	Parameter TAGWIDTH bound to: 2 - type: integer 
	Parameter IDWIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter PC4 bound to: 4 - type: integer 
	Parameter BOFF bound to: 3 - type: integer 
	Parameter CALL bound to: 2 - type: integer 
	Parameter RET bound to: 1 - type: integer 
	Parameter BV bound to: 0 - type: integer 
	Parameter LRU_SIZE bound to: 4 - type: integer 
	Parameter NUM_BHT_LOOP bound to: 16 - type: integer 
	Parameter NUM_BHT_LOOP_INNER_HI bound to: 7 - type: integer 
	Parameter NUM_BHT_LOOP_OUTER_LO bound to: 4 - type: integer 
	Parameter BHT_NO_ADDR_MATCH bound to: 1'b1 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv:1075]
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter MHI bound to: 50 - type: integer 
	Parameter MSIZE bound to: 51 - type: integer 
	Parameter BRDATA_SIZE bound to: 64 - type: integer 
	Parameter BRDATA_WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter NUM_OF_BEATS bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-3848] Net axiclk in module/entity ifu_mem_ctl does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv:940]
WARNING: [Synth 8-3848] Net fetch_f1_f2_c1_clk in module/entity ifu_mem_ctl does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv:289]
WARNING: [Synth 8-3848] Net axiclk_reset in module/entity ifu_mem_ctl does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv:941]
WARNING: [Synth 8-3848] Net tag_valid_w0_clk in module/entity ifu_mem_ctl does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv:1288]
WARNING: [Synth 8-3848] Net tag_valid_w1_clk in module/entity ifu_mem_ctl does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv:1289]
WARNING: [Synth 8-3848] Net tag_valid_w2_clk in module/entity ifu_mem_ctl does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv:1290]
WARNING: [Synth 8-3848] Net tag_valid_w3_clk in module/entity ifu_mem_ctl does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv:1291]
WARNING: [Synth 8-3848] Net way_status_clk in module/entity ifu_mem_ctl does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv:1230]
	Parameter GPR_BANKS bound to: 1 - type: integer 
	Parameter GPR_BANKS_LOG2 bound to: 1 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter NBLOAD_SIZE bound to: 8 - type: integer 
	Parameter NBLOAD_SIZE_MSB bound to: 7 - type: integer 
	Parameter NBLOAD_TAG_MSB bound to: 2 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-5858] RAM cam_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter GPR_BANKS bound to: 1 - type: integer 
	Parameter GPR_BANKS_LOG2 bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
WARNING: [Synth 8-3848] Net exu_mul_c1_e3_clk in module/entity exu_mul_ctl does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_mul_ctl.sv:43]
WARNING: [Synth 8-3848] Net exu_mul_c1_e2_clk in module/entity exu_mul_ctl does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_mul_ctl.sv:43]
WARNING: [Synth 8-3848] Net exu_mul_c1_e1_clk in module/entity exu_mul_ctl does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_mul_ctl.sv:43]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
WARNING: [Synth 8-3848] Net exu_mp_pkt[valid] in module/entity exu does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_error] in module/entity exu does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_start_error] in module/entity exu does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[prett] in module/entity exu does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv:159]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_REGION bound to: 4'b1111 
	Parameter PIC_REGION bound to: 4'b1111 
	Parameter ICCM_REGION bound to: 4'b1110 
	Parameter ICCM_ENABLE bound to: 1'b0 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter CCM_SADR bound to: -268173312 - type: integer 
	Parameter CCM_SIZE bound to: 64 - type: integer 
	Parameter REGION_BITS bound to: 4 - type: integer 
	Parameter MASK_BITS bound to: 16 - type: integer 
	Parameter CCM_SADR bound to: -267649024 - type: integer 
	Parameter CCM_SIZE bound to: 32 - type: integer 
	Parameter REGION_BITS bound to: 4 - type: integer 
	Parameter MASK_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter DCCM_WIDTH_BITS bound to: 2 - type: integer 
	Parameter PIC_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter TIMER bound to: 8 - type: integer 
	Parameter TIMER_LOG2 bound to: 3 - type: integer 
	Parameter TIMER_MAX bound to: 3'sb111 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter NUM_LEVELS bound to: 4 - type: integer 
	Parameter INTPRIORITY_BASE_ADDR bound to: -267649024 - type: integer 
	Parameter INTPEND_BASE_ADDR bound to: -267644928 - type: integer 
	Parameter INTENABLE_BASE_ADDR bound to: -267640832 - type: integer 
	Parameter EXT_INTR_PIC_CONFIG bound to: -267636736 - type: integer 
	Parameter EXT_INTR_GW_CONFIG bound to: -267632640 - type: integer 
	Parameter EXT_INTR_GW_CLEAR bound to: -267628544 - type: integer 
	Parameter INTPEND_SIZE bound to: 32 - type: integer 
	Parameter INT_GRPS bound to: 1 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter GW_CONFIG bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DEPTH_PTR bound to: 2 - type: integer 
	Parameter NACK_COUNT bound to: 7 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net dma_bus_clk in module/entity dma_ctrl does not have driver. [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv:187]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_WIDTH_BITS bound to: 2 - type: integer 
	Parameter DCCM_INDEX_BITS bound to: 11 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter OVERRIDE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter TOP_BITS bound to: 0 - type: integer 
	Parameter NUM_WAYS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter NUM_WAYS bound to: 4 - type: integer 
	Parameter NUM_SUBBANKS bound to: 4 - type: integer 
WARNING: [Synth 8-3331] design rvoclkhdr has unconnected port en
WARNING: [Synth 8-3331] design rvoclkhdr has unconnected port scan_mode
WARNING: [Synth 8-3331] design IC_TAG has unconnected port dec_tlu_core_ecc_disable
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_addr[5]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_addr[4]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_addr[3]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_addr[2]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[33]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[11]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[10]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[9]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[8]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[7]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[6]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[5]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[4]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[3]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[2]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[1]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[0]
WARNING: [Synth 8-3331] design ifu_ic_mem has unconnected port ic_debug_addr[15]
WARNING: [Synth 8-3331] design ifu_ic_mem has unconnected port ic_debug_addr[14]
WARNING: [Synth 8-3331] design ifu_ic_mem has unconnected port ic_debug_addr[13]
WARNING: [Synth 8-3331] design ifu_ic_mem has unconnected port ic_debug_addr[12]
WARNING: [Synth 8-3331] design rvdffe__parameterized23 has unconnected port scan_mode
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_wr_addr[1]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_wr_addr[0]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_rd_addr_lo[1]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_rd_addr_lo[0]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_rd_addr_hi[1]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_rd_addr_hi[0]
WARNING: [Synth 8-3331] design rvdffe__parameterized5 has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdffe has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdff_fpga__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design rvdff_fpga__parameterized0 has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdffs_fpga__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design rvdffs_fpga__parameterized1 has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdffs_fpga__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design rvdffs_fpga__parameterized0 has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdffs_fpga__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design rvdffs_fpga__parameterized2 has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdffsc_fpga has unconnected port clk
WARNING: [Synth 8-3331] design rvdffsc_fpga has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[14]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[13]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[12]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[11]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[10]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[9]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[8]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[7]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[6]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[5]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[4]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[3]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[2]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[1]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[0]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[15]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[14]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[13]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[12]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[11]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[10]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[9]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[8]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[7]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[6]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[5]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[4]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[3]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[2]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[1]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[0]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awprot[2]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awprot[1]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awprot[0]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[7]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[6]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[5]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[4]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[3]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[2]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[1]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[0]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awburst[1]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awburst[0]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_wlast
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_arprot[2]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_arprot[1]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_arprot[0]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_arlen[7]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_arlen[6]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_arlen[5]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_arlen[4]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_arlen[3]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_arlen[2]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_arlen[1]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_arlen[0]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_arburst[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2310.988 ; gain = 613.746 ; free physical = 3870 ; free virtual = 7985
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2325.832 ; gain = 628.590 ; free physical = 3956 ; free virtual = 8070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2325.832 ; gain = 628.590 ; free physical = 3956 ; free virtual = 8070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2325.832 ; gain = 0.000 ; free physical = 3838 ; free virtual = 7952
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram.xdc]
Finished Parsing XDC File [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/swervolf_nexys_a7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/swervolf_nexys_a7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/data/swervolf_nexys.xdc]
Finished Parsing XDC File [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/data/swervolf_nexys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/data/swervolf_nexys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/swervolf_nexys_a7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/swervolf_nexys_a7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2539.184 ; gain = 0.000 ; free physical = 3627 ; free virtual = 7741
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  FD => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2539.184 ; gain = 0.000 ; free physical = 3627 ; free virtual = 7741
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2539.184 ; gain = 841.941 ; free physical = 3914 ; free virtual = 8028
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2543.102 ; gain = 845.859 ; free physical = 3913 ; free virtual = 8027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2543.102 ; gain = 845.859 ; free physical = 3909 ; free virtual = 8023
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:5869]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:7729]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:8349]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:8969]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:9589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:7109]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:6489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:5249]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:11815]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:11729]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:11615]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2712]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:2673]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:11712]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:11673]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v:11873]
INFO: [Synth 8-5544] ROM "sdram_cmd_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdram_choose_req_want_reads" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdram_choose_req_want_writes" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdram_choose_cmd_cmd_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_refresher_state_reg' in module 'litedram_core'
INFO: [Synth 8-802] inferred FSM for state register 'litedramcore_state_reg' in module 'litedram_core'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:85]
INFO: [Synth 8-4471] merging register 'o_wb_stb_reg' into 'o_wb_cyc_reg' [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v:123]
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'axi2wb'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simple_spi'
INFO: [Synth 8-802] inferred FSM for state register 'wbstate_reg' in module 'uart_wb'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v:207]
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v:250]
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
INFO: [Synth 8-5544] ROM "toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rparity_xor" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v:692]
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "abstractcs_busy_din" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sb_abmem_cmd_done_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sbcs_sbbusy_din" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_refresher_state_reg' using encoding 'one-hot' in module 'litedram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litedramcore_state_reg' using encoding 'one-hot' in module 'litedram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                   AWACK |                              001 |                             0001
                  WBWACK |                              010 |                             0010
                    BAXI |                              011 |                             0110
                 WBRACK1 |                              100 |                             0011
                    WBR2 |                              101 |                             0100
                 WBRACK2 |                              110 |                             0101
                   RRAXI |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'axi2wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                 iSTATE0 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simple_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'uart_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
             s_send_stop |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
1
INFO: [Common 17-83] Releasing license: Synthesis
341 Infos, 164 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 14:29:51 2021...
