# TCL File Generated by Component Editor 18.1
# Tue Nov 26 18:35:12 PST 2019
# DO NOT MODIFY


# 
# vga_interface "vga_component" v1.0
#  2019.11.26.18:35:12
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module vga_interface
# 
set_module_property DESCRIPTION ""
set_module_property NAME vga_interface
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME vga_component
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL vga_avalon
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file vga_avalon.sv SYSTEM_VERILOG PATH vga_avalon.sv TOP_LEVEL_FILE
add_fileset_file vga_adapter.v VERILOG PATH ../vga-core/vga_adapter.v
add_fileset_file vga_address_translator.v VERILOG PATH ../vga-core/vga_address_translator.v
add_fileset_file vga_controller.v VERILOG PATH ../vga-core/vga_controller.v
add_fileset_file vga_pll.v VERILOG PATH ../vga-core/vga_pll.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset reset
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 address address Input 4
add_interface_port avalon_slave_0 read read Input 1
add_interface_port avalon_slave_0 readdata readdata Output 32
add_interface_port avalon_slave_0 write write Input 1
add_interface_port avalon_slave_0 writedata writedata Input 32
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point conduit_color_blue
# 
add_interface conduit_color_blue conduit end
set_interface_property conduit_color_blue associatedClock clock
set_interface_property conduit_color_blue associatedReset ""
set_interface_property conduit_color_blue ENABLED true
set_interface_property conduit_color_blue EXPORT_OF ""
set_interface_property conduit_color_blue PORT_NAME_MAP ""
set_interface_property conduit_color_blue CMSIS_SVD_VARIABLES ""
set_interface_property conduit_color_blue SVD_ADDRESS_GROUP ""

add_interface_port conduit_color_blue VGA_B readdata Output 8


# 
# connection point conduit_color_green
# 
add_interface conduit_color_green conduit end
set_interface_property conduit_color_green associatedClock clock
set_interface_property conduit_color_green associatedReset ""
set_interface_property conduit_color_green ENABLED true
set_interface_property conduit_color_green EXPORT_OF ""
set_interface_property conduit_color_green PORT_NAME_MAP ""
set_interface_property conduit_color_green CMSIS_SVD_VARIABLES ""
set_interface_property conduit_color_green SVD_ADDRESS_GROUP ""

add_interface_port conduit_color_green VGA_G readdata Output 8


# 
# connection point conduit_color_red
# 
add_interface conduit_color_red conduit end
set_interface_property conduit_color_red associatedClock clock
set_interface_property conduit_color_red associatedReset ""
set_interface_property conduit_color_red ENABLED true
set_interface_property conduit_color_red EXPORT_OF ""
set_interface_property conduit_color_red PORT_NAME_MAP ""
set_interface_property conduit_color_red CMSIS_SVD_VARIABLES ""
set_interface_property conduit_color_red SVD_ADDRESS_GROUP ""

add_interface_port conduit_color_red VGA_R readdata Output 8


# 
# connection point conduit_vgahs
# 
add_interface conduit_vgahs conduit end
set_interface_property conduit_vgahs associatedClock clock
set_interface_property conduit_vgahs associatedReset ""
set_interface_property conduit_vgahs ENABLED true
set_interface_property conduit_vgahs EXPORT_OF ""
set_interface_property conduit_vgahs PORT_NAME_MAP ""
set_interface_property conduit_vgahs CMSIS_SVD_VARIABLES ""
set_interface_property conduit_vgahs SVD_ADDRESS_GROUP ""

add_interface_port conduit_vgahs VGA_HS writeresponsevalid_n Output 1


# 
# connection point conduit_vgaclk
# 
add_interface conduit_vgaclk conduit end
set_interface_property conduit_vgaclk associatedClock clock
set_interface_property conduit_vgaclk associatedReset ""
set_interface_property conduit_vgaclk ENABLED true
set_interface_property conduit_vgaclk EXPORT_OF ""
set_interface_property conduit_vgaclk PORT_NAME_MAP ""
set_interface_property conduit_vgaclk CMSIS_SVD_VARIABLES ""
set_interface_property conduit_vgaclk SVD_ADDRESS_GROUP ""

add_interface_port conduit_vgaclk VGA_CLK writeresponsevalid_n Output 1


# 
# connection point conduit_vgavs
# 
add_interface conduit_vgavs conduit end
set_interface_property conduit_vgavs associatedClock clock
set_interface_property conduit_vgavs associatedReset ""
set_interface_property conduit_vgavs ENABLED true
set_interface_property conduit_vgavs EXPORT_OF ""
set_interface_property conduit_vgavs PORT_NAME_MAP ""
set_interface_property conduit_vgavs CMSIS_SVD_VARIABLES ""
set_interface_property conduit_vgavs SVD_ADDRESS_GROUP ""

add_interface_port conduit_vgavs VGA_VS writeresponsevalid_n Output 1

