// Seed: 1354370837
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input wire id_2,
    output supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input wire id_6,
    input uwire id_7,
    input tri id_8,
    output wire id_9,
    output tri id_10,
    input tri1 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input wire id_14,
    output wire id_15,
    output wire id_16,
    output wor id_17,
    output tri0 id_18,
    output wor id_19,
    input uwire id_20
);
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wire id_4,
    output wire id_5,
    input wor id_6,
    output wand id_7,
    input tri0 id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri0 id_11,
    input tri id_12,
    output tri id_13,
    output uwire id_14,
    output uwire id_15,
    output wire id_16,
    output supply1 id_17,
    input supply0 id_18
);
  generate
    assign id_15 = 1;
  endgenerate
  xor (id_14, id_9, id_3, id_8, id_6, id_2, id_18, id_12, id_11);
  module_0(
      id_2,
      id_10,
      id_6,
      id_5,
      id_3,
      id_3,
      id_6,
      id_9,
      id_2,
      id_0,
      id_14,
      id_18,
      id_18,
      id_6,
      id_11,
      id_10,
      id_16,
      id_7,
      id_10,
      id_14,
      id_9
  );
endmodule
