// Seed: 1318588868
module module_0 (
    input wand id_0,
    input tri1 id_1
);
  logic id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2,
    input tri0 id_3,
    output wor id_4,
    output wand id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    input tri1 id_10,
    input wire id_11
);
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
module module_2 ();
  wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout reg id_3;
  inout wand id_2;
  inout wor id_1;
  always #1 begin : LABEL_0
    id_3 = id_1;
  end
  always_latch @(negedge 1 or posedge id_1 && id_3);
  assign id_2 = -1;
  assign id_1 = 1;
  wire id_5;
  module_2 modCall_1 ();
endmodule
