HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:cdh_tsat5_system
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||cdh_tsat5_system.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/56||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||cdh_tsat5_system.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/137||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/178||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/179||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/180||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/181||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/182||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/183||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/184||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/185||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/186||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/187||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/188||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/189||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/190||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/191||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/192||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/193||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/194||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/195||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/196||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/197||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/198||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/199||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/200||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/201||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/202||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/203||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/204||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL169 ||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/205||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/206||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/207||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/208||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.||cdh_tsat5_system.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/217||spi_master.v(222);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core\spi_master.v'/linenumber/222
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/239||cdh_tsat5_system_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/240||cdh_tsat5_system_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/241||cdh_tsat5_system_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/242||cdh_tsat5_system_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[3:0] are unused. Assign logic for all port bits or change the input port size.||cdh_tsat5_system.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/244||corespi.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core\corespi.v'/linenumber/41
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/248||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/249||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/250||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/251||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/443||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/448||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/449||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/450||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/451||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/452||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/453||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/454||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/455||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/456||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/457||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/458||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/459||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 4 sequential elements including cdh_tsat5_system_sb_0.CORESPI_0_0.ucorespi_sfr.genblk4\.u_master.next_state[3:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||cdh_tsat5_system.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/501||spi_master.v(222);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\corespi\3.0.156\rtl\vlog\core\spi_master.v'/linenumber/222
Implementation;Synthesis|| MT530 ||@W:Found inferred clock cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 112 sequential elements including cdh_tsat5_system_sb_0.cdh_tsat5_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||cdh_tsat5_system.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/502||cdh_tsat5_system_sb_mss.v(277);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb_mss\cdh_tsat5_system_sb_mss.v'/linenumber/277
Implementation;Synthesis|| MT530 ||@W:Found inferred clock cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||cdh_tsat5_system.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/503||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/564||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/565||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/566||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/567||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/568||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/569||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/570||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/571||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(572);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/572||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(573);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/573||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| FA239 ||@W:ROM sck_enable (in view: work.spi_master(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||cdh_tsat5_system.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/578||spi_master.v(222);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\corespi\3.0.156\rtl\vlog\core\spi_master.v'/linenumber/222
Implementation;Synthesis|| FA239 ||@W:ROM sck_enable (in view: work.spi_master(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||cdh_tsat5_system.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/579||spi_master.v(222);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\actel\directcore\corespi\3.0.156\rtl\vlog\core\spi_master.v'/linenumber/222
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||cdh_tsat5_system.srr(703);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/703||cdh_tsat5_system_sb_ccc_0_fccc.v(20);liberoaction://cross_probe/hdl/file/'c:\users\joseph howarth\documents\umsats\cdh_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\ccc_0\cdh_tsat5_system_sb_ccc_0_fccc.v'/linenumber/20
Implementation;Synthesis|| MT420 ||@W:Found inferred clock cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:cdh_tsat5_system_sb_0.FABOSC_0.RCOSC_25_50MHZ_CCC"||cdh_tsat5_system.srr(704);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/704||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:cdh_tsat5_system_sb_0.CCC_0.GL0_net"||cdh_tsat5_system.srr(705);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/705||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||cdh_tsat5_system.srr(719);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/719||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||cdh_tsat5_system.srr(721);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/721||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||cdh_tsat5_system.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\Joseph Howarth\Documents\UMSATS\CDH_2019\cdh-tsat5-fork\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/738||null;null
Implementation;Place and Route;RootName:cdh_tsat5_system
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||cdh_tsat5_system_layout_log.log;liberoaction://open_report/file/cdh_tsat5_system_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||cdh_tsat5_system_generateBitstream.log;liberoaction://open_report/file/cdh_tsat5_system_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:cdh_tsat5_system
