Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c346748d6451476b8c10986e8619bd00 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sumator_sim_behav xil_defaultlib.sumator_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.sumator_2_biti [sumator_2_biti_default]
Compiling architecture behavioral of entity xil_defaultlib.sumator_8_biti [sumator_8_biti_default]
Compiling architecture behavioral of entity xil_defaultlib.sumator_sim
Built simulation snapshot sumator_sim_behav
