
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038333                       # Number of seconds simulated
sim_ticks                                 38333354253                       # Number of ticks simulated
final_tick                               567897734190                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 261851                       # Simulator instruction rate (inst/s)
host_op_rate                                   336941                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2310732                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927552                       # Number of bytes of host memory used
host_seconds                                 16589.27                       # Real time elapsed on the host
sim_insts                                  4343920899                       # Number of instructions simulated
sim_ops                                    5589603494                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3948032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2861952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1580800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1081600                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9479680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2407040                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2407040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        30844                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22359                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12350                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8450                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 74060                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18805                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18805                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102992083                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     74659577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     41238238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        56765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28215637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               247295865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        56765                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             190330                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          62792314                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               62792314                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          62792314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102992083                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     74659577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     41238238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        56765                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28215637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              310088179                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                91926510                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31005876                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25432648                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019887                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13133462                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12094006                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159205                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87240                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32060510                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170434849                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31005876                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15253211                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36614915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10832903                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9212182                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15682885                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806910                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86667748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.416292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.312010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        50052833     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3657419      4.22%     61.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198681      3.69%     65.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3444590      3.97%     69.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2993665      3.45%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1578227      1.82%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1030210      1.19%     76.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2718005      3.14%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17994118     20.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86667748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.337290                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.854034                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33723506                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8795031                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34831023                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544489                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8773690                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079489                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6498                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202096847                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51036                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8773690                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35399118                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4752462                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1330654                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33665503                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2746313                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195235640                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14349                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1716980                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751022                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           84                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271221093                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910417103                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910417103                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102961834                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34060                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18021                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7291388                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19236270                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10038263                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240823                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3366402                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184054775                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34026                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147856283                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       289079                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61120402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186789325                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1982                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86667748                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.706013                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.901646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     32360069     37.34%     37.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17853258     20.60%     57.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12092511     13.95%     71.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7653819      8.83%     80.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7494840      8.65%     89.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4442150      5.13%     94.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3381900      3.90%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       738572      0.85%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       650629      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86667748                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083167     70.06%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204911     13.25%     83.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       257839     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121643406     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019341      1.37%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15755753     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8421761      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147856283                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.608418                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545957                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010456                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384215346                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245210264                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143711951                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149402240                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262942                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7024141                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          515                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1077                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2296590                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8773690                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3928564                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       167059                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184088801                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       298551                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19236270                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10038263                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18004                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119964                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6744                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1077                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1238581                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2366354                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145277976                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14803862                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578303                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22988644                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20591545                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8184782                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.580371                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143856363                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143711951                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93758998                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261843763                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.563335                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358072                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61671259                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045559                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77894058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.571646                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154245                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32573388     41.82%     41.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20453622     26.26%     68.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8383873     10.76%     78.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292728      5.51%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3686116      4.73%     89.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1806456      2.32%     91.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2013174      2.58%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1011028      1.30%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3673673      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77894058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3673673                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           258313564                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376968323                       # The number of ROB writes
system.switch_cpus0.timesIdled                  48837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5258762                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.919265                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.919265                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.087825                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.087825                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655950649                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197153195                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189554783                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                91926510                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31479714                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27529638                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1989028                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15822484                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15159066                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2257433                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62580                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     37126856                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175175938                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31479714                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17416499                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36066447                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9773334                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5005402                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18300265                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       786285                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85971701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.344867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.164327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49905254     58.05%     58.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1783654      2.07%     60.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3278150      3.81%     63.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3064217      3.56%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5065546      5.89%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5259887      6.12%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1244242      1.45%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          933518      1.09%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15437233     17.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85971701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.342444                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.905608                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38308472                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4851456                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34906100                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138420                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7767252                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3418075                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5726                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195932517                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7767252                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39919111                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2092395                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       502893                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33423036                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2267013                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     190800013                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           57                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        759034                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       939742                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    253229580                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    868414948                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    868414948                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165009109                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        88220461                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22483                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10987                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6015673                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29414840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6373508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       105660                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2067566                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180634991                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21953                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152547206                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       202608                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54008278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    148385859                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85971701                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774389                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839411                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30131197     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15986059     18.59%     53.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13877477     16.14%     69.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8487721      9.87%     79.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8905016     10.36%     90.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5242061      6.10%     96.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2305977      2.68%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       612745      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       423448      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85971701                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         597987     66.21%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        193344     21.41%     87.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111853     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119611556     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1199763      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10968      0.01%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26305545     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5419374      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152547206                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.659447                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             903184                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005921                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    392171902                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    234665690                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147592573                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153450390                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       373310                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8380363                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1001                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          469                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1557156                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7767252                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1376933                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        71505                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180656948                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       210941                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29414840                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6373508                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10987                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33788                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          275                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          469                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1061153                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1169736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2230889                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149712444                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25289557                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2834759                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30575703                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22636183                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5286146                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.628610                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147756163                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147592573                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90654045                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221083195                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.605550                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410045                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110901971                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125949414                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54708352                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21932                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1994305                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     78204449                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610515                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.316005                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     36324927     46.45%     46.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16430910     21.01%     67.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9202075     11.77%     79.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3112684      3.98%     83.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2983788      3.82%     87.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1240922      1.59%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3334816      4.26%     92.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       966972      1.24%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4607355      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     78204449                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110901971                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125949414                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25850828                       # Number of memory references committed
system.switch_cpus1.commit.loads             21034476                       # Number of loads committed
system.switch_cpus1.commit.membars              10966                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19727016                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109936103                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1699472                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4607355                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254254860                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          369089088                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5954809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110901971                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125949414                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110901971                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.828899                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.828899                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.206420                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.206420                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       692657899                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193380316                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      202087688                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21932                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                91926510                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32712148                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26669825                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2185210                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13850416                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12790953                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3529523                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96978                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32733206                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             179677917                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32712148                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16320476                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39922175                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11608122                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6623816                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16161288                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1061680                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     88675199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.511374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.285559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48753024     54.98%     54.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2640406      2.98%     57.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4940782      5.57%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4916459      5.54%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3051207      3.44%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2433598      2.74%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1520433      1.71%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1424450      1.61%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18994840     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     88675199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355851                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.954582                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34136876                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6559464                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38347818                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       235293                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9395741                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5533555                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     215589865                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9395741                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36618913                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1071542                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2092446                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         36053538                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3443013                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     207857034                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           53                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1431593                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1054217                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    291850787                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    969690688                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    969690688                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180561203                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111289546                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37032                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17778                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9579789                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19239722                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9811916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123314                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3294401                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         195986217                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        156141020                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       306746                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     66257342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    202627607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     88675199                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760820                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896332                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31043186     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19077171     21.51%     56.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12553758     14.16%     70.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8248669      9.30%     79.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8701371      9.81%     89.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4201096      4.74%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3322947      3.75%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       754328      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       772673      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88675199                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         972806     72.47%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        185471     13.82%     86.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       184157     13.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130599616     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2097512      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17778      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15107958      9.68%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8318156      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     156141020                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.698542                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1342434                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008598                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    402606417                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    262279476                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152569510                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157483454                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       486394                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7469051                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2045                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          364                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2355374                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9395741                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         555429                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93368                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    196021776                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       391836                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19239722                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9811916                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17778                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          364                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1366164                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1214580                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2580744                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    154074399                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14414383                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2066619                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22534326                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21844001                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8119943                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.676061                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152617691                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152569510                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         97245506                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        279073786                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.659690                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348458                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105158175                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129480199                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     66542053                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2211636                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     79279458                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.633212                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.143843                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30683368     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21941306     27.68%     66.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9121733     11.51%     77.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4541103      5.73%     83.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4530387      5.71%     89.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1829559      2.31%     91.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1834594      2.31%     93.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       984053      1.24%     95.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3813355      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     79279458                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105158175                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129480199                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19227210                       # Number of memory references committed
system.switch_cpus2.commit.loads             11770668                       # Number of loads committed
system.switch_cpus2.commit.membars              17778                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18689118                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116651595                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2670463                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3813355                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           271488355                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          401446302                       # The number of ROB writes
system.switch_cpus2.timesIdled                  35810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3251311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105158175                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129480199                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105158175                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.874174                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.874174                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.143937                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.143937                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       692136708                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211937999                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      198039907                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35556                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                91926510                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        33796730                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     27577541                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2255416                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     14220396                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        13309870                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3493094                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        98899                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35008322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             183596230                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           33796730                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16802964                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             39794629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11766039                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       7282819                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17046107                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       872543                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     91577767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.478917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.321998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        51783138     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3270779      3.57%     60.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4878041      5.33%     65.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3392306      3.70%     69.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2368237      2.59%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2312602      2.53%     74.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1405033      1.53%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2997333      3.27%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        19170298     20.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     91577767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367649                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.997207                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36001768                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7528755                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         38000465                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       555069                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9491704                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5689436                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          510                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     219888404                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9491704                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38018602                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         526103                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4086428                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         36498221                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2956704                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     213355406                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1233592                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents      1006255                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    299301204                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    993140329                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    993140329                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    184257138                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       115044066                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38526                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18372                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8774994                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19555625                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10014528                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119582                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2907251                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         198824234                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        158857619                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       317002                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     66263807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    202696754                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     91577767                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.734675                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914596                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     34080045     37.21%     37.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17935484     19.58%     56.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12894545     14.08%     70.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8580877      9.37%     80.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8683968      9.48%     89.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4149792      4.53%     94.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3709260      4.05%     98.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       700346      0.76%     99.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       843450      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     91577767                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         865687     70.99%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        171772     14.09%     85.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       182073     14.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    132876483     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2005190      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18303      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15605801      9.82%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8351842      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     158857619                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.728094                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1219532                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007677                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    410829539                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    265125120                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    154460932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     160077151                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       497180                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7582943                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6922                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2401101                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9491704                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         272094                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        52054                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    198860911                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       689614                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19555625                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     10014528                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18371                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44173                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1373125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1228505                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2601630                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    155932230                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14584720                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2925389                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22730404                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        22158470                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8145684                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.696271                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             154527024                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            154460932                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        100070530                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        284338946                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.680265                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351941                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    107131735                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    132054794                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     66806333                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2273507                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     82086063                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.608736                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.163536                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     32661793     39.79%     39.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22925877     27.93%     67.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8666764     10.56%     78.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4852260      5.91%     84.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4097800      4.99%     89.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1833688      2.23%     91.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1751825      2.13%     93.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1200429      1.46%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      4095627      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     82086063                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    107131735                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     132054794                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19586109                       # Number of memory references committed
system.switch_cpus3.commit.loads             11972682                       # Number of loads committed
system.switch_cpus3.commit.membars              18304                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19159740                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        118883251                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2731233                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      4095627                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276851563                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          407220001                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 348743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          107131735                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            132054794                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    107131735                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.858070                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.858070                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.165406                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.165406                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       700329940                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      214867505                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      202116444                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36608                       # number of misc regfile writes
system.l20.replacements                         30855                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          357388                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32903                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.861867                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.173430                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.450521                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1693.675293                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           351.700756                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001061                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000220                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.826990                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.171729                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65356                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65356                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10664                       # number of Writeback hits
system.l20.Writeback_hits::total                10664                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65356                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65356                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65356                       # number of overall hits
system.l20.overall_hits::total                  65356                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        30844                       # number of ReadReq misses
system.l20.ReadReq_misses::total                30855                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        30844                       # number of demand (read+write) misses
system.l20.demand_misses::total                 30855                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        30844                       # number of overall misses
system.l20.overall_misses::total                30855                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1418468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5237921622                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5239340090                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1418468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5237921622                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5239340090                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1418468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5237921622                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5239340090                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96200                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96211                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10664                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10664                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96200                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96211                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96200                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96211                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.320624                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.320701                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.320624                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.320701                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.320624                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.320701                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169819.790624                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169805.220872                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169819.790624                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169805.220872                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169819.790624                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169805.220872                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5361                       # number of writebacks
system.l20.writebacks::total                     5361                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        30844                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           30855                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        30844                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            30855                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        30844                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           30855                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4886605241                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4887899079                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4886605241                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4887899079                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4886605241                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4887899079                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.320624                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.320701                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.320624                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.320701                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.320624                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.320701                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158429.686195                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158415.137871                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158429.686195                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158415.137871                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158429.686195                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158415.137871                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22378                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          116665                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24426                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.776263                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.606752                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.064889                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1748.542265                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           269.786094                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013968                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000520                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.853780                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.131731                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32372                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32372                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7789                       # number of Writeback hits
system.l21.Writeback_hits::total                 7789                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32372                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32372                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32372                       # number of overall hits
system.l21.overall_hits::total                  32372                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22359                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22374                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22359                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22374                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22359                       # number of overall misses
system.l21.overall_misses::total                22374                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2142218                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3423905811                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3426048029                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2142218                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3423905811                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3426048029                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2142218                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3423905811                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3426048029                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54731                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54746                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7789                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7789                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54731                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54746                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54731                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54746                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.408525                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.408687                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.408525                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.408687                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.408525                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.408687                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 153133.226486                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 153126.308617                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 153133.226486                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 153126.308617                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 153133.226486                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 153126.308617                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3309                       # number of writebacks
system.l21.writebacks::total                     3309                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22359                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22374                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22359                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22374                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22359                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22374                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3163084150                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3165050418                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3163084150                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3165050418                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3163084150                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3165050418                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.408525                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.408687                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.408525                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.408687                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.408525                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.408687                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141468.050897                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141461.089568                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 141468.050897                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141461.089568                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 141468.050897                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141461.089568                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12370                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          188810                       # Total number of references to valid blocks.
system.l22.sampled_refs                         14418                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.095436                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.368336                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     1.437065                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1535.933556                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           486.261043                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.011899                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000702                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.749968                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.237432                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28627                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28627                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9406                       # number of Writeback hits
system.l22.Writeback_hits::total                 9406                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        28627                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28627                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28627                       # number of overall hits
system.l22.overall_hits::total                  28627                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12350                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12364                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12350                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12364                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12350                       # number of overall misses
system.l22.overall_misses::total                12364                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1979579                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1964335360                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1966314939                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1979579                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1964335360                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1966314939                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1979579                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1964335360                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1966314939                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40977                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40991                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9406                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9406                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40977                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40991                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40977                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40991                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.301389                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.301627                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.301389                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.301627                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.301389                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.301627                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 159055.494737                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 159035.501375                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 159055.494737                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 159035.501375                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 159055.494737                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 159035.501375                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5544                       # number of writebacks
system.l22.writebacks::total                     5544                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12350                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12364                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12350                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12364                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12350                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12364                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1823459526                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1825280485                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1823459526                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1825280485                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1823459526                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1825280485                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.301389                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.301627                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.301389                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.301627                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.301389                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.301627                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147648.544615                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 147628.638386                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 147648.544615                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 147628.638386                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 147648.544615                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 147628.638386                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8467                       # number of replacements
system.l23.tagsinuse                             2048                       # Cycle average of tags in use
system.l23.total_refs                          200891                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10515                       # Sample count of references to valid blocks.
system.l23.avg_refs                         19.105183                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           35.557745                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     2.389249                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1400.947586                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           609.105419                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.017362                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001167                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.684056                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.297415                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        26931                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  26931                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            8644                       # number of Writeback hits
system.l23.Writeback_hits::total                 8644                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        26931                       # number of demand (read+write) hits
system.l23.demand_hits::total                   26931                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        26931                       # number of overall hits
system.l23.overall_hits::total                  26931                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8450                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8467                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8450                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8467                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8450                       # number of overall misses
system.l23.overall_misses::total                 8467                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3051098                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1376483342                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1379534440                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3051098                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1376483342                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1379534440                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3051098                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1376483342                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1379534440                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        35381                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              35398                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         8644                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             8644                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        35381                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               35398                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        35381                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              35398                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.238829                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.239194                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.238829                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.239194                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.238829                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.239194                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 179476.352941                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 162897.436923                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 162930.723987                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 179476.352941                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 162897.436923                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 162930.723987                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 179476.352941                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 162897.436923                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 162930.723987                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4591                       # number of writebacks
system.l23.writebacks::total                     4591                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8450                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8467                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8450                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8467                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8450                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8467                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2857487                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1280134197                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1282991684                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2857487                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1280134197                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1282991684                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2857487                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1280134197                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1282991684                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.238829                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.239194                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.238829                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.239194                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.238829                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.239194                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 168087.470588                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 151495.171243                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 151528.485178                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 168087.470588                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 151495.171243                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 151528.485178                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 168087.470588                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 151495.171243                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 151528.485178                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996516                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015690535                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843358.502722                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996516                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15682874                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15682874                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15682874                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15682874                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15682874                       # number of overall hits
system.cpu0.icache.overall_hits::total       15682874                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1469838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1469838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15682885                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15682885                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15682885                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15682885                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15682885                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15682885                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96200                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191896712                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96456                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1989.474081                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494820                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505180                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11632237                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11632237                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17206                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19341662                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19341662                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19341662                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19341662                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       364214                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       364214                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       364314                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        364314                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       364314                       # number of overall misses
system.cpu0.dcache.overall_misses::total       364314                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23875804460                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23875804460                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7790605                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7790605                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23883595065                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23883595065                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23883595065                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23883595065                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11996451                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11996451                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19705976                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19705976                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19705976                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19705976                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030360                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030360                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018487                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018487                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018487                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018487                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65554.329213                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65554.329213                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 77906.050000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77906.050000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65557.719618                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65557.719618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65557.719618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65557.719618                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10664                       # number of writebacks
system.cpu0.dcache.writebacks::total            10664                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       268014                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       268014                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       268114                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       268114                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       268114                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       268114                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96200                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96200                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96200                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96200                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96200                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96200                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5751242450                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5751242450                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5751242450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5751242450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5751242450                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5751242450                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59784.225052                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59784.225052                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59784.225052                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59784.225052                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59784.225052                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59784.225052                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993974                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929766239                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715435.865314                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993974                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18300249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18300249                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18300249                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18300249                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18300249                       # number of overall hits
system.cpu1.icache.overall_hits::total       18300249                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2314733                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2314733                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18300265                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18300265                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18300265                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18300265                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18300265                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18300265                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54731                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232736053                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54987                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4232.565024                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.127619                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.872381                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828624                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171376                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22950498                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22950498                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4794400                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4794400                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10985                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10985                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10966                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10966                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27744898                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27744898                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27744898                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27744898                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       192272                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       192272                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       192272                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        192272                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       192272                       # number of overall misses
system.cpu1.dcache.overall_misses::total       192272                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20779173491                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20779173491                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20779173491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20779173491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20779173491                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20779173491                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23142770                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23142770                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4794400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4794400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27937170                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27937170                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27937170                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27937170                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008308                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008308                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006882                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006882                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006882                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006882                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108071.760272                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108071.760272                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108071.760272                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108071.760272                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108071.760272                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108071.760272                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7789                       # number of writebacks
system.cpu1.dcache.writebacks::total             7789                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       137541                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       137541                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       137541                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       137541                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       137541                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       137541                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54731                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54731                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54731                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54731                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54731                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54731                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3676659456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3676659456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3676659456                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3676659456                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3676659456                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3676659456                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001959                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001959                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001959                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001959                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 67176.909905                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67176.909905                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 67176.909905                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67176.909905                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 67176.909905                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67176.909905                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997837                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019121145                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2201125.583153                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997837                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16161271                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16161271                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16161271                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16161271                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16161271                       # number of overall hits
system.cpu2.icache.overall_hits::total       16161271                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2692636                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2692636                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2692636                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2692636                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2692636                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2692636                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16161288                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16161288                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16161288                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16161288                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16161288                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16161288                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158390.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158390.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158390.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1999249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1999249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1999249                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 142803.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40977                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170557041                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41233                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4136.420852                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.919525                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.080475                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905936                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094064                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11000154                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11000154                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7421567                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7421567                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17778                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17778                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17778                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17778                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18421721                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18421721                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18421721                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18421721                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       106111                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       106111                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       106111                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        106111                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       106111                       # number of overall misses
system.cpu2.dcache.overall_misses::total       106111                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8453325104                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8453325104                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8453325104                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8453325104                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8453325104                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8453325104                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11106265                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11106265                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7421567                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7421567                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17778                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17778                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18527832                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18527832                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18527832                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18527832                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009554                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009554                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005727                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 79664.927331                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79664.927331                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 79664.927331                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79664.927331                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 79664.927331                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79664.927331                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9406                       # number of writebacks
system.cpu2.dcache.writebacks::total             9406                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        65134                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        65134                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        65134                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        65134                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        65134                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        65134                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40977                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40977                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40977                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40977                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40977                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40977                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2156726933                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2156726933                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2156726933                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2156726933                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2156726933                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2156726933                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002212                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002212                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002212                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002212                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 52632.621544                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 52632.621544                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 52632.621544                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 52632.621544                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 52632.621544                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 52632.621544                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.061809                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1023396652                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2210359.939525                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.061809                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025740                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740484                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17046087                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17046087                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17046087                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17046087                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17046087                       # number of overall hits
system.cpu3.icache.overall_hits::total       17046087                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3603944                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3603944                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3603944                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3603944                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3603944                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3603944                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17046107                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17046107                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17046107                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17046107                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17046107                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17046107                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 180197.200000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 180197.200000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 180197.200000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 180197.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 180197.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 180197.200000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3068419                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3068419                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3068419                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3068419                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3068419                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3068419                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 180495.235294                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 180495.235294                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 180495.235294                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 180495.235294                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 180495.235294                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 180495.235294                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 35381                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165855497                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35637                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4654.025227                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.131946                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.868054                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902859                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097141                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     11101338                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11101338                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7576820                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7576820                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18333                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18333                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18304                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18304                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18678158                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18678158                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18678158                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18678158                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        71356                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        71356                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        71356                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         71356                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        71356                       # number of overall misses
system.cpu3.dcache.overall_misses::total        71356                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3915984446                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3915984446                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3915984446                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3915984446                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3915984446                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3915984446                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11172694                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11172694                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7576820                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7576820                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18304                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18304                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18749514                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18749514                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18749514                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18749514                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006387                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006387                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003806                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003806                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003806                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003806                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 54879.539856                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54879.539856                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 54879.539856                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54879.539856                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 54879.539856                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54879.539856                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8644                       # number of writebacks
system.cpu3.dcache.writebacks::total             8644                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35975                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35975                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35975                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35975                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35975                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35975                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        35381                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        35381                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        35381                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35381                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        35381                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35381                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1582385204                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1582385204                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1582385204                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1582385204                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1582385204                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1582385204                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 44724.151494                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 44724.151494                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 44724.151494                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 44724.151494                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 44724.151494                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 44724.151494                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
