// Seed: 1616946344
module module_0 #(
    parameter id_5 = 32'd72
) (
    input  wor  id_0,
    output wire id_1
    , id_4,
    output wor  id_2
);
  logic [-1 'd0 <=  1 'b0 : -1] _id_5;
  wire [-1 : {  -1  <=  -1  ,  -1  ,  1  ,  id_5  }  **  id_5] id_6;
  logic [-1 : id_5] id_7;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output wand id_2,
    output wire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2
  );
endmodule
