/* SPI initialization procedure and communication abstractions
 *
 * author: Pawe≈Ç Balawender
 * github.com@eerio
 */
#include<stm32f0xx.h>
#include<sys.h> /* SPI_SD */
#include<spi.h>
#include<dma.h>

#define TX_BUFFER_SIZE (6U)
#define RX_BUFFER_SIZE (2048U)

uint8_t tx_buffer[TX_BUFFER_SIZE], rx_buffer[RX_BUFFER_SIZE];
uint16_t rx_index=0;

void spi_send(uint8_t* x) {
    SPI_SD->CR2 |= SPI_CR2_RXDMAEN;
    for(unsigned int i=0; i < TX_BUFFER_SIZE; ++i) {
        tx_buffer[i] = x[i];
    }
    SPI_SD->CR2 |= SPI_CR2_TXDMAEN;
    while (SPI_SD->CR2 & SPI_CR2_TXDMAEN) {}
    while (SPI_SD->SR & SPI_SR_BSY) {}
    
    rx_index += TX_BUFFER_SIZE;
}

uint8_t* spi_read(void) {
    return &rx_buffer[(rx_index-5) % RX_BUFFER_SIZE];
}

/* Mode: full-duplex, master
 * Pins (all in AF0 mode):
 *  - PA4: NSS (Slave Select)
 *  - PA5: SCK
 *  - PA6: MISO
 *  - PA7: MOSI
 * Procedure of SPI configuration: RM p. 765
 * SPI config:
 *  - MSB first
 *  - 8 bits per transfer
 *  - clock is low when inactive (CPOL = 0)
 *  - data is valid on clock leading edge (CPHA = 0)
 *  - hardware NSS line management with NSSP enabled
 */
void setup_spi(void) {
    /* Enable GPIO port A */
    RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
    /* Enable SPI #1 clock */
    RCC->APB2ENR |= RCC_SPI_SD_EN;
    
    /* Set AF0 mode for every pin */
    GPIOA->MODER &= 0xFFFF00FF;
    GPIOA->MODER |= GPIO_MODER_MODER4_1;
    GPIOA->MODER |= GPIO_MODER_MODER5_1;
    GPIOA->MODER |= GPIO_MODER_MODER6_1;
    GPIOA->MODER |= GPIO_MODER_MODER7_1;
    /* Select Alternate Function #0 for SCK, MISO, MOSI */
    GPIOA->AFR[0] &= 0x0000FFFF;

    /* Select push-pull mode */
    GPIOA->OTYPER &= 0xFFFFFF0F;
    /* Select pull-up resistors for NSS, MISO, MOSI, down for SCK */
    GPIOA->PUPDR &= 0xFFFF00FF;
    GPIOA->PUPDR |= GPIO_PUPDR_PUPDR4_0;
    GPIOA->PUPDR |= GPIO_PUPDR_PUPDR5_1;
    GPIOA->PUPDR |= GPIO_PUPDR_PUPDR6_0;
    GPIOA->PUPDR |= GPIO_PUPDR_PUPDR7_0;
    /* Select lowest frequency*/
    GPIOA->OSPEEDR &= 0xFFFFFF0F;
    /* Lock every bit of GPIOA registers */
    /* Write sequence on LCKKC */
    GPIOA->LCKR = (uint32_t)(0xFFFF | (1 << 16));
    GPIOA->LCKR = (uint32_t)(0xFFFF | (0 << 16));
    GPIOA->LCKR = (uint32_t)(0xFFFF | (1 << 16));
    while ((GPIOA->LCKR & GPIO_LCKR_LCKK) == 0) { /* GPIO conf. error */ }


    /* Data mode: 2-line unidirectional */
    SPI_SD->CR1 &= ~SPI_CR1_BIDIMODE;
    /* Full-duplex mode */
    SPI_SD->CR1 &= ~SPI_CR1_RXONLY;
    /* Set freq to 8Mhz / 32 = 250kHz */
    SPI_SD->CR1 &= SPI_CR1_BR;
    SPI_SD->CR1 |= (0b100) << SPI_CR1_BR_Pos;
    /* Master configuration */
    SPI_SD->CR1 |= SPI_CR1_MSTR;
    /* Clock to 0 when idle */
    SPI_SD->CR1 &= ~SPI_CR1_CPOL;
    /* First clock transition is the first data capture edge */
    SPI_SD->CR1 &= ~SPI_CR1_CPHA;
    
    /* MSB first */
    SPI_SD->CR1 &= ~SPI_CR1_LSBFIRST;
    /* Frame format: SPI Motorola mode */
    SPI_SD->CR2 &= ~SPI_CR2_FRF;
    /* Transfer data length: 8-bit */
    SPI_SD->CR2 &= ~SPI_CR2_DS;
    SPI_SD->CR2 |= 0b0111 << SPI_CR2_DS_Pos;
    
    /* Disable CRC */
    SPI_SD->CR1 &= ~SPI_CR1_CRCEN;
    /* RXNE if the FIFO level >= 8 bit */
    // SPI_SD->CR2 |= SPI_CR2_FRXTH;
    
    /* Hardware slave management */
    SPI_SD->CR1 &= ~SPI_CR1_SSM;
    /* Send NSS pulse between two data transfers */
    //SPI_SD->CR2 |= SPI_CR2_NSSP;
    /* Slave Select Output enable */
    SPI_SD->CR2 |= SPI_CR2_SSOE;

    /* Enable DMA. Procedure: p. 770 */
    // SPI_SD->CR2 |= SPI_CR2_RXDMAEN;
    RCC->AHBENR |= RCC_AHBENR_DMA1EN;
    DMA1->CSELR &= 0xFFFFF00F;
    DMA1->CSELR |= (0b0011 << 4);
    DMA1->CSELR |= (0b0011 << 8);
    configure_DMA(); 
    // SPI_SD->CR2 |= SPI_CR2_TXDMAEN;

    /* Enable SPI */
    /* At this point MOSI line and clock are being pulled down */
    SPI_SD->CR1 |= SPI_CR1_SPE;

    /* Start DMA */
    start_DMA();
}


/* procedure: p. 768, 770 */
void disable_spi(void) {
    /* Disable dma */
    disable_DMA();
    
    /* Wait until FTLVL[1:] == 0 (no more data to transmit) */
    while (SPI_SD->SR & SPI_SR_FTLVL) {}
    /* Wait until BSY = 0 (the last data frame is processed) */
    while (SPI_SD->SR & SPI_SR_BSY) {}
    /* Disable SPI */
    SPI_SD->CR1 &= ~SPI_CR1_SPE;

    /* its a workaround; without this, frlvl never drops to 0 */
    SPI_SD->DR;

    /* Read data until FRLVL[1:0] == 00 (read all the received data) */
    while(SPI_SD->SR & SPI_SR_FRLVL) {}

    /* Disable DMA TX and RX buffers in SPI */
    SPI_SD->CR2 &= ~(SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
}

