<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/DM816x_C6A816x_AM389x_DDR3_Init by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 03:59:49 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>DM816x C6A816x AM389x DDR3 Init - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"DM816x_C6A816x_AM389x_DDR3_Init","wgTitle":"DM816x C6A816x AM389x DDR3 Init","wgCurRevisionId":134575,"wgRevisionId":134575,"wgArticleId":8527,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["DM816x","C6A816x","AM389x","DaVinci","C6-Integra","AM335x","Linux","PSP"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"DM816x_C6A816x_AM389x_DDR3_Init","wgRelevantArticleId":8527,"wgRequestId":"3908d24ca83304a79a55c745","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-DM816x_C6A816x_AM389x_DDR3_Init rootpage-DM816x_C6A816x_AM389x_DDR3_Init skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">DM816x C6A816x AM389x DDR3 Init</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#DDR3_Initialization_with_SW_Leveling"><span class="tocnumber">1</span> <span class="toctext"><b>DDR3 Initialization with SW Leveling</b></span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#ReadMe_First"><span class="tocnumber">2</span> <span class="toctext">ReadMe First</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Prerequisites"><span class="tocnumber">3</span> <span class="toctext">Prerequisites</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Overview"><span class="tocnumber">4</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Obtaining_the_seed_values"><span class="tocnumber">5</span> <span class="toctext">Obtaining the seed values</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Running_the_CCS_based_slave_ratio_search_program_on_the_target_hardware_platform"><span class="tocnumber">6</span> <span class="toctext">Running the CCS based slave ratio search program on the target hardware platform</span></a>
<ul>
<li class="toclevel-2 tocsection-7"><a href="#Hardware_and_CCS_Setup"><span class="tocnumber">6.1</span> <span class="toctext">Hardware and CCS Setup</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Generating_the_static_values"><span class="tocnumber">6.2</span> <span class="toctext">Generating the static values</span></a>
<ul>
<li class="toclevel-3 tocsection-9"><a href="#Loading_GEL_File"><span class="tocnumber">6.2.1</span> <span class="toctext">Loading GEL File</span></a></li>
<li class="toclevel-3 tocsection-10"><a href="#Loading_the_Slave_Ratio_Search_Program"><span class="tocnumber">6.2.2</span> <span class="toctext">Loading the Slave Ratio Search Program</span></a></li>
<li class="toclevel-3 tocsection-11"><a href="#Running_the_Slave_Ratio_Search_Program"><span class="tocnumber">6.2.3</span> <span class="toctext">Running the Slave Ratio Search Program</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-12"><a href="#Modifying_U-Boot"><span class="tocnumber">7</span> <span class="toctext">Modifying U-Boot</span></a></li>
<li class="toclevel-1 tocsection-13"><a href="#Run_mtest"><span class="tocnumber">8</span> <span class="toctext">Run mtest</span></a>
<ul>
<li class="toclevel-2 tocsection-14"><a href="#Interpreting_the_mtest_result"><span class="tocnumber">8.1</span> <span class="toctext">Interpreting the mtest result</span></a></li>
</ul>
</li>
</ul>
</div>

<h1><span class="mw-headline" id="DDR3_Initialization_with_SW_Leveling"><b>DDR3 Initialization with SW Leveling</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=1" title="Edit section: DDR3 Initialization with SW Leveling">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h1><span class="mw-headline" id="ReadMe_First">ReadMe First</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=2" title="Edit section: ReadMe First">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>The purpose of this document is to describe the approach to fine tune the DDR PHY on all DM816x/C6A816x/AM389x devices with SW leveling.SW leveling can be done in two methods
</p>
<ul><li><b>Byte wise SW leveling <span style="color:#ff0000">(For 32 bit DDR interface only)</span></b></li></ul>
<p>Data macro for each byte lane is leveled independently. The Slave ratio search program will calculate optimal values for each byte lane.
</p>
<ul><li><b>Word wise SW leveling <span style="color:#ff0000">(For 32 bit or 16 bit DDR interface)</span></b></li></ul>
<p>The Slave ratio search program will calculate common optimal value that works for all four byte lanes.
</p>
<div style="margin: 5px; padding: 5px 10px; background-color: rgb(255,255,236);border: 1px solid rgb(0, 0, 0);">
<p><b>Recommendation</b>: It is advised to perform byte wise leveling to compensate for the trace length delays for each byte lanes accurately, especially at higher frequencies of operation as compared to the word wise leveling.
</p>
</div>
<p>This wiki page talks about Byte wise SW leveling.For word wise SW leveling follow the link <a rel="nofollow" class="external free" href="DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling.html">http://processors.wiki.ti.com/index.php/DM816x_C6A816x_AM389x_DDR3_Init_Wordwise_SWleveling</a>
<br />
</p><p>Please refer to the attached presentation <a href="File_DDR3-Bring-up-Overview.html" title="File:DDR3-Bring-up-Overview.pdf">File:DDR3-Bring-up-Overview.pdf</a> for an overview of the bring-up procedure.
</p>
<h1><span class="mw-headline" id="Prerequisites">Prerequisites</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=3" title="Edit section: Prerequisites">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<ol><li>Excel spreadsheet for obtaining the seed values which is the input to the CCS based app <a href="File_RatioSeed.html" title="File:RatioSeed.zip">File:RatioSeed.zip</a></li>
<li>CCS based program <b>DDR3_SlaveRatio_ByteWiseSearch_TI816x.out </b> which generates the static values for the software leveling process <a href="File_DDR3_SlaveRatio_ByteWiseSearch_TI816x.html" title="File:DDR3 SlaveRatio ByteWiseSearch TI816x.zip">File:DDR3 SlaveRatio ByteWiseSearch TI816x.zip</a></li>
<li>TI816X GEL File <a href="File_TI816x_ddr3.html" title="File:TI816x ddr3.zip">File:TI816x ddr3.zip</a></li>
<li>TI816x U-Boot source code based on PSP release 04.04.00.02</li>
<li>U-Boot User Guide which is a part of the PSP release</li>
<li>CCS 5.1 or above installed on Windows XP with Service Pack 2</li>
<li>Details of CCS 5.1 installation guidelines are given in <a rel="nofollow" class="external free" href="Category_Code_Composer_Studio_v5.html">http://processors.wiki.ti.com/index.php/Category:Code_Composer_Studio_v5</a></li></ol>
<p>Download all the required files to the PC before proceeding to the next step.
</p>
<h1><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=4" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>In order to correctly setup DDR PHY on all DM816x/C6A816x/AM389x devices the approach used is Byte wise software leveling(To find the optimum DDR PHY slave ratio values for each byte lane).The DDR PHY has to be fine tuned based on the PCB trace lengths in order to compensate for the signal propagation delays accurately.
</p>
<div style="margin: 5px; padding: 5px 10px; background-color: rgb(255, 255, 236);border: 1px solid rgb(0, 0, 0);">
<p><b>Important Note</b>: SW leveling process is not intended to diagnose a non-working DDR interface. It is only intended for fine tuning the DDR PHY when the DDR interface is functionally working.
</p>
</div>
<p>The leveling process involves the following steps
</p>
<ol><li>Obtaining accurate PCB trace lengths (in inches) for the DDR CK trace and DQS trace (Data signal).</li>
<li>Calculate the seed values to be input to the slave ratio search program ie:“DDR3_SlaveRatio_ByteWiseSearch_TI816x.out” as described in the subsequent sections.</li>
<li>Configure the DDR controller (Also referred as EMIF) with the timing parameters calculated from the spreadsheet <a href="File_DM816x_C6A816x_AM389x_EMIF4_Register_Settings.html" title="File:DM816x C6A816x AM389x EMIF4 Register Settings.zip">File:DM816x C6A816x AM389x EMIF4 Register Settings.zip</a> based on the timing parameters mentioned in the data sheet of the specific DDR device being used.</li>
<li>Configure the DDR PHY slave ratio registers with the respective seed values calculated from the spreadsheet.</li></ol>
<div style="margin: 5px; padding: 5px 10px; background-color: rgb(255,255,236);border: 1px solid rgb(0, 0, 0);">
<p><b>Important Note</b>: DDR memory access is expected to be working upon completion of the above mentioned steps. If not, choose a lower frequency of operation and repeat steps 1 to 4 until the basic memory access is working. It is meaningless to proceed further with SW leveling if the memory access is not working. Remaining steps will only help in getting the optimum DDR PHY slave ratio parameters.
</p>
</div>
<p>5.Running the CCS based slave ratio search program on the device and collecting the optimum slave ratio values for the specific frequency of operation.
</p><p>6.Programming the optimum values to the DDR PHY registers replacing the seed values that were programmed initially.
</p><p><br />
The slave ratio search program searches for the working range of the following Slave Ratio values based on the initial seed values keyed in on the command line,as explained in the next section.
</p>
<ol><li>Read DQS Slave Ratio</li>
<li>Read DQS Gate Slave Ratio</li>
<li>Write DQS Slave Ratio</li></ol>
<p>Please note that the DDR PHY has to be fine tuned each time when there is a change in the PCB  layout(ie.when a new revision of the HW is made) or when the frequency of operation changes.
</p>
<h1><span class="mw-headline" id="Obtaining_the_seed_values">Obtaining the seed values</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=5" title="Edit section: Obtaining the seed values">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>The seed values for the ratios may be obtained using the <a href="File_RatioSeed.html" title="File:RatioSeed.zip">File:RatioSeed.zip</a> spreadsheet. The spreadsheet takes the following as inputs:
</p>
<ol><li>DDR3 clock frequency</li>
<li>CK and DQS trace lengths in inches for each of the byte lanes.</li></ol>
<p><a href="File_Excel_screen.html" class="image"><img alt="Excel screen.JPG" src="https://processors.wiki.ti.com/images/3/38/Excel_screen.JPG" width="528" height="391" /></a>
</p><p><br /> 
The user inputs should be entered on those cells that are marked green. Then spreadsheet will generate respective seed values at B17, B18 and B19 .These parameters should be passed to the CCS based slave ratio search program.<br />
</p>
<h1><span class="mw-headline" id="Running_the_CCS_based_slave_ratio_search_program_on_the_target_hardware_platform">Running the CCS based slave ratio search program on the target hardware platform</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=6" title="Edit section: Running the CCS based slave ratio search program on the target hardware platform">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span class="mw-headline" id="Hardware_and_CCS_Setup"><small>Hardware and CCS Setup</small></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=7" title="Edit section: Hardware and CCS Setup">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div style="margin: 5px; padding: 2px 10px; background-color: #ecffff; border-left: 5px solid #3399ff;"><b>NOTE</b><br /><br />You can skip this step if CCS is already configured. Make sure the settings are as mentioned in the configure step.</div>
<p><br />
</p>
<ul><li>Connect the JTAG emulator to the TI816x using the JTAG ribbon cable and the 20/14 pin JTAG adapter (board specific).</li>
<li>Make sure the Boot Mode / Configuration Select Switch are set to all 0s.</li>
<li>Start CCSv5.1 by navigating to 'Start' menu in Windows XP</li>
<li>Select the workspace folder where you want to store your project</li>
<li>Use target configuration file <i>ti816x.ccxml</i>. If there is a need to crate a new configuration, then follow steps below
<ul><li>Select new Target Configuration "View -&gt; Target Configurations",Right click on "User Defined" folder then New Target Configurations</li>
<li>Connection = TI XDS560 Emulator</li>
<li>Board or Device = TI816x EVM (On some CCS versions you might have to use the internal name of TI816x or netra for this)</li>
<li>Save configuration, e.g., <i>ti816x.ccxml</i></li>
<li>From next run, the project and target configuration will be readily available and can be skipped</li></ul></li>
<li>Select "Debug Perspective" in CCS if it is not there already: Window -&gt; Open Perspective -&gt; Debug</li>
<li>Select View -&gt; Target Configurations. Look for the target configuration <i>ti816x.ccxml</i> created in the previous step</li>
<li>Right click and click "Launch Selected Configuration" this should launch debug session</li>
<li>In Debug view select "TI XDS560 Emulator_0/Cortex A8" connection.</li>
<li>Right click and select "Set Debug Scope" option. This will make remove all the cores except Cortex A8 from the debug view.</li>
<li>Right click on the Cortex A8 core listed and click on "Connect Target"</li>
<li>A "Disassembly" view with PC <i>halted</i> should pop up in one of the tabs. If not, issue a 'System Reset' from Run menu and then click on Halt</li></ul>
<div style="margin: 5px; padding: 5px 10px; background-color: rgb(255, 255, 236);border: 1px solid rgb(0, 0, 0);">
<p><b>Note</b>: The steps mentioned above holds well for TI XDS560 Jtag emulator. User is advised to follow appropriate steps if a different emulator is being used
</p>
</div>
<h2><span class="mw-headline" id="Generating_the_static_values">Generating the static values</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=8" title="Edit section: Generating the static values">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Loading_GEL_File">Loading GEL File</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=9" title="Edit section: Loading GEL File">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Ensure that the GEL file <a href="File_TI816x_ddr3.html" title="File:TI816x ddr3.zip">File:TI816x ddr3.zip</a> is copied to the Windows Machine</li>
<li>Select Tools -&gt; GEL Files in CCS</li>
<li>This opens a new tab in the Debug view. On right hand side empty area in this window, right click and use "Load GEL"</li>
<li>Navigate to the directory containing gel file and select <b>TI816x_ddr3.gel</b></li>
<li>A "Scripts" menu item (on top) should now be available</li>
<li>Select Script -&gt; DM816x External Memories -&gt; DDR3_400MHZ_doall <br /></li>
<li>This will perform DDR3 initialization.</li>
<li>On success, you should see following at the CCS console:</li></ul>
<pre>CortexA8: Output: 	Device type is GP 
CortexA8: Output: 	DM816x Main PLL Init is in Progress, Please wait ..... 
CortexA8: Output: 	DM816x Main PLL Init is Done .....
CortexA8: Output: 	DM816x DDR PLL Init is in Progress for 400 MHz DDR Clock, Please wait .....
CortexA8: Output: 	DM816x DDR PLL Init is Done ..... 
CortexA8: Output: 	DM816x DDR2/3 PRCM Init is in progress ..... 
CortexA8: Output: 	DM816x DDR2/3 PRCM Init is Done ..... 
CortexA8: Output: 	Initializing EMIF1 ..... 
CortexA8: Output: DDR3 SWLEVELING DONE FOR EMIF0 
CortexA8: Output: DDR3 SWLEVELING DONE FOR EMIF1 
CortexA8: Output: 	DM816x EMIF Init is Done @ 400 MHz Clock Rate..... 
CortexA8: Output: 	PRCM for OCMCRAM0/1 Initialization in Progress 
CortexA8: Output: 	OCMCRAM0 &amp; OCMCRAM1 Accesses are PASSED 
CortexA8: Output: 	PRCM for OCMCRAM0/1 Initialization in Done  
</pre>
<ul><li>Note that sometimes the Scripts menu is disabled. In this case, go to Debug window and select "TI XDS560 Emulator_0/CortexA8 (top level node) and the Scripts menu should get activated.</li></ul>
<h3><span class="mw-headline" id="Loading_the_Slave_Ratio_Search_Program">Loading the Slave Ratio Search Program</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=10" title="Edit section: Loading the Slave Ratio Search Program">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>At this point, A8 in in user(USR) mode (marked as USR in the bottom right corner of CCS Status Bar). It needs to be in Supervisor(SPV) mode to run U-Boot and the Linux Kernel. Follow these steps:</li></ul>
<ol><li>Goto menu View -&gt; Registers</li>
<li>Expand CPSR</li>
<li>Select “M” and set it to 0x13</li>
<li>These steps set the CPSR.M to 0x13 (SPV mode).</li>
<li>Goto Tools -&gt; ARM Advanced Features select NEON Enabled</li></ol>
<ul><li>Select Run -&gt; Load -&gt; Load Program. Select the CCS program <b>DDR3_SlaveRatio_ByteWiseSearch_TI816x.out</b> for loading.</li></ul>
<h3><span class="mw-headline" id="Running_the_Slave_Ratio_Search_Program">Running the Slave Ratio Search Program</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=11" title="Edit section: Running the Slave Ratio Search Program">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>Run:

Enter 0 for DDR Controller 0 &amp; 1 for DDR Controller 1
0

DDR START ADDR=0x80000000

Enter the Seed Read DQS Gate Ratio Value in Hex to search the RD DQS Gate Window
0x141

Enter the Seed Read DQS Ratio Value in Hex to search the RD DQS Ratio Window
0x40

Enter the Seed Write DQS Ratio Value in Hex to search the Write DQS Ratio Window
0x8C

Enter the input file Name
Ti816x_Ratio_values

*********************************************************
Byte level Slave Ratio Search Program Values
*********************************************************
                      BYTE3   BYTE2  BYTE1   BYTE0
*********************************************************
Read DQS MAX           5d      60      78      77
Read DQS MIN            8       8       4       8
Read DQS OPT           32      34      31      38
*********************************************************
Read DQS GATE MAX     1ec     1d1     1b5     1a0
Read DQS GATE MIN      8f      7c      63      41
Read DQS GATE OPT     13d     126     10c      f0
*********************************************************
Write DQS MAX          97      a3      8c      8b
Write DQS MIN           0       0       0       0
Write DQS OPT          4b      51      46      45
*********************************************************
===== END OF TEST =====  
</pre>
<p>Note&#160;: In the above example the output result gets saved in "Ti816x_Ratio_values.txt" file.
</p><p><b>Note</b>:
</p>
<ol><li>SW leveling has to be performed on each EMIF separately and each PHY configured accordingly if the trace lengths are significantly different for each EMIF.</li>
<li>The slave ratio program expects EMIF0 to be configured for a base address of 0x8000:0000 and EMIF1 to be at oxC000:0000. The DMM LISA registers has to be configured accordingly as shown in the <a href="File_TI816x_ddr3.html" title="File:TI816x ddr3.zip">File:TI816x ddr3.zip</a> gel file. Please note that user can choose a different base address for the DDR memory space (if needed) post the SW leveling.</li></ol>
<div style="margin: 5px; padding: 5px 10px; background-color: rgb(255, 255, 236);border: 1px solid rgb(0, 0, 0);">
<p>The optimum slave ratio values may vary by small margin, if the SW leveling is performed multiple times. This is due to possible change in the environment variables such as Core/IO voltages and temperature.
</p>
</div>
<p>Reset the Board or Issue POR. Repeat the steps for searching for the slave ratios for different DDR2/3 frequencies.
</p>
<h1><span class="mw-headline" id="Modifying_U-Boot">Modifying U-Boot</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=12" title="Edit section: Modifying U-Boot">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>The values generated in the previous step are used in U-Boot for the software leveling process. While plugging in the values in U-Boot please ensure that the changes are done for the same clock speed for which the program was executed in the previous step. 
</p>
<ul><li>Open the file <i>arch/arm/include/asm/arch-ti81xx/ddr_defs_ti816x.h</i>.</li>
<li>At the top of the file add the #defines shown below as appropriate</li></ul>
<pre>[...]
#ifdef CONFIG_TI816X_EVM_DDR3

#define CONFIG_TI816X_DDR3_<b>400</b> /* Values supported 400,531,675,796 */
#define CONFIG_TI816X_DDR3_SW_LEVELING /* Enable software leveling as part of DDR3 init */
[...]
</pre>
<ul><li>The values obtained in the previous step need to be plugged under the appropriate #define</li></ul>
<pre>Eg: For DDR3@796MHz
[...]
#define RD_DQS_GATE_LANE3       ((emif == 0)&#160;? 0x160&#160;: 0x15F) /*BYTE3 OPT values from CCS salve ratio*/
#define RD_DQS_GATE_LANE2       ((emif == 0)&#160;? 0x178&#160;: 0x171) /*BYTE2 OPT values from CCS salve ratio*/
#define RD_DQS_GATE_LANE1       ((emif == 0)&#160;? 0x1B3&#160;: 0x1B5) /*BYTE1 OPT values from CCS salve ratio*/
#define RD_DQS_GATE_LANE0       ((emif == 0)&#160;? 0x1D6&#160;: 0x1D3) /*BYTE0 OPT values from CCS salve ratio*/

#define RD_DQS_LANE3            ((emif == 0)&#160;? 0x37&#160;: 0x35) /*BYTE3 OPT values from CCS salve ratio*/
#define RD_DQS_LANE2            ((emif == 0)&#160;? 0x37&#160;: 0x43) /*BYTE2 OPT values from CCS salve ratio*/
#define RD_DQS_LANE1            ((emif == 0)&#160;? 0x38&#160;: 0x3F) /*BYTE1 OPT values from CCS salve ratio*/
#define RD_DQS_LANE0            ((emif == 0)&#160;? 0x3B&#160;: 0x38) /*BYTE0 OPT values from CCS salve ratio*/

#define WR_DQS_LANE3            ((emif == 0)&#160;? 0x7D&#160;: 0x6F) /*BYTE3 OPT values from CCS salve ratio*/
#define WR_DQS_LANE2            ((emif == 0)&#160;? 0x8F&#160;: 0x87) /*BYTE2 OPT values from CCS salve ratio*/
#define WR_DQS_LANE1            ((emif == 0)&#160;? 0xA2&#160;: 0xA5) /*BYTE1 OPT values from CCS salve ratio*/
#define WR_DQS_LANE0            ((emif == 0)&#160;? 0xB2&#160;: 0xB0) /*BYTE0 OPT values from CCS salve ratio*/
[...]
</pre>
<p>Note that the values used here are for representative purposes only and based on the CCS app using Rev H TI8168 EVM. Use the values obtained from the CCS program over here 
</p>
<ul><li>Open the file <i>arch/arm/include/asm/arch-ti81xx/clocks_ti816x.h</i></li></ul>
<pre>#define DDR_PLL_796     /* Values supported 400,531,675,796 */
</pre>
<ul><li>Open the file <i>include/configs/ti8168_evm.h</i>and make sure the following changes are there</li></ul>
<pre>[...]
#define CONFIG_TI816X_EVM_DDR3                  /* Configure DDR3 in U-Boot */
//#define CONFIG_TI816X_EVM_DDR2                /* Configure DDR2 in U-Boot */
[...]
</pre>
<ul><li>Rebuild and flash U-Boot as described in the U-Boot user guide.</li></ul>
<h1><span class="mw-headline" id="Run_mtest">Run mtest</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=13" title="Edit section: Run mtest">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>Simple memory test can be run from the U-Boot prompt using the mtest command. The syntax of the command mtest command is given below:
</p>
<pre> mtest &lt;start-address&gt; &lt;end-address&gt; &lt;test pattern&gt; &lt;# of iterations&gt;
</pre>
<p>This command incrementally writes the test pattern to the memory range specified and then reads it back. Running the memory test with a few patterns should be sufficient for checking out the memory.
</p><p>Run the memory test over the DDR address space of the EMIFs one by one:
</p>
<pre> TI8168_EVM# mtest 0x80000000 0xA0000000 0xaa55aa55 3 (referred as Test A)
 TI8168_EVM# mtest 0xA0000000 0xC0000000 0xaa55aa55 3 (referred as Test B)
</pre>
<p>You can try different patterns (say all 0s, then all Fs and so on) to be sure of the memory reliability. 
</p>
<h2><span class="mw-headline" id="Interpreting_the_mtest_result">Interpreting the mtest result</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit&amp;section=14" title="Edit section: Interpreting the mtest result">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>Test A and Test B both pass consistently - Memory corruption can be ruled out</li>
<li>Test A passes but Test B fails - Only 512MB can be used if needed. The memory part needs to be changed</li>
<li>Test A fails but Test B passes - Only 512MB can be used if needed. The memory part needs to be changed</li>
<li>Test A and Test B both fail - The setup cannot be used. The memory part needs to be changed.</li></ul>
<p><br />
</p>
<!-- 
NewPP limit report
Cached time: 20201130034912
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.060 seconds
Real time usage: 0.065 seconds
Preprocessor visited node count: 68/1000000
Preprocessor generated node count: 100/1000000
Post‐expand include size: 243/2097152 bytes
Template argument size: 115/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    1.344      1 Template:SpNote
100.00%    1.344      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:8527-0!canonical and timestamp 20201130034911 and revision id 134575
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>DM816x C6A816x AM389x DDR3 Init</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>DM816x C6A816x AM389x DDR3 Init</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>DM816x C6A816x AM389x DDR3 Init</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;oldid=134575">https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;oldid=134575</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="Category_DM816x.html" title="Category:DM816x">DM816x</a></li><li><a href="Category_C6A816x.html" title="Category:C6A816x">C6A816x</a></li><li><a href="Category_AM389x.html" title="Category:AM389x">AM389x</a></li><li><a href="Category_DaVinci.html" title="Category:DaVinci">DaVinci</a></li><li><a href="Category_C6-Integra.html" title="Category:C6-Integra">C6-Integra</a></li><li><a href="Category_AM335x.html" title="Category:AM335x">AM335x</a></li><li><a href="Category_Linux.html" title="Category:Linux">Linux</a></li><li><a href="Category_PSP.html" title="Category:PSP">PSP</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=DM816x+C6A816x+AM389x+DDR3+Init" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="DM816x_C6A816x_AM389x_DDR3_Init.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk"><span><a href="Talk_DM816x_C6A816x_AM389x_DDR3_Init.html" rel="discussion" title="Discussion about the content page [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="DM816x_C6A816x_AM389x_DDR3_Init.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/DM816x_C6A816x_AM389x_DDR3_Init.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/DM816x_C6A816x_AM389x_DDR3_Init.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;oldid=134575" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=DM816x_C6A816x_AM389x_DDR3_Init&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 5 March 2013, at 00:01.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.060","walltime":"0.065","ppvisitednodes":{"value":68,"limit":1000000},"ppgeneratednodes":{"value":100,"limit":1000000},"postexpandincludesize":{"value":243,"limit":2097152},"templateargumentsize":{"value":115,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    1.344      1 Template:SpNote","100.00%    1.344      1 -total"]},"cachereport":{"timestamp":"20201130034912","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":227});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/DM816x_C6A816x_AM389x_DDR3_Init by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 03:59:58 GMT -->
</html>
