
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision3/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision3
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v
# synth_design -part xc7z020clg484-3 -top sv_chip3_hierarchy_no_mem -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top sv_chip3_hierarchy_no_mem -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 167550 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 25.895 ; free physical = 245350 ; free virtual = 314023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sv_chip3_hierarchy_no_mem' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v:6]
	Parameter reg_prog1 bound to: 5'b00001 
	Parameter reg_prog2 bound to: 5'b00010 
	Parameter reg_prog3 bound to: 5'b00011 
	Parameter reg_prog4 bound to: 5'b00100 
	Parameter reg_prog5 bound to: 5'b00101 
	Parameter reg_prog6 bound to: 5'b00110 
	Parameter reg_prog7 bound to: 5'b00111 
	Parameter reg_prog8 bound to: 5'b01000 
	Parameter reg_prog9 bound to: 5'b01001 
	Parameter reg_prog10 bound to: 5'b01010 
	Parameter reg_prog11 bound to: 5'b01011 
	Parameter reg_prog12 bound to: 5'b01100 
	Parameter reg_prog13 bound to: 5'b01101 
	Parameter reg_prog14 bound to: 5'b01110 
	Parameter reg_prog15 bound to: 5'b01111 
	Parameter reg_prog16 bound to: 5'b10000 
	Parameter reg_prog17 bound to: 5'b10001 
	Parameter reg_prog18 bound to: 5'b10010 
	Parameter reg_prog19 bound to: 5'b10011 
	Parameter reg_prog20 bound to: 5'b10100 
	Parameter reg_prog21 bound to: 5'b10101 
	Parameter reg_prog22 bound to: 5'b10110 
	Parameter reg_prog23 bound to: 5'b10111 
	Parameter reg_prog24 bound to: 5'b11000 
	Parameter reg_prog25 bound to: 5'b11001 
	Parameter reg_prog26 bound to: 5'b11010 
	Parameter reg_prog_end bound to: 5'b11011 
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v:642]
INFO: [Synth 8-6155] done synthesizing module 'sv_chip3_hierarchy_no_mem' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v:6]
WARNING: [Synth 8-3331] design sv_chip3_hierarchy_no_mem has unconnected port tm3_vidin_llc
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 245326 ; free virtual = 314029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 245319 ; free virtual = 314021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.656 ; free physical = 245318 ; free virtual = 314020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
WARNING: [Synth 8-3936] Found unconnected internal register 'vidin_rgb_reg2_reg' and it is trimmed from '24' to '8' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v:114]
INFO: [Synth 8-802] inferred FSM for state register 'reg_prog_state_reg' in module 'sv_chip3_hierarchy_no_mem'
INFO: [Synth 8-5546] ROM "iicaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iicaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iicaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iicaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rst_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_prog_nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'iicaddr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v:646]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_reg_prog_nextstate_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v:651]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_reg_prog_nextstate_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v:651]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               reg_prog1 |                            00000 |                            00001
               reg_prog2 |                            00001 |                            00010
               reg_prog3 |                            00010 |                            00011
               reg_prog4 |                            00011 |                            00100
               reg_prog5 |                            00100 |                            00101
               reg_prog6 |                            00101 |                            00110
               reg_prog7 |                            00110 |                            00111
               reg_prog8 |                            00111 |                            01000
               reg_prog9 |                            01000 |                            01001
              reg_prog10 |                            01001 |                            01010
              reg_prog11 |                            01010 |                            01011
              reg_prog12 |                            01011 |                            01100
              reg_prog13 |                            01100 |                            01101
              reg_prog14 |                            01101 |                            01110
              reg_prog15 |                            01110 |                            01111
              reg_prog16 |                            01111 |                            10000
              reg_prog17 |                            10000 |                            10001
              reg_prog18 |                            10001 |                            10010
              reg_prog19 |                            10010 |                            10011
              reg_prog20 |                            10011 |                            10100
              reg_prog21 |                            10100 |                            10101
              reg_prog22 |                            10101 |                            10110
              reg_prog23 |                            10110 |                            10111
              reg_prog24 |                            10111 |                            11000
              reg_prog25 |                            11000 |                            11001
              reg_prog26 |                            11001 |                            11010
            reg_prog_end |                            11010 |                            11011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_prog_state_reg' using encoding 'sequential' in module 'sv_chip3_hierarchy_no_mem'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_reg_prog_nextstate_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v:651]
WARNING: [Synth 8-327] inferring latch for variable 'iicdata_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v:647]
WARNING: [Synth 8-327] inferring latch for variable 'iic_start_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v:648]
WARNING: [Synth 8-327] inferring latch for variable 'rst_done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v:645]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1579.320 ; gain = 103.680 ; free physical = 245201 ; free virtual = 313903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 2     
	  27 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 26    
	  82 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sv_chip3_hierarchy_no_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 2     
	  27 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 26    
	  82 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design sv_chip3_hierarchy_no_mem has unconnected port tm3_vidin_llc
INFO: [Synth 8-3333] propagating constant 1 across sequential element (rst_done_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (rst_reg)
INFO: [Synth 8-3886] merging instance 'iicaddr_reg[5]' (LD) to 'iicaddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'iicaddr_reg[6]' (LD) to 'iicaddr_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\iicaddr_reg[7] )
INFO: [Synth 8-3886] merging instance 'vidin_addr_reg_reg[17]' (FDRE) to 'vidin_addr_reg_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vidin_addr_reg_reg[18] )
WARNING: [Synth 8-3332] Sequential element (iicaddr_reg[7]) is unused and will be removed from module sv_chip3_hierarchy_no_mem.
WARNING: [Synth 8-3332] Sequential element (rst_done_reg) is unused and will be removed from module sv_chip3_hierarchy_no_mem.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1721.984 ; gain = 246.344 ; free physical = 245100 ; free virtual = 313805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------+---------------+---------------+----------------+
|Module Name               | RTL Object    | Depth x Width | Implemented As | 
+--------------------------+---------------+---------------+----------------+
|sv_chip3_hierarchy_no_mem | tm3_vidin_scl | 128x1         | LUT            | 
|sv_chip3_hierarchy_no_mem | tm3_vidin_scl | 128x1         | LUT            | 
+--------------------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1721.984 ; gain = 246.344 ; free physical = 245091 ; free virtual = 313797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1721.984 ; gain = 246.344 ; free physical = 245091 ; free virtual = 313797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1721.984 ; gain = 246.344 ; free physical = 245016 ; free virtual = 313722
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1721.984 ; gain = 246.344 ; free physical = 245016 ; free virtual = 313721
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1721.984 ; gain = 246.344 ; free physical = 245015 ; free virtual = 313720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1721.984 ; gain = 246.344 ; free physical = 245015 ; free virtual = 313720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1721.984 ; gain = 246.344 ; free physical = 245014 ; free virtual = 313719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1721.984 ; gain = 246.344 ; free physical = 245013 ; free virtual = 313718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     6|
|2     |LUT2  |    11|
|3     |LUT3  |     7|
|4     |LUT4  |     8|
|5     |LUT5  |    22|
|6     |LUT6  |    24|
|7     |MUXF7 |     1|
|8     |FDRE  |    98|
|9     |FDSE  |     1|
|10    |LD    |    19|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   197|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1721.984 ; gain = 246.344 ; free physical = 245012 ; free virtual = 313717
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1721.984 ; gain = 246.344 ; free physical = 245010 ; free virtual = 313715
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1721.984 ; gain = 246.344 ; free physical = 245015 ; free virtual = 313720
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.141 ; gain = 0.000 ; free physical = 245026 ; free virtual = 313694
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LD => LDCE: 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.141 ; gain = 370.598 ; free physical = 245080 ; free virtual = 313748
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2407.797 ; gain = 561.656 ; free physical = 245776 ; free virtual = 314442
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name.
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.797 ; gain = 0.000 ; free physical = 245760 ; free virtual = 314426
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2431.809 ; gain = 0.000 ; free physical = 245762 ; free virtual = 314429
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision3/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v2" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision3/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245752 ; free virtual = 314419

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: aa84ec08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245752 ; free virtual = 314419

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: aa84ec08

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245730 ; free virtual = 314397
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: aa84ec08

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245730 ; free virtual = 314397
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: aa84ec08

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245730 ; free virtual = 314397
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: aa84ec08

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245730 ; free virtual = 314397
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: aa84ec08

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245730 ; free virtual = 314397
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: aa84ec08

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245730 ; free virtual = 314397
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245730 ; free virtual = 314397
Ending Logic Optimization Task | Checksum: aa84ec08

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245730 ; free virtual = 314397

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: aa84ec08

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245730 ; free virtual = 314397

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: aa84ec08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245730 ; free virtual = 314397

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245730 ; free virtual = 314397
Ending Netlist Obfuscation Task | Checksum: aa84ec08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245730 ; free virtual = 314397
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 245730 ; free virtual = 314397
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: aa84ec08
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module sv_chip3_hierarchy_no_mem ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2510.836 ; gain = 0.000 ; free physical = 245714 ; free virtual = 314381
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2510.836 ; gain = 0.000 ; free physical = 245702 ; free virtual = 314369
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v2" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.424 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2510.836 ; gain = 0.000 ; free physical = 245677 ; free virtual = 314344
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2696.000 ; gain = 185.164 ; free physical = 245682 ; free virtual = 314349
Power optimization passes: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2696.000 ; gain = 185.164 ; free physical = 245682 ; free virtual = 314349

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 245690 ; free virtual = 314357


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design sv_chip3_hierarchy_no_mem ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 1 accepted clusters 1

Number of Slice Registers augmented: 0 newly gated: 1 Total: 99
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/1 RAMS dropped: 0/0 Clusters dropped: 0/1 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 55b7b02b

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 245627 ; free virtual = 314294
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 55b7b02b
Power optimization: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2696.000 ; gain = 201.156 ; free physical = 245700 ; free virtual = 314367
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28667552 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11ba34f6d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 245733 ; free virtual = 314400
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 11ba34f6d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 245733 ; free virtual = 314400
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 11ba34f6d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 245733 ; free virtual = 314400
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 11ba34f6d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 245733 ; free virtual = 314400
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11ba34f6d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 245733 ; free virtual = 314400

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 245733 ; free virtual = 314400
Ending Netlist Obfuscation Task | Checksum: 11ba34f6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 245733 ; free virtual = 314400
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247056 ; free virtual = 315716
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 47ae8f96

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247056 ; free virtual = 315716
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247055 ; free virtual = 315715

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0b8f7d9f

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247057 ; free virtual = 315717

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 71225afd

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247049 ; free virtual = 315709

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 71225afd

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247049 ; free virtual = 315708
Phase 1 Placer Initialization | Checksum: 71225afd

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247049 ; free virtual = 315708

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 90d8759d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247029 ; free virtual = 315689

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247018 ; free virtual = 315677

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 828fed66

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247018 ; free virtual = 315677
Phase 2 Global Placement | Checksum: 23c78316

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247018 ; free virtual = 315677

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23c78316

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247018 ; free virtual = 315677

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d1ecf6aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247016 ; free virtual = 315676

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: eb2f5c63

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247017 ; free virtual = 315677

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 35db0d68

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247017 ; free virtual = 315677

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f8e8a3a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247014 ; free virtual = 315674

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 814a6998

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247016 ; free virtual = 315675

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14d76ba93

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247015 ; free virtual = 315675
Phase 3 Detail Placement | Checksum: 14d76ba93

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247015 ; free virtual = 315675

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 171db08ac

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 171db08ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247038 ; free virtual = 315698
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.518. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12f16d1b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247038 ; free virtual = 315698
Phase 4.1 Post Commit Optimization | Checksum: 12f16d1b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247038 ; free virtual = 315698

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12f16d1b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247040 ; free virtual = 315699

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12f16d1b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247040 ; free virtual = 315699

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247040 ; free virtual = 315699
Phase 4.4 Final Placement Cleanup | Checksum: 7d621c12

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247040 ; free virtual = 315699
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7d621c12

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247040 ; free virtual = 315699
Ending Placer Task | Checksum: 6e1dbf19

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247054 ; free virtual = 315714
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247054 ; free virtual = 315714
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247023 ; free virtual = 315683
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247025 ; free virtual = 315684
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 247021 ; free virtual = 315682
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision3/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v2" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 56e449a0 ConstDB: 0 ShapeSum: 17397579 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "tm3_clk_v0" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "tm3_vidin_vs" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_vidin_vs". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_vidin_vpo[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_vidin_vpo[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_vidin_vpo[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_vidin_vpo[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_vidin_cref" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_vidin_cref". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_vidin_vpo[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_vidin_vpo[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_vidin_vpo[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_vidin_vpo[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_vidin_vpo[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_vidin_vpo[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_vidin_href" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_vidin_href". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_vidin_rts0" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_vidin_rts0". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "tm3_clk_v2" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
Phase 1 Build RT Design | Checksum: 140aa0d93

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248053 ; free virtual = 316710
Post Restoration Checksum: NetGraph: a2d52fad NumContArr: 9dd4dde6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 140aa0d93

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248053 ; free virtual = 316710

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 140aa0d93

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248021 ; free virtual = 316678

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 140aa0d93

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248021 ; free virtual = 316678
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ee009e52

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248020 ; free virtual = 316678
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.577  | TNS=0.000  | WHS=0.132  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1b5315b28

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248020 ; free virtual = 316677

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 259394e73

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248018 ; free virtual = 316675

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.200  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: cf3b6646

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248018 ; free virtual = 316675
Phase 4 Rip-up And Reroute | Checksum: cf3b6646

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248018 ; free virtual = 316675

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: cf3b6646

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248018 ; free virtual = 316675

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cf3b6646

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248018 ; free virtual = 316675
Phase 5 Delay and Skew Optimization | Checksum: cf3b6646

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248018 ; free virtual = 316675

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f9ee43e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248018 ; free virtual = 316675
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.200  | TNS=0.000  | WHS=0.163  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f9ee43e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248018 ; free virtual = 316675
Phase 6 Post Hold Fix | Checksum: f9ee43e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248018 ; free virtual = 316675

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00937144 %
  Global Horizontal Routing Utilization  = 0.0108181 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13e11a988

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248018 ; free virtual = 316675

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13e11a988

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248017 ; free virtual = 316675

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 142046357

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248017 ; free virtual = 316675

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.200  | TNS=0.000  | WHS=0.163  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 142046357

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248017 ; free virtual = 316675
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248049 ; free virtual = 316707

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248049 ; free virtual = 316707
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248049 ; free virtual = 316707
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248046 ; free virtual = 316705
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.000 ; gain = 0.000 ; free physical = 248047 ; free virtual = 316706
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision3/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v2" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision3/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision3/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision3/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2731.477 ; gain = 0.000 ; free physical = 248016 ; free virtual = 316674
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:42:32 2022...
