`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:47:24 CST (Jun  9 2025 08:47:24 UTC)

module dut_LessThan_1U_195_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire lt_15_26_n_1, lt_15_26_n_3, lt_15_26_n_4, lt_15_26_n_6, n_16,
       n_17;
  NOR2X1 lt_15_26_g121(.A (lt_15_26_n_3), .B (lt_15_26_n_6), .Y (out1));
  NOR2X1 lt_15_26_g122(.A (lt_15_26_n_4), .B (n_17), .Y (lt_15_26_n_6));
  NAND2BX1 lt_15_26_g124(.AN (in1[4]), .B (lt_15_26_n_1), .Y
       (lt_15_26_n_4));
  NOR2BX1 lt_15_26_g125(.AN (lt_15_26_n_1), .B (in1[5]), .Y
       (lt_15_26_n_3));
  NOR2X4 lt_15_26_g127(.A (in1[7]), .B (in1[6]), .Y (lt_15_26_n_1));
  NAND2BX2 g2(.AN (in1[3]), .B (n_16), .Y (n_17));
  OAI21X4 g3(.A0 (in1[1]), .A1 (in1[0]), .B0 (in1[2]), .Y (n_16));
endmodule


