/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [13:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = celloutsig_0_0z ? celloutsig_0_1z : in_data[2];
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_1z) & (celloutsig_0_2z | celloutsig_0_3z));
  assign celloutsig_1_3z = ~((in_data[165] | celloutsig_1_1z) & (in_data[145] | in_data[119]));
  assign celloutsig_1_9z = celloutsig_1_3z | celloutsig_1_4z;
  reg [9:0] _04_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 10'h000;
    else _04_ <= { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_22z };
  assign out_data[9:0] = _04_;
  assign celloutsig_0_0z = in_data[71:64] == in_data[66:59];
  assign celloutsig_1_1z = in_data[153:149] == in_data[184:180];
  assign celloutsig_1_18z = ! { in_data[120:118], celloutsig_1_9z };
  assign celloutsig_1_4z = ! { celloutsig_1_2z[7:4], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_6z[8:3] || in_data[10:5];
  assign celloutsig_0_6z = { in_data[34:27], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z } % { 1'h1, in_data[46:44], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } != in_data[29:23];
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z } != in_data[23:21];
  assign celloutsig_1_12z = - { celloutsig_1_2z[6:1], 1'h0, celloutsig_1_11z };
  assign celloutsig_1_10z = { celloutsig_1_2z[4:0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_7z } !== { celloutsig_1_5z[6:2], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_4z = in_data[47:45] !== in_data[6:4];
  assign celloutsig_0_12z = ~ { celloutsig_0_6z[7:2], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_8z = | { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z[8:6] };
  assign celloutsig_0_22z = | in_data[78:66];
  assign celloutsig_1_19z = ~^ { celloutsig_1_15z[2:1], celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[107:102], celloutsig_1_4z, 2'h0, celloutsig_1_1z, 1'h0, celloutsig_1_3z } >> { in_data[158:156], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_11z[5:0], celloutsig_1_6z } <<< { celloutsig_1_12z[12:7], celloutsig_1_1z };
  assign celloutsig_1_2z = in_data[114:107] ~^ in_data[181:174];
  assign celloutsig_0_18z = celloutsig_0_12z[6:0] ^ { in_data[56:51], celloutsig_0_0z };
  assign celloutsig_1_7z = ~((celloutsig_1_5z[7] & celloutsig_1_3z) | (in_data[116] & celloutsig_1_1z));
  assign celloutsig_0_1z = ~((in_data[12] & in_data[30]) | (in_data[67] & celloutsig_0_0z));
  assign celloutsig_1_6z = ~((celloutsig_1_2z[4] & celloutsig_1_1z) | (celloutsig_1_4z & 1'h0));
  assign celloutsig_1_11z[0] = ~ celloutsig_1_10z;
  assign { celloutsig_1_11z[5], celloutsig_1_11z[6], celloutsig_1_11z[3:2], celloutsig_1_11z[4], celloutsig_1_11z[1] } = { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z } ~^ { in_data[162], in_data[163], in_data[160:159], in_data[161], in_data[158] };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z };
endmodule
