Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 98391aeb970a47bfa5ea7f4f97b221ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Txtest_behav xil_defaultlib.Txtest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/smooth/Desktop/Chula knowledge/Year 3 Semester 2/HW Lab/test6/test6.srcs/sim_1/new/Txtest.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.Txtest
Compiling module xil_defaultlib.glbl
Built simulation snapshot Txtest_behav
