Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr  3 21:47:08 2024
| Host         : Mingyi_TX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.513     -397.726                     68                21434        0.022        0.000                      0                21434        8.750        0.000                       0                  7456  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -11.513     -397.726                     68                21434        0.022        0.000                      0                21434        8.750        0.000                       0                  7456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           68  Failing Endpoints,  Worst Slack      -11.513ns,  Total Violation     -397.726ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.513ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.147ns  (logic 21.079ns (67.675%)  route 10.068ns (32.325%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.703     2.997    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     5.451 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/DOADO[21]
                         net (fo=2, routed)           1.033     6.484    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[21]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036    10.520 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.522    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.235 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.237    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.755 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[11]
                         net (fo=2, routed)           1.183    14.938    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.062 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    15.932    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_3
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.148    16.080 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=6, routed)           0.709    16.789    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[4]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.328    17.117 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    17.117    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.515 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.515    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.629    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.743    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.857 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.021    18.878    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124    19.002 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_27__0/O
                         net (fo=1, routed)           0.913    19.915    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_A[13]_PATTERNDETECT)
                                                      5.767    25.682 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.130    26.812    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.124    26.936 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    26.936    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.469 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.362    28.831    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.154    28.985 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.282    29.268    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.327    29.595 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    29.595    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.145 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    30.145    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.458 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.694    31.152    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[34]_P[4])
                                                      2.002    33.154 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[4]
                         net (fo=1, routed)           0.867    34.021    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[2]
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    34.145 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[2]_INST_0/O
                         net (fo=1, routed)           0.000    34.145    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_32
    SLICE_X37Y42         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.494    22.674    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X37Y42         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[2]/C
                         clock pessimism              0.230    22.903    
                         clock uncertainty           -0.302    22.601    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)        0.031    22.632    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[2]
  -------------------------------------------------------------------
                         required time                         22.632    
                         arrival time                         -34.145    
  -------------------------------------------------------------------
                         slack                                -11.513    

Slack (VIOLATED) :        -11.510ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.144ns  (logic 21.079ns (67.683%)  route 10.065ns (32.317%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 22.673 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.703     2.997    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     5.451 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/DOADO[21]
                         net (fo=2, routed)           1.033     6.484    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[21]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036    10.520 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.522    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.235 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.237    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.755 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[11]
                         net (fo=2, routed)           1.183    14.938    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.062 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    15.932    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_3
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.148    16.080 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=6, routed)           0.709    16.789    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[4]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.328    17.117 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    17.117    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.515 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.515    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.629    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.743    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.857 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.021    18.878    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124    19.002 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_27__0/O
                         net (fo=1, routed)           0.913    19.915    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_A[13]_PATTERNDETECT)
                                                      5.767    25.682 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.130    26.812    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.124    26.936 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    26.936    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.469 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.362    28.831    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.154    28.985 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.282    29.268    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.327    29.595 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    29.595    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.145 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    30.145    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.458 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.694    31.152    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[34]_P[7])
                                                      2.002    33.154 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[7]
                         net (fo=1, routed)           0.863    34.017    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[5]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    34.141 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[5]_INST_0/O
                         net (fo=1, routed)           0.000    34.141    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_29
    SLICE_X37Y40         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.493    22.673    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X37Y40         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[5]/C
                         clock pessimism              0.230    22.902    
                         clock uncertainty           -0.302    22.600    
    SLICE_X37Y40         FDRE (Setup_fdre_C_D)        0.031    22.631    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[5]
  -------------------------------------------------------------------
                         required time                         22.631    
                         arrival time                         -34.141    
  -------------------------------------------------------------------
                         slack                                -11.510    

Slack (VIOLATED) :        -11.485ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.122ns  (logic 21.079ns (67.730%)  route 10.043ns (32.270%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.703     2.997    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     5.451 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/DOADO[21]
                         net (fo=2, routed)           1.033     6.484    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[21]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036    10.520 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.522    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.235 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.237    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.755 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[11]
                         net (fo=2, routed)           1.183    14.938    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.062 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    15.932    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_3
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.148    16.080 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=6, routed)           0.709    16.789    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[4]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.328    17.117 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    17.117    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.515 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.515    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.629    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.743    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.857 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.021    18.878    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124    19.002 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_27__0/O
                         net (fo=1, routed)           0.913    19.915    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_A[13]_PATTERNDETECT)
                                                      5.767    25.682 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.130    26.812    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.124    26.936 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    26.936    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.469 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.362    28.831    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.154    28.985 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.282    29.268    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.327    29.595 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    29.595    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.145 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    30.145    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.458 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.694    31.152    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[34]_P[19])
                                                      2.002    33.154 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[19]
                         net (fo=1, routed)           0.842    33.995    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[17]
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    34.119 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[17]_INST_0/O
                         net (fo=1, routed)           0.000    34.119    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_17
    SLICE_X35Y44         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.496    22.675    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X35Y44         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[17]/C
                         clock pessimism              0.230    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.031    22.634    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[17]
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                         -34.119    
  -------------------------------------------------------------------
                         slack                                -11.485    

Slack (VIOLATED) :        -11.466ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.151ns  (logic 21.079ns (67.667%)  route 10.072ns (32.333%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.703     2.997    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     5.451 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/DOADO[21]
                         net (fo=2, routed)           1.033     6.484    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[21]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036    10.520 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.522    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.235 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.237    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.755 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[11]
                         net (fo=2, routed)           1.183    14.938    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.062 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    15.932    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_3
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.148    16.080 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=6, routed)           0.709    16.789    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[4]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.328    17.117 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    17.117    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.515 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.515    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.629    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.743    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.857 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.021    18.878    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124    19.002 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_27__0/O
                         net (fo=1, routed)           0.913    19.915    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_A[13]_PATTERNDETECT)
                                                      5.767    25.682 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.130    26.812    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.124    26.936 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    26.936    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.469 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.362    28.831    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.154    28.985 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.282    29.268    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.327    29.595 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    29.595    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.145 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    30.145    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.458 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.694    31.152    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[34]_P[8])
                                                      2.002    33.154 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[8]
                         net (fo=1, routed)           0.871    34.024    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[6]
    SLICE_X34Y43         LUT6 (Prop_lut6_I0_O)        0.124    34.148 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[6]_INST_0/O
                         net (fo=1, routed)           0.000    34.148    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_28
    SLICE_X34Y43         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.496    22.675    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[6]/C
                         clock pessimism              0.230    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X34Y43         FDRE (Setup_fdre_C_D)        0.079    22.682    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[6]
  -------------------------------------------------------------------
                         required time                         22.682    
                         arrival time                         -34.148    
  -------------------------------------------------------------------
                         slack                                -11.466    

Slack (VIOLATED) :        -11.461ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.143ns  (logic 21.079ns (67.685%)  route 10.064ns (32.315%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.703     2.997    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     5.451 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/DOADO[21]
                         net (fo=2, routed)           1.033     6.484    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[21]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036    10.520 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.522    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.235 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.237    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.755 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[11]
                         net (fo=2, routed)           1.183    14.938    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.062 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    15.932    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_3
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.148    16.080 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=6, routed)           0.709    16.789    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[4]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.328    17.117 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    17.117    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.515 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.515    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.629    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.743    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.857 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.021    18.878    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124    19.002 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_27__0/O
                         net (fo=1, routed)           0.913    19.915    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_A[13]_PATTERNDETECT)
                                                      5.767    25.682 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.130    26.812    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.124    26.936 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    26.936    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.469 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.362    28.831    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.154    28.985 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.282    29.268    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.327    29.595 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    29.595    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.145 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    30.145    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.458 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.694    31.152    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[34]_P[31])
                                                      2.002    33.154 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[31]
                         net (fo=1, routed)           0.863    34.016    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[27]
    SLICE_X34Y41         LUT6 (Prop_lut6_I0_O)        0.124    34.140 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[27]_INST_0/O
                         net (fo=1, routed)           0.000    34.140    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_7
    SLICE_X34Y41         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.495    22.674    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X34Y41         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[27]/C
                         clock pessimism              0.230    22.904    
                         clock uncertainty           -0.302    22.602    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)        0.077    22.679    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[27]
  -------------------------------------------------------------------
                         required time                         22.679    
                         arrival time                         -34.140    
  -------------------------------------------------------------------
                         slack                                -11.461    

Slack (VIOLATED) :        -11.458ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.142ns  (logic 21.079ns (67.687%)  route 10.063ns (32.313%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.703     2.997    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     5.451 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/DOADO[21]
                         net (fo=2, routed)           1.033     6.484    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[21]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036    10.520 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.522    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.235 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.237    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.755 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[11]
                         net (fo=2, routed)           1.183    14.938    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.062 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    15.932    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_3
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.148    16.080 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=6, routed)           0.709    16.789    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[4]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.328    17.117 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    17.117    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.515 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.515    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.629    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.743    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.857 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.021    18.878    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124    19.002 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_27__0/O
                         net (fo=1, routed)           0.913    19.915    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_A[13]_PATTERNDETECT)
                                                      5.767    25.682 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.130    26.812    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.124    26.936 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    26.936    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.469 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.362    28.831    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.154    28.985 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.282    29.268    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.327    29.595 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    29.595    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.145 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    30.145    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.458 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.694    31.152    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[34]_P[20])
                                                      2.002    33.154 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[20]
                         net (fo=1, routed)           0.862    34.015    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[18]
    SLICE_X34Y41         LUT6 (Prop_lut6_I0_O)        0.124    34.139 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[18]_INST_0/O
                         net (fo=1, routed)           0.000    34.139    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_16
    SLICE_X34Y41         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.495    22.674    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X34Y41         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[18]/C
                         clock pessimism              0.230    22.904    
                         clock uncertainty           -0.302    22.602    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)        0.079    22.681    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[18]
  -------------------------------------------------------------------
                         required time                         22.681    
                         arrival time                         -34.139    
  -------------------------------------------------------------------
                         slack                                -11.458    

Slack (VIOLATED) :        -11.422ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.059ns  (logic 21.079ns (67.868%)  route 9.980ns (32.132%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.703     2.997    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     5.451 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/DOADO[21]
                         net (fo=2, routed)           1.033     6.484    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[21]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036    10.520 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.522    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.235 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.237    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.755 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[11]
                         net (fo=2, routed)           1.183    14.938    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.062 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    15.932    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_3
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.148    16.080 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=6, routed)           0.709    16.789    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[4]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.328    17.117 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    17.117    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.515 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.515    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.629    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.743    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.857 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.021    18.878    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124    19.002 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_27__0/O
                         net (fo=1, routed)           0.913    19.915    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_A[13]_PATTERNDETECT)
                                                      5.767    25.682 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.130    26.812    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.124    26.936 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    26.936    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.469 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.362    28.831    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.154    28.985 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.282    29.268    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.327    29.595 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    29.595    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.145 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    30.145    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.458 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.694    31.152    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[34]_P[17])
                                                      2.002    33.154 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[17]
                         net (fo=1, routed)           0.779    33.932    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[15]
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    34.056 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[15]_INST_0/O
                         net (fo=1, routed)           0.000    34.056    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_19
    SLICE_X35Y44         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.496    22.675    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X35Y44         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[15]/C
                         clock pessimism              0.230    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.032    22.635    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[15]
  -------------------------------------------------------------------
                         required time                         22.635    
                         arrival time                         -34.056    
  -------------------------------------------------------------------
                         slack                                -11.422    

Slack (VIOLATED) :        -11.403ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.039ns  (logic 21.079ns (67.912%)  route 9.960ns (32.088%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.703     2.997    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     5.451 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/DOADO[21]
                         net (fo=2, routed)           1.033     6.484    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[21]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036    10.520 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.522    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.235 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.237    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.755 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[11]
                         net (fo=2, routed)           1.183    14.938    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.062 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    15.932    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_3
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.148    16.080 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=6, routed)           0.709    16.789    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[4]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.328    17.117 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    17.117    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.515 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.515    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.629    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.743    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.857 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.021    18.878    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124    19.002 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_27__0/O
                         net (fo=1, routed)           0.913    19.915    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_A[13]_PATTERNDETECT)
                                                      5.767    25.682 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.130    26.812    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.124    26.936 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    26.936    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.469 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.362    28.831    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.154    28.985 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.282    29.268    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.327    29.595 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    29.595    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.145 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    30.145    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.458 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.694    31.152    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[34]_P[30])
                                                      2.002    33.154 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[30]
                         net (fo=1, routed)           0.758    33.912    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[26]
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124    34.036 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[26]_INST_0/O
                         net (fo=1, routed)           0.000    34.036    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_8
    SLICE_X35Y42         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.495    22.674    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X35Y42         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[26]/C
                         clock pessimism              0.230    22.904    
                         clock uncertainty           -0.302    22.602    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.031    22.633    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[26]
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -34.036    
  -------------------------------------------------------------------
                         slack                                -11.403    

Slack (VIOLATED) :        -11.401ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.038ns  (logic 21.079ns (67.914%)  route 9.959ns (32.086%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.703     2.997    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     5.451 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/DOADO[21]
                         net (fo=2, routed)           1.033     6.484    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[21]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036    10.520 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.522    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.235 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.237    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.755 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[11]
                         net (fo=2, routed)           1.183    14.938    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.062 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    15.932    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_3
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.148    16.080 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=6, routed)           0.709    16.789    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[4]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.328    17.117 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    17.117    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.515 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.515    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.629    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.743    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.857 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.021    18.878    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124    19.002 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_27__0/O
                         net (fo=1, routed)           0.913    19.915    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_A[13]_PATTERNDETECT)
                                                      5.767    25.682 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.130    26.812    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.124    26.936 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    26.936    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.469 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.362    28.831    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.154    28.985 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.282    29.268    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.327    29.595 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    29.595    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.145 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    30.145    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.458 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.694    31.152    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[34]_P[13])
                                                      2.002    33.154 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[13]
                         net (fo=1, routed)           0.757    33.911    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[11]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124    34.035 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[11]_INST_0/O
                         net (fo=1, routed)           0.000    34.035    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_23
    SLICE_X35Y43         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.496    22.675    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X35Y43         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[11]/C
                         clock pessimism              0.230    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.031    22.634    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[11]
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                         -34.035    
  -------------------------------------------------------------------
                         slack                                -11.401    

Slack (VIOLATED) :        -11.355ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.038ns  (logic 21.079ns (67.914%)  route 9.959ns (32.086%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.703     2.997    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     5.451 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg/DOADO[21]
                         net (fo=2, routed)           1.033     6.484    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[21]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036    10.520 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    10.522    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.235 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.237    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.755 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[11]
                         net (fo=2, routed)           1.183    14.938    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.062 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    15.932    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_3
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.148    16.080 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=6, routed)           0.709    16.789    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[4]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.328    17.117 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    17.117    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.515 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.515    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.629 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.629    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.743 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.743    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.857 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.021    18.878    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124    19.002 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_27__0/O
                         net (fo=1, routed)           0.913    19.915    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_A[13]_PATTERNDETECT)
                                                      5.767    25.682 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.130    26.812    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.124    26.936 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    26.936    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.469 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.362    28.831    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.154    28.985 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.282    29.268    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.327    29.595 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    29.595    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.145 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    30.145    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.458 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.694    31.152    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[34]_P[16])
                                                      2.002    33.154 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[16]
                         net (fo=1, routed)           0.757    33.911    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[14]
    SLICE_X34Y43         LUT6 (Prop_lut6_I0_O)        0.124    34.035 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[14]_INST_0/O
                         net (fo=1, routed)           0.000    34.035    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_20
    SLICE_X34Y43         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        1.496    22.675    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[14]/C
                         clock pessimism              0.230    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X34Y43         FDRE (Setup_fdre_C_D)        0.077    22.680    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[14]
  -------------------------------------------------------------------
                         required time                         22.680    
                         arrival time                         -34.035    
  -------------------------------------------------------------------
                         slack                                -11.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.056%)  route 0.209ns (49.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.577     0.913    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X54Y50         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[10]/Q
                         net (fo=1, routed)           0.209     1.285    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg_n_3_[10]
    SLICE_X54Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.330 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf[10]_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf[10]_i_1_n_3
    SLICE_X54Y49         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.851     1.217    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X54Y49         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[10]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.121     1.308    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.796%)  route 0.222ns (61.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.563     0.899    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X41Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1075]/Q
                         net (fo=2, routed)           0.222     1.262    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[17]
    SLICE_X43Y52         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.825     1.191    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X43Y52         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1075]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.070     1.231    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.591     0.927    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X27Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.123    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.859     1.225    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.590     0.926    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.122    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X30Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.858     1.224    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X30Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.086    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.189ns (45.171%)  route 0.229ns (54.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.577     0.913    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X55Y50         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[1]/Q
                         net (fo=1, routed)           0.229     1.283    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg_n_3_[1]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.048     1.331 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf[1]_i_1_n_3
    SLICE_X55Y49         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.851     1.217    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X55Y49         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[1]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.107     1.294    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1055]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.563%)  route 0.196ns (60.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.562     0.898    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X43Y46         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1055]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1055]/Q
                         net (fo=2, routed)           0.196     1.221    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[49]
    SLICE_X37Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.825     1.191    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][6]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.021     1.182    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][6]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/grp_load_weight_fu_316/weight_addr_read_reg_201_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/weight_buffer_U/conv_weight_buffer_ram_U/ram_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.357%)  route 0.253ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.552     0.888    design_1_i/conv_0/inst/grp_load_weight_fu_316/ap_clk
    SLICE_X50Y32         FDRE                                         r  design_1_i/conv_0/inst/grp_load_weight_fu_316/weight_addr_read_reg_201_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/conv_0/inst/grp_load_weight_fu_316/weight_addr_read_reg_201_reg[12]/Q
                         net (fo=1, routed)           0.253     1.304    design_1_i/conv_0/inst/weight_buffer_U/conv_weight_buffer_ram_U/ram_reg_0_15_12_12/D
    SLICE_X38Y31         RAMS32                                       r  design_1_i/conv_0/inst/weight_buffer_U/conv_weight_buffer_ram_U/ram_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.820     1.186    design_1_i/conv_0/inst/weight_buffer_U/conv_weight_buffer_ram_U/ram_reg_0_15_12_12/WCLK
    SLICE_X38Y31         RAMS32                                       r  design_1_i/conv_0/inst/weight_buffer_U/conv_weight_buffer_ram_U/ram_reg_0_15_12_12/SP/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X38Y31         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.265    design_1_i/conv_0/inst/weight_buffer_U/conv_weight_buffer_ram_U/ram_reg_0_15_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1052]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.591     0.927    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X30Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/Q
                         net (fo=2, routed)           0.211     1.301    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[28]
    SLICE_X28Y52         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1052]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X28Y52         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1052]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y52         FDRE (Hold_fdre_C_D)         0.075     1.256    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1052]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1055]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.247ns (62.253%)  route 0.150ns (37.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.591     0.927    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X30Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[50]/Q
                         net (fo=2, routed)           0.150     1.224    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[31]
    SLICE_X29Y50         LUT3 (Prop_lut3_I1_O)        0.099     1.323 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[1055]_i_1/O
                         net (fo=1, routed)           0.000     1.323    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[1055]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1055]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X29Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1055]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091     1.272    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1055]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.246ns (54.915%)  route 0.202ns (45.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.577     0.913    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X54Y50         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[25]/Q
                         net (fo=1, routed)           0.202     1.263    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg_n_3_[25]
    SLICE_X54Y49         LUT3 (Prop_lut3_I0_O)        0.098     1.361 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf[25]_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf[25]_i_1_n_3
    SLICE_X54Y49         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7490, routed)        0.851     1.217    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X54Y49         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[25]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.121     1.308    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y3    design_1_i/conv_0/inst/grp_load_feature_fu_301/bound4_reg_803_reg__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y9    design_1_i/conv_0/inst/tmp_36_reg_700_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y1    design_1_i/conv_0/inst/grp_load_feature_fu_301/bound4_reg_803_reg__6/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y10   design_1_i/conv_0/inst/tmp_42_fu_511_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y7    design_1_i/conv_0/inst/tmp_36_fu_476_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y6    design_1_i/conv_0/inst/grp_load_feature_fu_301/bound4_reg_803_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y10   design_1_i/conv_0/inst/grp_multiply_fu_292/bound4_reg_573_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y5    design_1_i/conv_0/inst/grp_load_feature_fu_301/bound4_reg_803_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y6    design_1_i/conv_0/inst/grp_load_weight_fu_316/n_reg_180_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y0    design_1_i/conv_0/inst/tmp1_fu_432_p2/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y41  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y41  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y41  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y41  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y41  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y41  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y41  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y41  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y61  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X34Y54  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X34Y54  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



