{
  "design": {
    "design_info": {
      "boundary_crc": "0xAF105636D66E100E",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../intelight.gen/sources_1/bd/bram",
      "name": "bram",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "bram_stand_alone": "",
      "cnst_1_1bit": "",
      "cnst_15_4bit": "",
      "cnst_0_4bit": "",
      "bram_bram_controller": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bram_clka_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "addr_wr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "addr_rd": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "dout_std": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "din_wr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "dout_ctr": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "bram_stand_alone": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "bram_blk_mem_gen_0_0",
        "xci_path": "ip\\bram_blk_mem_gen_0_0\\bram_blk_mem_gen_0_0.xci",
        "inst_hier_path": "bram_stand_alone",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_A_Write_Rate": {
            "value": "50"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "32"
          },
          "Read_Width_B": {
            "value": "32"
          },
          "Register_PortA_Output_of_Memory_Core": {
            "value": "false"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Core": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "Write_Width_B": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "cnst_1_1bit": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_xlconstant_0_0",
        "xci_path": "ip\\bram_xlconstant_0_0\\bram_xlconstant_0_0.xci",
        "inst_hier_path": "cnst_1_1bit"
      },
      "cnst_15_4bit": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_xlconstant_0_1",
        "xci_path": "ip\\bram_xlconstant_0_1\\bram_xlconstant_0_1.xci",
        "inst_hier_path": "cnst_15_4bit",
        "parameters": {
          "CONST_VAL": {
            "value": "15"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "cnst_0_4bit": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_xlconstant_1_0",
        "xci_path": "ip\\bram_xlconstant_1_0\\bram_xlconstant_1_0.xci",
        "inst_hier_path": "cnst_0_4bit",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "bram_bram_controller": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "bram_blk_mem_gen_1_0",
        "xci_path": "ip\\bram_blk_mem_gen_1_0\\bram_blk_mem_gen_1_0.xci",
        "inst_hier_path": "bram_bram_controller",
        "parameters": {
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "addra_0_1": {
        "ports": [
          "addr_wr",
          "bram_stand_alone/addra",
          "bram_bram_controller/addra"
        ]
      },
      "addrb_0_1": {
        "ports": [
          "addr_rd",
          "bram_stand_alone/addrb",
          "bram_bram_controller/addrb"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "bram_stand_alone/doutb",
          "dout_std"
        ]
      },
      "blk_mem_gen_1_doutb": {
        "ports": [
          "bram_bram_controller/doutb",
          "dout_ctr"
        ]
      },
      "clka_0_1": {
        "ports": [
          "clk",
          "bram_stand_alone/clka",
          "bram_stand_alone/clkb",
          "bram_bram_controller/clka",
          "bram_bram_controller/clkb"
        ]
      },
      "dina_0_1": {
        "ports": [
          "din_wr",
          "bram_stand_alone/dina",
          "bram_bram_controller/dina"
        ]
      },
      "rsta_0_1": {
        "ports": [
          "rst",
          "bram_bram_controller/rsta",
          "bram_bram_controller/rstb",
          "bram_stand_alone/rsta",
          "bram_stand_alone/rstb"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "cnst_1_1bit/dout",
          "bram_stand_alone/ena",
          "bram_stand_alone/enb",
          "bram_bram_controller/ena",
          "bram_bram_controller/enb"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "cnst_15_4bit/dout",
          "bram_stand_alone/wea",
          "bram_bram_controller/wea"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "cnst_0_4bit/dout",
          "bram_stand_alone/web",
          "bram_bram_controller/web"
        ]
      }
    }
  }
}