#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 13 17:13:30 2022
# Process ID: 13556
# Current directory: /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/xc7s15-rev03
# Command line: vivado -log phywhisperer_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source phywhisperer_top.tcl -notrace
# Log file: /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/xc7s15-rev03/phywhisperer_top.vdi
# Journal file: /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/xc7s15-rev03/vivado.jou
#-----------------------------------------------------------
source phywhisperer_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/xc7s15-rev03/V:/vivado/Arm_ipi_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top phywhisperer_top -part xc7s15ftgb196-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s15ftgb196-2
INFO: [Project 1-454] Reading design checkpoint '/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'U_trigger_clock'
INFO: [Project 1-454] Reading design checkpoint '/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'U_fifo/U_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2352.082 ; gain = 0.000 ; free physical = 15369 ; free virtual = 37964
INFO: [Netlist 29-17] Analyzing 316 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_2'. The XDC file /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_2'. The XDC file /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_1'. The XDC file /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_1'. The XDC file /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_trigger_clock/inst'
Finished Parsing XDC File [/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_trigger_clock/inst'
Parsing XDC File [/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_trigger_clock/inst'
Finished Parsing XDC File [/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_trigger_clock/inst'
Parsing XDC File [/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U_fifo/U_fifo/U0'
Finished Parsing XDC File [/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U_fifo/U_fifo/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_3'. The XDC file /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/ila_3/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_3'. The XDC file /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/ila_3/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc:3]
INFO: [Timing 38-2] Deriving generated clocks [/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc:3]
Finished Parsing XDC File [/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/constrs_1/new/phywhisperer.xdc]
Parsing XDC File [/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U_fifo/U_fifo/U0'
Finished Parsing XDC File [/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U_fifo/U_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.812 ; gain = 0.000 ; free physical = 14985 ; free virtual = 37578
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

13 Infos, 1 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2496.812 ; gain = 144.871 ; free physical = 14985 ; free virtual = 37578
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2560.844 ; gain = 64.031 ; free physical = 14970 ; free virtual = 37564

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e2410432

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2560.844 ; gain = 0.000 ; free physical = 14968 ; free virtual = 37562

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2a32d1dbf

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2704.609 ; gain = 0.000 ; free physical = 14775 ; free virtual = 37369
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 12 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2c99ef9a7

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2704.609 ; gain = 0.000 ; free physical = 14775 ; free virtual = 37369
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 29aebb8b3

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2704.609 ; gain = 0.000 ; free physical = 14775 ; free virtual = 37369
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_usb_buf_BUFG_inst to drive 1702 load(s) on clock net clk_usb_buf_BUFG
INFO: [Opt 31-194] Inserted BUFG clk_fe_buf_BUFG_inst to drive 848 load(s) on clock net clk_fe_buf_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 2c54499ba

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2704.609 ; gain = 0.000 ; free physical = 14775 ; free virtual = 37369
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2c54499ba

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2704.609 ; gain = 0.000 ; free physical = 14775 ; free virtual = 37369
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2575a6a63

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2704.609 ; gain = 0.000 ; free physical = 14775 ; free virtual = 37369
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              12  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              11  |                                              1  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.609 ; gain = 0.000 ; free physical = 14775 ; free virtual = 37369
Ending Logic Optimization Task | Checksum: 1fed5ff53

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2704.609 ; gain = 0.000 ; free physical = 14775 ; free virtual = 37369

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1fed5ff53

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2704.609 ; gain = 0.000 ; free physical = 14774 ; free virtual = 37368

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fed5ff53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.609 ; gain = 0.000 ; free physical = 14774 ; free virtual = 37368

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.609 ; gain = 0.000 ; free physical = 14774 ; free virtual = 37368
Ending Netlist Obfuscation Task | Checksum: 1fed5ff53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.609 ; gain = 0.000 ; free physical = 14774 ; free virtual = 37368
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2712.613 ; gain = 0.000 ; free physical = 14768 ; free virtual = 37362
INFO: [Common 17-1381] The checkpoint '/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/xc7s15-rev03/phywhisperer_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file phywhisperer_top_drc_opted.rpt -pb phywhisperer_top_drc_opted.pb -rpx phywhisperer_top_drc_opted.rpx
Command: report_drc -file phywhisperer_top_drc_opted.rpt -pb phywhisperer_top_drc_opted.pb -rpx phywhisperer_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/xc7s15-rev03/phywhisperer_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14705 ; free virtual = 37301
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a110fa18

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14705 ; free virtual = 37301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14705 ; free virtual = 37301

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1990b39b9

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14738 ; free virtual = 37334

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bf04b162

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14749 ; free virtual = 37345

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bf04b162

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14749 ; free virtual = 37345
Phase 1 Placer Initialization | Checksum: 1bf04b162

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14749 ; free virtual = 37345

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fa144337

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14736 ; free virtual = 37332

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19b1429db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14738 ; free virtual = 37334

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 40 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 16 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14748 ; free virtual = 37345

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             16  |                    16  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             16  |                    16  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1c3a3a640

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14749 ; free virtual = 37345
Phase 2.3 Global Placement Core | Checksum: fd629acb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14749 ; free virtual = 37345
Phase 2 Global Placement | Checksum: fd629acb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14749 ; free virtual = 37346

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17fa75cf8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14749 ; free virtual = 37345

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 146950377

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14750 ; free virtual = 37346

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 191e33e0c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14750 ; free virtual = 37346

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13432da5d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14750 ; free virtual = 37346

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 205e07abb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14746 ; free virtual = 37343

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e49dfce4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14746 ; free virtual = 37343

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21703d69e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14746 ; free virtual = 37343
Phase 3 Detail Placement | Checksum: 21703d69e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14746 ; free virtual = 37343

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20ba70e0c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.474 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a81ff4e2

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14745 ; free virtual = 37342
INFO: [Place 46-33] Processed net U_reg_main/fpga_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1da2b8c6b

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14745 ; free virtual = 37342
Phase 4.1.1.1 BUFG Insertion | Checksum: 20ba70e0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14745 ; free virtual = 37342
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.535. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14745 ; free virtual = 37342
Phase 4.1 Post Commit Optimization | Checksum: 152393a3e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14745 ; free virtual = 37342

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 152393a3e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14745 ; free virtual = 37342

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 152393a3e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14745 ; free virtual = 37342
Phase 4.3 Placer Reporting | Checksum: 152393a3e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14745 ; free virtual = 37342

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14745 ; free virtual = 37342

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14745 ; free virtual = 37342
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11d6609ab

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14745 ; free virtual = 37342
Ending Placer Task | Checksum: 8cf74636

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14745 ; free virtual = 37342
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 1 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14748 ; free virtual = 37345
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14733 ; free virtual = 37337
INFO: [Common 17-1381] The checkpoint '/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/xc7s15-rev03/phywhisperer_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file phywhisperer_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14739 ; free virtual = 37338
INFO: [runtcl-4] Executing : report_utilization -file phywhisperer_top_utilization_placed.rpt -pb phywhisperer_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file phywhisperer_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14740 ; free virtual = 37339
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6b00dfe ConstDB: 0 ShapeSum: 86473838 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c52dfd9a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14634 ; free virtual = 37234
Post Restoration Checksum: NetGraph: ef9a80ed NumContArr: d5937cad Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c52dfd9a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14636 ; free virtual = 37235

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c52dfd9a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14606 ; free virtual = 37206

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c52dfd9a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14606 ; free virtual = 37206
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 7fb4d556

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14599 ; free virtual = 37198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.612  | TNS=0.000  | WHS=-0.209 | THS=-51.680|

Phase 2 Router Initialization | Checksum: b846c8af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14598 ; free virtual = 37198

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5913
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5913
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: b846c8af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14598 ; free virtual = 37198
Phase 3 Initial Routing | Checksum: 253fe2a75

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14593 ; free virtual = 37193

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 496
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.367  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d973befe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14595 ; free virtual = 37195
Phase 4 Rip-up And Reroute | Checksum: 1d973befe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14595 ; free virtual = 37195

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d973befe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14596 ; free virtual = 37196

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d973befe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14596 ; free virtual = 37196
Phase 5 Delay and Skew Optimization | Checksum: 1d973befe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14596 ; free virtual = 37196

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ab7e83d9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14596 ; free virtual = 37196
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.433  | TNS=0.000  | WHS=-1.024 | THS=-18.652|

Phase 6.1 Hold Fix Iter | Checksum: 137e58b7e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14613 ; free virtual = 37213
Phase 6 Post Hold Fix | Checksum: 13faaf560

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14613 ; free virtual = 37213

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.23488 %
  Global Horizontal Routing Utilization  = 10.2321 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e1698bc6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14613 ; free virtual = 37213

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e1698bc6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14613 ; free virtual = 37213

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 84da7631

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14613 ; free virtual = 37213

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 8a5c1344

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14613 ; free virtual = 37213
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.433  | TNS=0.000  | WHS=0.103  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 8a5c1344

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14613 ; free virtual = 37213
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14653 ; free virtual = 37253

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 1 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14653 ; free virtual = 37253
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2903.605 ; gain = 0.000 ; free physical = 14642 ; free virtual = 37250
INFO: [Common 17-1381] The checkpoint '/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/xc7s15-rev03/phywhisperer_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file phywhisperer_top_drc_routed.rpt -pb phywhisperer_top_drc_routed.pb -rpx phywhisperer_top_drc_routed.rpx
Command: report_drc -file phywhisperer_top_drc_routed.rpt -pb phywhisperer_top_drc_routed.pb -rpx phywhisperer_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/xc7s15-rev03/phywhisperer_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file phywhisperer_top_methodology_drc_routed.rpt -pb phywhisperer_top_methodology_drc_routed.pb -rpx phywhisperer_top_methodology_drc_routed.rpx
Command: report_methodology -file phywhisperer_top_methodology_drc_routed.rpt -pb phywhisperer_top_methodology_drc_routed.pb -rpx phywhisperer_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/xc7s15-rev03/phywhisperer_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file phywhisperer_top_power_routed.rpt -pb phywhisperer_top_power_summary_routed.pb -rpx phywhisperer_top_power_routed.rpx
Command: report_power -file phywhisperer_top_power_routed.rpt -pb phywhisperer_top_power_summary_routed.pb -rpx phywhisperer_top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for U_buildtime
INFO: [Power 33-23] Power model is not available for USERIO_PULLUP[0]
INFO: [Power 33-23] Power model is not available for USERIO_PULLUP[1]
INFO: [Power 33-23] Power model is not available for USERIO_PULLUP[2]
INFO: [Power 33-23] Power model is not available for USERIO_PULLUP[3]
INFO: [Power 33-23] Power model is not available for USERIO_PULLUP[4]
INFO: [Power 33-23] Power model is not available for USERIO_PULLUP[5]
INFO: [Power 33-23] Power model is not available for USERIO_PULLUP[6]
INFO: [Power 33-23] Power model is not available for USERIO_PULLUP[7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
109 Infos, 2 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file phywhisperer_top_route_status.rpt -pb phywhisperer_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file phywhisperer_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file phywhisperer_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file phywhisperer_top_bus_skew_routed.rpt -pb phywhisperer_top_bus_skew_routed.pb -rpx phywhisperer_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force phywhisperer_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "6A2D1389" for option USR_ACCESS
TIMESTAMP = Wed Apr 13 17:14:09 2022

Creating bitmap...
Creating bitstream...
Writing bitstream ./phywhisperer_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/jpnewae/git/phywhispererusb/hardware/fpga/vivado/pw_fpga.runs/xc7s15-rev03/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Apr 13 17:14:11 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3234.996 ; gain = 232.230 ; free physical = 14673 ; free virtual = 37240
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 17:14:11 2022...
