[{"name":"陳彥霖","email":"ylchen@csie.ntut.edu.tw","latestUpdate":"2013-09-08 22:56:55","objective":"本課程接續計算機組織，介紹處理器之之組成原理與設計概念，包含datapath, control, pipeline, memory, cache等觀念，並且結合VHDL硬體描述語言與FPGA實驗平台，修課同學可以學習如何使用VHDL與FPGA平台自行設計處理器。","schedule":"The Processor: Datapath and Control　　(4 weeks)\nExploiting Memory Hierarchy (4 weeks)\nMidterm Exam\nIntroduction to CAD Tools – VHDL Language (1 week)\nCombinational Logic Systems using VHDL (2 weeks)\nSynchronous Sequential Circuits and Finite State Machines using VHDL (2 weeks)\nAdvanced Topics in VHDL Design (2 weeks)\nDesign a Simple CPU Processor using VHDL (2 weeks)","scorePolicy":"Homework Assignments, and Course Participation: 10-15%\nMid-term Exam: 35-40% \nLab Practices &amp; Reports: 30%\nFinishing lab practice in the course time will get bonus scores.\nFinal Project: 20%","materials":"David A. Patterson and John L. Hennessy, “Computer Organization and Design: The Hardware / Software Interface”,&nbsp;4th Ed., Morgan Kaufmann, 2008.\nISBN: 9780123744937, 東華書局代理.\nMaterials\n自編教材\nMajor references","foreignLanguageTextbooks":false}]
