#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa20e603520 .scope module, "tb" "tb" 2 2;
 .timescale -9 -11;
v0x7fa20e416730_0 .var "clk", 0 0;
o0x10fc6b1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa20e416810_0 .net "dclk", 0 0, o0x10fc6b1b8;  0 drivers
v0x7fa20e4168b0_0 .var "en", 0 0;
v0x7fa20e416980_0 .var/real "period", 0 0;
v0x7fa20e416a10_0 .var "rstn", 0 0;
v0x7fa20e416b20_0 .var "sel", 1 0;
v0x7fa20e416bf0_0 .var/real "t", 0 0;
E_0x7fa20e603690 .event posedge, v0x7fa20e416410_0;
S_0x7fa20e6010f0 .scope module, "top_inst" "top" 2 10, 3 1 0, S_0x7fa20e603520;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rstn_i";
    .port_info 2 /INPUT 2 "sel_i";
    .port_info 3 /OUTPUT 1 "dclk_o";
    .port_info 4 /INPUT 1 "en_i";
RS_0x10fc6b068 .resolv tri, v0x7fa20e416070_0, L_0x7fa20e416c80;
L_0x7fa20e416c80 .functor AND 1, RS_0x10fc6b068, v0x7fa20e4168b0_0, C4<1>, C4<1>;
v0x7fa20e4162c0_0 .net "clk_i", 0 0, v0x7fa20e416730_0;  1 drivers
v0x7fa20e416360_0 .net8 "dclk", 0 0, RS_0x10fc6b068;  2 drivers
v0x7fa20e416410_0 .net "dclk_o", 0 0, o0x10fc6b1b8;  alias, 0 drivers
v0x7fa20e4164c0_0 .net "en_i", 0 0, v0x7fa20e4168b0_0;  1 drivers
v0x7fa20e416550_0 .net "rstn_i", 0 0, v0x7fa20e416a10_0;  1 drivers
v0x7fa20e416620_0 .net "sel_i", 1 0, v0x7fa20e416b20_0;  1 drivers
S_0x7fa20e405f90 .scope module, "clkdiv_inst" "clkdiv" 3 16, 4 1 0, S_0x7fa20e6010f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rstn_i";
    .port_info 2 /INPUT 2 "sel_i";
    .port_info 3 /OUTPUT 1 "dclk_o";
v0x7fa20e406100_0 .net "clk_i", 0 0, v0x7fa20e416730_0;  alias, 1 drivers
v0x7fa20e415fd0_0 .var "cnt", 7 0;
v0x7fa20e416070_0 .var "dclk_o", 0 0;
v0x7fa20e416100_0 .net "rstn_i", 0 0, v0x7fa20e416a10_0;  alias, 1 drivers
v0x7fa20e416190_0 .net "sel_i", 1 0, v0x7fa20e416b20_0;  alias, 1 drivers
E_0x7fa20e404fa0 .event edge, v0x7fa20e416190_0, v0x7fa20e415fd0_0;
E_0x7fa20e404060/0 .event negedge, v0x7fa20e416100_0;
E_0x7fa20e404060/1 .event posedge, v0x7fa20e406100_0;
E_0x7fa20e404060 .event/or E_0x7fa20e404060/0, E_0x7fa20e404060/1;
    .scope S_0x7fa20e405f90;
T_0 ;
    %wait E_0x7fa20e404060;
    %load/vec4 v0x7fa20e416100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa20e415fd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa20e415fd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa20e415fd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa20e405f90;
T_1 ;
    %wait E_0x7fa20e404fa0;
    %load/vec4 v0x7fa20e416190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa20e416070_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x7fa20e415fd0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x7fa20e416070_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x7fa20e415fd0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x7fa20e416070_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x7fa20e415fd0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x7fa20e416070_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x7fa20e415fd0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x7fa20e416070_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa20e603520;
T_2 ;
    %pushi/real 1342177280, 4069; load=10.0000
    %store/real v0x7fa20e416980_0;
    %end;
    .thread T_2;
    .scope S_0x7fa20e603520;
T_3 ;
    %load/real v0x7fa20e416980_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fa20e416730_0;
    %nor/r;
    %store/vec4 v0x7fa20e416730_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa20e603520;
T_4 ;
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa20e416730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa20e416b20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa20e4168b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa20e416a10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa20e416a10_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %wait E_0x7fa20e603690;
    %vpi_func/r 2 36 "$realtime" {0 0 0};
    %store/real v0x7fa20e416bf0_0;
    %wait E_0x7fa20e603690;
    %vpi_func/r 2 38 "$realtime" {0 0 0};
    %load/real v0x7fa20e416bf0_0;
    %sub/wr;
    %store/real v0x7fa20e416bf0_0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "top.v";
    "clkdiv.v";
