// Seed: 4161006262
`define pp_2 0
module module_0 (
    output logic id_0,
    input  logic id_1
    , id_2 = 1'b0
);
  assign id_0 = id_2 | 1;
  logic id_3;
endmodule
