0.6
2019.1
May 24 2019
15:06:07
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/adder/adder.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/adder/adder.sim/test_adder.v,1571847392,verilog,,,,test_adder,,,,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/adder/adder.srcs/sources_1/new/adder.v,1571924559,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/adder/adder.sim/test_adder.v,,adder;full_adder,,,,,,,,
