#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f72d00 .scope module, "testDataRAM" "testDataRAM" 2 168;
 .timescale 0 0;
v0000000000f54470_0 .var "D_Address", 31 0;
v0000000000f54510_0 .var "D_DataIn", 31 0;
v0000000000f59270_0 .net "D_DataOut", 31 0, v0000000000f443b0_0;  1 drivers
v0000000000f59310_0 .var "D_Enable", 0 0;
v0000000000f593b0_0 .var "D_Mode", 1 0;
v0000000000fd2800_0 .var "D_ReadWrite", 0 0;
v0000000000fd2ee0_0 .var/i "D_code", 31 0;
v0000000000fd2b20_0 .var/i "D_inFile", 31 0;
S_0000000000f75c10 .scope module, "ramD" "dataRAM256x8" 2 179, 2 27 0, S_0000000000f72d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "ReadWrite";
    .port_info 3 /INPUT 32 "Address";
    .port_info 4 /INPUT 32 "DataIn";
    .port_info 5 /INPUT 2 "Mode";
v0000000000f71640_0 .net "Address", 31 0, v0000000000f54470_0;  1 drivers
v000000000107a100_0 .net "DataIn", 31 0, v0000000000f54510_0;  1 drivers
v0000000000f443b0_0 .var "DataOut", 31 0;
v0000000000f44450_0 .net "Enable", 0 0, v0000000000f59310_0;  1 drivers
v0000000000f541f0 .array "Mem", 255 0, 7 0;
v0000000000f54290_0 .net "Mode", 1 0, v0000000000f593b0_0;  1 drivers
v0000000000f54330_0 .net "ReadWrite", 0 0, v0000000000fd2800_0;  1 drivers
v0000000000f543d0_0 .var "temp", 31 0;
E_0000000000f771f0 .event edge, v0000000000f54330_0, v0000000000f44450_0;
S_0000000000f3f2d0 .scope module, "testInstRAM" "testInstRAM" 2 108;
 .timescale 0 0;
v0000000000fd2620_0 .var "I_Address", 31 0;
v0000000000fd26c0_0 .net "I_DataOut", 31 0, v0000000000fd2940_0;  1 drivers
v0000000000fd2c60_0 .var/i "I_code", 31 0;
v0000000000fd21c0_0 .var/i "I_inFile", 31 0;
v0000000000fd2760_0 .var "data", 7 0;
S_0000000000f59450 .scope module, "ramI" "instRAM256x8" 2 117, 2 5 0, S_0000000000f3f2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000fd2120_0 .net "Address", 31 0, v0000000000fd2620_0;  1 drivers
v0000000000fd2940_0 .var "DataOut", 31 0;
v0000000000fd2080 .array "Mem", 255 0, 7 0;
v0000000000fd2e40_0 .var "temp", 31 0;
E_0000000000f77070 .event edge, v0000000000fd2120_0;
    .scope S_0000000000f75c10;
T_0 ;
    %wait E_0000000000f771f0;
    %load/vec4 v0000000000f44450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000000f54330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000000f54290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.4 ;
    %ix/getv 4, v0000000000f71640_0;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %ix/getv 4, v0000000000f71640_0;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %ix/getv 4, v0000000000f71640_0;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %jmp T_0.8;
T_0.7 ;
    %ix/getv 4, v0000000000f71640_0;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %delay 6, 0;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 4, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 5, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 6, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %load/vec4 v0000000000f443b0_0;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 7, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000f541f0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000f443b0_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000000f54290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v000000000107a100_0;
    %pad/u 8;
    %ix/getv 4, v0000000000f71640_0;
    %store/vec4a v0000000000f541f0, 4, 0;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v000000000107a100_0;
    %pushi/vec4 65280, 0, 32;
    %and;
    %store/vec4 v0000000000f543d0_0, 0, 32;
    %load/vec4 v0000000000f543d0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000000f543d0_0, 0, 32;
    %load/vec4 v0000000000f543d0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000f71640_0;
    %store/vec4a v0000000000f541f0, 4, 0;
    %load/vec4 v000000000107a100_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0000000000f543d0_0, 0, 32;
    %load/vec4 v0000000000f543d0_0;
    %pad/u 8;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000f541f0, 4, 0;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v000000000107a100_0;
    %pushi/vec4 4278190080, 0, 32;
    %and;
    %store/vec4 v0000000000f543d0_0, 0, 32;
    %load/vec4 v0000000000f543d0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000000f543d0_0, 0, 32;
    %load/vec4 v0000000000f543d0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000f71640_0;
    %store/vec4a v0000000000f541f0, 4, 0;
    %load/vec4 v000000000107a100_0;
    %pushi/vec4 16711680, 0, 32;
    %and;
    %store/vec4 v0000000000f543d0_0, 0, 32;
    %load/vec4 v0000000000f543d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000000f543d0_0, 0, 32;
    %load/vec4 v0000000000f543d0_0;
    %pad/u 8;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000f541f0, 4, 0;
    %load/vec4 v000000000107a100_0;
    %pushi/vec4 65280, 0, 32;
    %and;
    %store/vec4 v0000000000f543d0_0, 0, 32;
    %load/vec4 v0000000000f543d0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000000f543d0_0, 0, 32;
    %load/vec4 v0000000000f543d0_0;
    %pad/u 8;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000f541f0, 4, 0;
    %load/vec4 v000000000107a100_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0000000000f543d0_0, 0, 32;
    %load/vec4 v0000000000f543d0_0;
    %pad/u 8;
    %load/vec4 v0000000000f71640_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000f541f0, 4, 0;
    %jmp T_0.13;
T_0.12 ;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000f72d00;
T_1 ;
    %delay 200, 0;
    %vpi_func 2 183 "$fopen" 32, "PF1_Gonzalez_Ortiz_Samuel_ramdata.txt", "r" {0 0 0};
    %store/vec4 v0000000000fd2b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f54470_0, 0, 32;
    %vpi_call 2 185 "$display", "\000" {0 0 0};
    %vpi_call 2 186 "$display", "Data RAM was precharged with the following data:" {0 0 0};
    %vpi_call 2 187 "$display", "        Address   Data" {0 0 0};
T_1.0 ;
    %vpi_func 2 188 "$feof" 32, v0000000000fd2b20_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %delay 1, 0;
    %vpi_func 2 190 "$fscanf" 32, v0000000000fd2b20_0, "%b", v0000000000f54510_0 {0 0 0};
    %store/vec4 v0000000000fd2ee0_0, 0, 32;
    %delay 7, 0;
    %vpi_call 2 191 "$display", "%d        %b", v0000000000f54470_0, &A<v0000000000f541f0, v0000000000f54470_0 > {0 0 0};
    %delay 2, 0;
    %load/vec4 v0000000000f54470_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f54470_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 194 "$fclose", v0000000000fd2b20_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000000f72d00;
T_2 ;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000f593b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd2800_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_0000000000f72d00;
T_3 ;
    %delay 600, 0;
    %vpi_call 2 216 "$display", "\000" {0 0 0};
    %vpi_call 2 217 "$display", "Testing Data RAM (case 1):" {0 0 0};
    %vpi_call 2 218 "$display", "        Address   R/W   Data In   Data Out" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd2800_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000f593b0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f54470_0, 0, 32;
    %pushi/vec4 4, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %vpi_call 2 228 "$display", "%d        %b     %h        %h", v0000000000f54470_0, v0000000000fd2800_0, v0000000000f54510_0, v0000000000f59270_0 {0 0 0};
    %load/vec4 v0000000000f54470_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000000f54470_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0000000000f72d00;
T_4 ;
    %delay 650, 0;
    %vpi_call 2 236 "$display", "\000" {0 0 0};
    %vpi_call 2 237 "$display", "Testing Data RAM (case 2):" {0 0 0};
    %vpi_call 2 238 "$display", "        Address   R/W   Data In   Data Out" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd2800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000f593b0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f54470_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %vpi_call 2 245 "$display", "%d        %b     %h        %h", v0000000000f54470_0, v0000000000fd2800_0, v0000000000f54510_0, v0000000000f59270_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000f593b0_0, 0, 2;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000f54470_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %vpi_call 2 250 "$display", "%d        %b     %h        %h", v0000000000f54470_0, v0000000000fd2800_0, v0000000000f54510_0, v0000000000f59270_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000f54470_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %vpi_call 2 254 "$display", "%d        %b     %h        %h", v0000000000f54470_0, v0000000000fd2800_0, v0000000000f54510_0, v0000000000f59270_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000000f72d00;
T_5 ;
    %delay 700, 0;
    %vpi_call 2 260 "$display", "\000" {0 0 0};
    %vpi_call 2 261 "$display", "Testing Data RAM (case 3):" {0 0 0};
    %vpi_call 2 262 "$display", "        Address   R/W   Data In   Data Out" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd2800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000f593b0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f54470_0, 0, 32;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v0000000000f54510_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %vpi_call 2 270 "$display", "%d        %b     %h        %h", v0000000000f54470_0, v0000000000fd2800_0, v0000000000f54510_0, v0000000000f59270_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000f593b0_0, 0, 2;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000f54470_0, 0, 32;
    %pushi/vec4 43690, 0, 32;
    %store/vec4 v0000000000f54510_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %vpi_call 2 276 "$display", "%d        %b     %h        %h", v0000000000f54470_0, v0000000000fd2800_0, v0000000000f54510_0, v0000000000f59270_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000f593b0_0, 0, 2;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000f54470_0, 0, 32;
    %pushi/vec4 43690, 0, 32;
    %store/vec4 v0000000000f54510_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %vpi_call 2 282 "$display", "%d        %b     %h        %h", v0000000000f54470_0, v0000000000fd2800_0, v0000000000f54510_0, v0000000000f59270_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000f593b0_0, 0, 2;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000000000f54470_0, 0, 32;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000000000f54510_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %vpi_call 2 288 "$display", "%d        %b     %h        %h", v0000000000f54470_0, v0000000000fd2800_0, v0000000000f54510_0, v0000000000f59270_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000000000f72d00;
T_6 ;
    %delay 750, 0;
    %vpi_call 2 294 "$display", "\000" {0 0 0};
    %vpi_call 2 295 "$display", "Testing Data RAM (case 4):" {0 0 0};
    %vpi_call 2 296 "$display", "        Address   R/W   Data In   Data Out" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd2800_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000f593b0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f54470_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %vpi_call 2 303 "$display", "%d        %b     %h        %h", v0000000000f54470_0, v0000000000fd2800_0, v0000000000f54510_0, v0000000000f59270_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000f54470_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %vpi_call 2 307 "$display", "%d        %b     %h        %h", v0000000000f54470_0, v0000000000fd2800_0, v0000000000f54510_0, v0000000000f59270_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000000000f59450;
T_7 ;
    %wait E_0000000000f77070;
    %load/vec4 v0000000000fd2120_0;
    %cmpi/u 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.0, 5;
    %vpi_call 2 11 "$display", "Invalid address. Address must be between 0 and 255." {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000fd2120_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %store/vec4 v0000000000fd2e40_0, 0, 32;
    %ix/getv 4, v0000000000fd2e40_0;
    %load/vec4a v0000000000fd2080, 4;
    %pad/u 32;
    %store/vec4 v0000000000fd2940_0, 0, 32;
    %load/vec4 v0000000000fd2940_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000fd2940_0, 0, 32;
    %load/vec4 v0000000000fd2940_0;
    %load/vec4 v0000000000fd2e40_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000fd2080, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000fd2940_0, 0, 32;
    %load/vec4 v0000000000fd2940_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000fd2940_0, 0, 32;
    %load/vec4 v0000000000fd2940_0;
    %load/vec4 v0000000000fd2e40_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000fd2080, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000fd2940_0, 0, 32;
    %load/vec4 v0000000000fd2940_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000fd2940_0, 0, 32;
    %load/vec4 v0000000000fd2940_0;
    %load/vec4 v0000000000fd2e40_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000fd2080, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000fd2940_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000f3f2d0;
T_8 ;
    %vpi_func 2 120 "$fopen" 32, "PF1_Gonzalez_Ortiz_Samuel_ramintr.txt", "r" {0 0 0};
    %store/vec4 v0000000000fd21c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fd2620_0, 0, 32;
    %vpi_call 2 122 "$display", "\000" {0 0 0};
    %vpi_call 2 123 "$display", "Instruction RAM was precharged with the following data:" {0 0 0};
    %vpi_call 2 124 "$display", "        Address   Data" {0 0 0};
T_8.0 ;
    %vpi_func 2 125 "$feof" 32, v0000000000fd21c0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.1, 8;
    %delay 1, 0;
    %vpi_func 2 127 "$fscanf" 32, v0000000000fd21c0_0, "%b", v0000000000fd2760_0 {0 0 0};
    %store/vec4 v0000000000fd2c60_0, 0, 32;
    %load/vec4 v0000000000fd2760_0;
    %ix/getv 4, v0000000000fd2620_0;
    %store/vec4a v0000000000fd2080, 4, 0;
    %delay 7, 0;
    %vpi_call 2 129 "$display", "%d        %b", v0000000000fd2620_0, v0000000000fd2760_0 {0 0 0};
    %delay 2, 0;
    %load/vec4 v0000000000fd2620_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fd2620_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 132 "$fclose", v0000000000fd21c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000000f3f2d0;
T_9 ;
    %delay 400, 0;
    %vpi_call 2 151 "$display", "\000" {0 0 0};
    %vpi_call 2 152 "$display", "Testing Instruction RAM:" {0 0 0};
    %vpi_call 2 153 "$display", "        Address   Data" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fd2620_0, 0, 32;
    %pushi/vec4 16, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %delay 5, 0;
    %vpi_call 2 160 "$display", "%d        %h", v0000000000fd2620_0, v0000000000fd26c0_0 {0 0 0};
    %load/vec4 v0000000000fd2620_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fd2620_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PF1_Gonzalez_Ortiz_Samuel_ram.v";
