library ieee;
use ieee.std_logic_1164.all;

entity extend is
    port(
        imm16  : in  std_logic_vector(15 downto 0);
        signed : in  std_logic;
        imm32  : out std_logic_vector(31 downto 0)
    );
end extend;

architecture synth of extend is
begin
 imm32 <= std_logic_vector(to_unsigned(0,16)) & imm16  when (signed = '0') 
          else std_logic_vector(to_unsigned(1,16)) when (imm16(15) = '1')
          else std_logic_vector(to_unsigned(0,16)) ;

end synth;
