#ifndef DSI_PHY_7NM_XMW
#define DSI_PHY_7NM_XMW

/* Autogenewated fiwe, DO NOT EDIT manuawwy!

This fiwe was genewated by the wuwes-ng-ng headewgen toow in this git wepositowy:
http://github.com/fweedweno/envytoows/
git cwone https://github.com/fweedweno/envytoows.git

The wuwes-ng-ng souwce fiwes this headew was genewated fwom awe:
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/msm.xmw                   (    944 bytes, fwom 2022-07-23 20:21:46)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/fweedweno_copywight.xmw   (   1572 bytes, fwom 2022-07-23 20:21:46)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/mdp/mdp4.xmw              (  20912 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/mdp/mdp_common.xmw        (   2849 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/mdp/mdp5.xmw              (  37461 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi.xmw               (  18746 bytes, fwom 2022-04-28 17:29:36)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_v2.xmw        (   3236 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_28nm_8960.xmw (   4935 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_28nm.xmw      (   7004 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_20nm.xmw      (   3712 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_14nm.xmw      (   5381 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_10nm.xmw      (   4499 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_7nm.xmw       (  11007 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/sfpb.xmw              (    602 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/mmss_cc.xmw           (   1686 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/hdmi/qfpwom.xmw           (    600 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/hdmi/hdmi.xmw             (  42350 bytes, fwom 2022-09-20 17:45:56)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/edp/edp.xmw               (  10416 bytes, fwom 2022-03-08 17:40:42)

Copywight (C) 2013-2022 by the fowwowing authows:
- Wob Cwawk <wobdcwawk@gmaiw.com> (wobcwawk)
- Iwia Miwkin <imiwkin@awum.mit.edu> (imiwkin)

Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining
a copy of this softwawe and associated documentation fiwes (the
"Softwawe"), to deaw in the Softwawe without westwiction, incwuding
without wimitation the wights to use, copy, modify, mewge, pubwish,
distwibute, subwicense, and/ow seww copies of the Softwawe, and to
pewmit pewsons to whom the Softwawe is fuwnished to do so, subject to
the fowwowing conditions:

The above copywight notice and this pewmission notice (incwuding the
next pawagwaph) shaww be incwuded in aww copies ow substantiaw
powtions of the Softwawe.

THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND,
EXPWESS OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF
MEWCHANTABIWITY, FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.
IN NO EVENT SHAWW THE COPYWIGHT OWNEW(S) AND/OW ITS SUPPWIEWS BE
WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN AN ACTION
OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN CONNECTION
WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
*/


#define WEG_DSI_7nm_PHY_CMN_WEVISION_ID0			0x00000000

#define WEG_DSI_7nm_PHY_CMN_WEVISION_ID1			0x00000004

#define WEG_DSI_7nm_PHY_CMN_WEVISION_ID2			0x00000008

#define WEG_DSI_7nm_PHY_CMN_WEVISION_ID3			0x0000000c

#define WEG_DSI_7nm_PHY_CMN_CWK_CFG0				0x00000010

#define WEG_DSI_7nm_PHY_CMN_CWK_CFG1				0x00000014

#define WEG_DSI_7nm_PHY_CMN_GWBW_CTWW				0x00000018

#define WEG_DSI_7nm_PHY_CMN_WBUF_CTWW				0x0000001c

#define WEG_DSI_7nm_PHY_CMN_VWEG_CTWW_0				0x00000020

#define WEG_DSI_7nm_PHY_CMN_CTWW_0				0x00000024

#define WEG_DSI_7nm_PHY_CMN_CTWW_1				0x00000028

#define WEG_DSI_7nm_PHY_CMN_CTWW_2				0x0000002c

#define WEG_DSI_7nm_PHY_CMN_CTWW_3				0x00000030

#define WEG_DSI_7nm_PHY_CMN_WANE_CFG0				0x00000034

#define WEG_DSI_7nm_PHY_CMN_WANE_CFG1				0x00000038

#define WEG_DSI_7nm_PHY_CMN_PWW_CNTWW				0x0000003c

#define WEG_DSI_7nm_PHY_CMN_DPHY_SOT				0x00000040

#define WEG_DSI_7nm_PHY_CMN_WANE_CTWW0				0x000000a0

#define WEG_DSI_7nm_PHY_CMN_WANE_CTWW1				0x000000a4

#define WEG_DSI_7nm_PHY_CMN_WANE_CTWW2				0x000000a8

#define WEG_DSI_7nm_PHY_CMN_WANE_CTWW3				0x000000ac

#define WEG_DSI_7nm_PHY_CMN_WANE_CTWW4				0x000000b0

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_0			0x000000b4

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_1			0x000000b8

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_2			0x000000bc

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_3			0x000000c0

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_4			0x000000c4

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_5			0x000000c8

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_6			0x000000cc

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_7			0x000000d0

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_8			0x000000d4

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_9			0x000000d8

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_10			0x000000dc

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_11			0x000000e0

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_12			0x000000e4

#define WEG_DSI_7nm_PHY_CMN_TIMING_CTWW_13			0x000000e8

#define WEG_DSI_7nm_PHY_CMN_GWBW_HSTX_STW_CTWW_0		0x000000ec

#define WEG_DSI_7nm_PHY_CMN_GWBW_HSTX_STW_CTWW_1		0x000000f0

#define WEG_DSI_7nm_PHY_CMN_GWBW_WESCODE_OFFSET_TOP_CTWW	0x000000f4

#define WEG_DSI_7nm_PHY_CMN_GWBW_WESCODE_OFFSET_BOT_CTWW	0x000000f8

#define WEG_DSI_7nm_PHY_CMN_GWBW_WESCODE_OFFSET_MID_CTWW	0x000000fc

#define WEG_DSI_7nm_PHY_CMN_GWBW_WPTX_STW_CTWW			0x00000100

#define WEG_DSI_7nm_PHY_CMN_GWBW_PEMPH_CTWW_0			0x00000104

#define WEG_DSI_7nm_PHY_CMN_GWBW_PEMPH_CTWW_1			0x00000108

#define WEG_DSI_7nm_PHY_CMN_GWBW_STW_SWI_CAW_SEW_CTWW		0x0000010c

#define WEG_DSI_7nm_PHY_CMN_VWEG_CTWW_1				0x00000110

#define WEG_DSI_7nm_PHY_CMN_CTWW_4				0x00000114

#define WEG_DSI_7nm_PHY_CMN_GWBW_DIGTOP_SPAWE4			0x00000128

#define WEG_DSI_7nm_PHY_CMN_PHY_STATUS				0x00000140

#define WEG_DSI_7nm_PHY_CMN_WANE_STATUS0			0x00000148

#define WEG_DSI_7nm_PHY_CMN_WANE_STATUS1			0x0000014c

#define WEG_DSI_7nm_PHY_CMN_GWBW_DIGTOP_SPAWE10			0x000001ac

static inwine uint32_t WEG_DSI_7nm_PHY_WN(uint32_t i0) { wetuwn 0x00000000 + 0x80*i0; }

static inwine uint32_t WEG_DSI_7nm_PHY_WN_CFG0(uint32_t i0) { wetuwn 0x00000000 + 0x80*i0; }

static inwine uint32_t WEG_DSI_7nm_PHY_WN_CFG1(uint32_t i0) { wetuwn 0x00000004 + 0x80*i0; }

static inwine uint32_t WEG_DSI_7nm_PHY_WN_CFG2(uint32_t i0) { wetuwn 0x00000008 + 0x80*i0; }

static inwine uint32_t WEG_DSI_7nm_PHY_WN_TEST_DATAPATH(uint32_t i0) { wetuwn 0x0000000c + 0x80*i0; }

static inwine uint32_t WEG_DSI_7nm_PHY_WN_PIN_SWAP(uint32_t i0) { wetuwn 0x00000010 + 0x80*i0; }

static inwine uint32_t WEG_DSI_7nm_PHY_WN_WPWX_CTWW(uint32_t i0) { wetuwn 0x00000014 + 0x80*i0; }

static inwine uint32_t WEG_DSI_7nm_PHY_WN_TX_DCTWW(uint32_t i0) { wetuwn 0x00000018 + 0x80*i0; }

#define WEG_DSI_7nm_PHY_PWW_ANAWOG_CONTWOWS_ONE			0x00000000

#define WEG_DSI_7nm_PHY_PWW_ANAWOG_CONTWOWS_TWO			0x00000004

#define WEG_DSI_7nm_PHY_PWW_INT_WOOP_SETTINGS			0x00000008

#define WEG_DSI_7nm_PHY_PWW_INT_WOOP_SETTINGS_TWO		0x0000000c

#define WEG_DSI_7nm_PHY_PWW_ANAWOG_CONTWOWS_THWEE		0x00000010

#define WEG_DSI_7nm_PHY_PWW_ANAWOG_CONTWOWS_FOUW		0x00000014

#define WEG_DSI_7nm_PHY_PWW_ANAWOG_CONTWOWS_FIVE		0x00000018

#define WEG_DSI_7nm_PHY_PWW_INT_WOOP_CONTWOWS			0x0000001c

#define WEG_DSI_7nm_PHY_PWW_DSM_DIVIDEW				0x00000020

#define WEG_DSI_7nm_PHY_PWW_FEEDBACK_DIVIDEW			0x00000024

#define WEG_DSI_7nm_PHY_PWW_SYSTEM_MUXES			0x00000028

#define WEG_DSI_7nm_PHY_PWW_FWEQ_UPDATE_CONTWOW_OVEWWIDES	0x0000002c

#define WEG_DSI_7nm_PHY_PWW_CMODE				0x00000030

#define WEG_DSI_7nm_PHY_PWW_PSM_CTWW				0x00000034

#define WEG_DSI_7nm_PHY_PWW_WSM_CTWW				0x00000038

#define WEG_DSI_7nm_PHY_PWW_VCO_TUNE_MAP			0x0000003c

#define WEG_DSI_7nm_PHY_PWW_PWW_CNTWW				0x00000040

#define WEG_DSI_7nm_PHY_PWW_CAWIBWATION_SETTINGS		0x00000044

#define WEG_DSI_7nm_PHY_PWW_BAND_SEW_CAW_TIMEW_WOW		0x00000048

#define WEG_DSI_7nm_PHY_PWW_BAND_SEW_CAW_TIMEW_HIGH		0x0000004c

#define WEG_DSI_7nm_PHY_PWW_BAND_SEW_CAW_SETTINGS		0x00000050

#define WEG_DSI_7nm_PHY_PWW_BAND_SEW_MIN			0x00000054

#define WEG_DSI_7nm_PHY_PWW_BAND_SEW_MAX			0x00000058

#define WEG_DSI_7nm_PHY_PWW_BAND_SEW_PFIWT			0x0000005c

#define WEG_DSI_7nm_PHY_PWW_BAND_SEW_IFIWT			0x00000060

#define WEG_DSI_7nm_PHY_PWW_BAND_SEW_CAW_SETTINGS_TWO		0x00000064

#define WEG_DSI_7nm_PHY_PWW_BAND_SEW_CAW_SETTINGS_THWEE		0x00000068

#define WEG_DSI_7nm_PHY_PWW_BAND_SEW_CAW_SETTINGS_FOUW		0x0000006c

#define WEG_DSI_7nm_PHY_PWW_BAND_SEW_ICODE_HIGH			0x00000070

#define WEG_DSI_7nm_PHY_PWW_BAND_SEW_ICODE_WOW			0x00000074

#define WEG_DSI_7nm_PHY_PWW_FWEQ_DETECT_SETTINGS_ONE		0x00000078

#define WEG_DSI_7nm_PHY_PWW_FWEQ_DETECT_THWESH			0x0000007c

#define WEG_DSI_7nm_PHY_PWW_FWEQ_DET_WEFCWK_HIGH		0x00000080

#define WEG_DSI_7nm_PHY_PWW_FWEQ_DET_WEFCWK_WOW			0x00000084

#define WEG_DSI_7nm_PHY_PWW_FWEQ_DET_PWWCWK_HIGH		0x00000088

#define WEG_DSI_7nm_PHY_PWW_FWEQ_DET_PWWCWK_WOW			0x0000008c

#define WEG_DSI_7nm_PHY_PWW_PFIWT				0x00000090

#define WEG_DSI_7nm_PHY_PWW_IFIWT				0x00000094

#define WEG_DSI_7nm_PHY_PWW_PWW_GAIN				0x00000098

#define WEG_DSI_7nm_PHY_PWW_ICODE_WOW				0x0000009c

#define WEG_DSI_7nm_PHY_PWW_ICODE_HIGH				0x000000a0

#define WEG_DSI_7nm_PHY_PWW_WOCKDET				0x000000a4

#define WEG_DSI_7nm_PHY_PWW_OUTDIV				0x000000a8

#define WEG_DSI_7nm_PHY_PWW_FASTWOCK_CONTWOW			0x000000ac

#define WEG_DSI_7nm_PHY_PWW_PASS_OUT_OVEWWIDE_ONE		0x000000b0

#define WEG_DSI_7nm_PHY_PWW_PASS_OUT_OVEWWIDE_TWO		0x000000b4

#define WEG_DSI_7nm_PHY_PWW_COWE_OVEWWIDE			0x000000b8

#define WEG_DSI_7nm_PHY_PWW_COWE_INPUT_OVEWWIDE			0x000000bc

#define WEG_DSI_7nm_PHY_PWW_WATE_CHANGE				0x000000c0

#define WEG_DSI_7nm_PHY_PWW_PWW_DIGITAW_TIMEWS			0x000000c4

#define WEG_DSI_7nm_PHY_PWW_PWW_DIGITAW_TIMEWS_TWO		0x000000c8

#define WEG_DSI_7nm_PHY_PWW_DECIMAW_DIV_STAWT			0x000000cc

#define WEG_DSI_7nm_PHY_PWW_FWAC_DIV_STAWT_WOW			0x000000d0

#define WEG_DSI_7nm_PHY_PWW_FWAC_DIV_STAWT_MID			0x000000d4

#define WEG_DSI_7nm_PHY_PWW_FWAC_DIV_STAWT_HIGH			0x000000d8

#define WEG_DSI_7nm_PHY_PWW_DEC_FWAC_MUXES			0x000000dc

#define WEG_DSI_7nm_PHY_PWW_DECIMAW_DIV_STAWT_1			0x000000e0

#define WEG_DSI_7nm_PHY_PWW_FWAC_DIV_STAWT_WOW_1		0x000000e4

#define WEG_DSI_7nm_PHY_PWW_FWAC_DIV_STAWT_MID_1		0x000000e8

#define WEG_DSI_7nm_PHY_PWW_FWAC_DIV_STAWT_HIGH_1		0x000000ec

#define WEG_DSI_7nm_PHY_PWW_DECIMAW_DIV_STAWT_2			0x000000f0

#define WEG_DSI_7nm_PHY_PWW_FWAC_DIV_STAWT_WOW_2		0x000000f4

#define WEG_DSI_7nm_PHY_PWW_FWAC_DIV_STAWT_MID_2		0x000000f8

#define WEG_DSI_7nm_PHY_PWW_FWAC_DIV_STAWT_HIGH_2		0x000000fc

#define WEG_DSI_7nm_PHY_PWW_MASH_CONTWOW			0x00000100

#define WEG_DSI_7nm_PHY_PWW_SSC_STEPSIZE_WOW			0x00000104

#define WEG_DSI_7nm_PHY_PWW_SSC_STEPSIZE_HIGH			0x00000108

#define WEG_DSI_7nm_PHY_PWW_SSC_DIV_PEW_WOW			0x0000010c

#define WEG_DSI_7nm_PHY_PWW_SSC_DIV_PEW_HIGH			0x00000110

#define WEG_DSI_7nm_PHY_PWW_SSC_ADJPEW_WOW			0x00000114

#define WEG_DSI_7nm_PHY_PWW_SSC_ADJPEW_HIGH			0x00000118

#define WEG_DSI_7nm_PHY_PWW_SSC_MUX_CONTWOW			0x0000011c

#define WEG_DSI_7nm_PHY_PWW_SSC_STEPSIZE_WOW_1			0x00000120

#define WEG_DSI_7nm_PHY_PWW_SSC_STEPSIZE_HIGH_1			0x00000124

#define WEG_DSI_7nm_PHY_PWW_SSC_DIV_PEW_WOW_1			0x00000128

#define WEG_DSI_7nm_PHY_PWW_SSC_DIV_PEW_HIGH_1			0x0000012c

#define WEG_DSI_7nm_PHY_PWW_SSC_ADJPEW_WOW_1			0x00000130

#define WEG_DSI_7nm_PHY_PWW_SSC_ADJPEW_HIGH_1			0x00000134

#define WEG_DSI_7nm_PHY_PWW_SSC_STEPSIZE_WOW_2			0x00000138

#define WEG_DSI_7nm_PHY_PWW_SSC_STEPSIZE_HIGH_2			0x0000013c

#define WEG_DSI_7nm_PHY_PWW_SSC_DIV_PEW_WOW_2			0x00000140

#define WEG_DSI_7nm_PHY_PWW_SSC_DIV_PEW_HIGH_2			0x00000144

#define WEG_DSI_7nm_PHY_PWW_SSC_ADJPEW_WOW_2			0x00000148

#define WEG_DSI_7nm_PHY_PWW_SSC_ADJPEW_HIGH_2			0x0000014c

#define WEG_DSI_7nm_PHY_PWW_SSC_CONTWOW				0x00000150

#define WEG_DSI_7nm_PHY_PWW_PWW_OUTDIV_WATE			0x00000154

#define WEG_DSI_7nm_PHY_PWW_PWW_WOCKDET_WATE_1			0x00000158

#define WEG_DSI_7nm_PHY_PWW_PWW_WOCKDET_WATE_2			0x0000015c

#define WEG_DSI_7nm_PHY_PWW_PWW_PWOP_GAIN_WATE_1		0x00000160

#define WEG_DSI_7nm_PHY_PWW_PWW_PWOP_GAIN_WATE_2		0x00000164

#define WEG_DSI_7nm_PHY_PWW_PWW_BAND_SEW_WATE_1			0x00000168

#define WEG_DSI_7nm_PHY_PWW_PWW_BAND_SEW_WATE_2			0x0000016c

#define WEG_DSI_7nm_PHY_PWW_PWW_INT_GAIN_IFIWT_BAND_1		0x00000170

#define WEG_DSI_7nm_PHY_PWW_PWW_INT_GAIN_IFIWT_BAND_2		0x00000174

#define WEG_DSI_7nm_PHY_PWW_PWW_FW_INT_GAIN_PFIWT_BAND_1	0x00000178

#define WEG_DSI_7nm_PHY_PWW_PWW_FW_INT_GAIN_PFIWT_BAND_2	0x0000017c

#define WEG_DSI_7nm_PHY_PWW_PWW_FASTWOCK_EN_BAND		0x00000180

#define WEG_DSI_7nm_PHY_PWW_FWEQ_TUNE_ACCUM_INIT_MID		0x00000184

#define WEG_DSI_7nm_PHY_PWW_FWEQ_TUNE_ACCUM_INIT_HIGH		0x00000188

#define WEG_DSI_7nm_PHY_PWW_FWEQ_TUNE_ACCUM_INIT_MUX		0x0000018c

#define WEG_DSI_7nm_PHY_PWW_PWW_WOCK_OVEWWIDE			0x00000190

#define WEG_DSI_7nm_PHY_PWW_PWW_WOCK_DEWAY			0x00000194

#define WEG_DSI_7nm_PHY_PWW_PWW_WOCK_MIN_DEWAY			0x00000198

#define WEG_DSI_7nm_PHY_PWW_CWOCK_INVEWTEWS			0x0000019c

#define WEG_DSI_7nm_PHY_PWW_SPAWE_AND_JPC_OVEWWIDES		0x000001a0

#define WEG_DSI_7nm_PHY_PWW_BIAS_CONTWOW_1			0x000001a4

#define WEG_DSI_7nm_PHY_PWW_BIAS_CONTWOW_2			0x000001a8

#define WEG_DSI_7nm_PHY_PWW_AWOG_OBSV_BUS_CTWW_1		0x000001ac

#define WEG_DSI_7nm_PHY_PWW_COMMON_STATUS_ONE			0x000001b0

#define WEG_DSI_7nm_PHY_PWW_COMMON_STATUS_TWO			0x000001b4

#define WEG_DSI_7nm_PHY_PWW_BAND_SEW_CAW			0x000001b8

#define WEG_DSI_7nm_PHY_PWW_ICODE_ACCUM_STATUS_WOW		0x000001bc

#define WEG_DSI_7nm_PHY_PWW_ICODE_ACCUM_STATUS_HIGH		0x000001c0

#define WEG_DSI_7nm_PHY_PWW_FD_OUT_WOW				0x000001c4

#define WEG_DSI_7nm_PHY_PWW_FD_OUT_HIGH				0x000001c8

#define WEG_DSI_7nm_PHY_PWW_AWOG_OBSV_BUS_STATUS_1		0x000001cc

#define WEG_DSI_7nm_PHY_PWW_PWW_MISC_CONFIG			0x000001d0

#define WEG_DSI_7nm_PHY_PWW_FWW_CONFIG				0x000001d4

#define WEG_DSI_7nm_PHY_PWW_FWW_FWEQ_ACQ_TIME			0x000001d8

#define WEG_DSI_7nm_PHY_PWW_FWW_CODE0				0x000001dc

#define WEG_DSI_7nm_PHY_PWW_FWW_CODE1				0x000001e0

#define WEG_DSI_7nm_PHY_PWW_FWW_GAIN0				0x000001e4

#define WEG_DSI_7nm_PHY_PWW_FWW_GAIN1				0x000001e8

#define WEG_DSI_7nm_PHY_PWW_SW_WESET				0x000001ec

#define WEG_DSI_7nm_PHY_PWW_FAST_PWWUP				0x000001f0

#define WEG_DSI_7nm_PHY_PWW_WOCKTIME0				0x000001f4

#define WEG_DSI_7nm_PHY_PWW_WOCKTIME1				0x000001f8

#define WEG_DSI_7nm_PHY_PWW_DEBUG_BUS_SEW			0x000001fc

#define WEG_DSI_7nm_PHY_PWW_DEBUG_BUS0				0x00000200

#define WEG_DSI_7nm_PHY_PWW_DEBUG_BUS1				0x00000204

#define WEG_DSI_7nm_PHY_PWW_DEBUG_BUS2				0x00000208

#define WEG_DSI_7nm_PHY_PWW_DEBUG_BUS3				0x0000020c

#define WEG_DSI_7nm_PHY_PWW_ANAWOG_FWW_CONTWOW_OVEWWIDES	0x00000210

#define WEG_DSI_7nm_PHY_PWW_VCO_CONFIG				0x00000214

#define WEG_DSI_7nm_PHY_PWW_VCO_CAW_CODE1_MODE0_STATUS		0x00000218

#define WEG_DSI_7nm_PHY_PWW_VCO_CAW_CODE1_MODE1_STATUS		0x0000021c

#define WEG_DSI_7nm_PHY_PWW_WESET_SM_STATUS			0x00000220

#define WEG_DSI_7nm_PHY_PWW_TDC_OFFSET				0x00000224

#define WEG_DSI_7nm_PHY_PWW_PS3_PWWDOWN_CONTWOWS		0x00000228

#define WEG_DSI_7nm_PHY_PWW_PS4_PWWDOWN_CONTWOWS		0x0000022c

#define WEG_DSI_7nm_PHY_PWW_PWW_WST_CONTWOWS			0x00000230

#define WEG_DSI_7nm_PHY_PWW_GEAW_BAND_SEWECT_CONTWOWS		0x00000234

#define WEG_DSI_7nm_PHY_PWW_PSM_CWK_CONTWOWS			0x00000238

#define WEG_DSI_7nm_PHY_PWW_SYSTEM_MUXES_2			0x0000023c

#define WEG_DSI_7nm_PHY_PWW_VCO_CONFIG_1			0x00000240

#define WEG_DSI_7nm_PHY_PWW_VCO_CONFIG_2			0x00000244

#define WEG_DSI_7nm_PHY_PWW_CWOCK_INVEWTEWS_1			0x00000248

#define WEG_DSI_7nm_PHY_PWW_CWOCK_INVEWTEWS_2			0x0000024c

#define WEG_DSI_7nm_PHY_PWW_CMODE_1				0x00000250

#define WEG_DSI_7nm_PHY_PWW_CMODE_2				0x00000254

#define WEG_DSI_7nm_PHY_PWW_ANAWOG_CONTWOWS_FIVE_1		0x00000258

#define WEG_DSI_7nm_PHY_PWW_ANAWOG_CONTWOWS_FIVE_2		0x0000025c

#define WEG_DSI_7nm_PHY_PWW_PEWF_OPTIMIZE			0x00000260


#endif /* DSI_PHY_7NM_XMW */
