{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "register_w4_rst_en": {
      "attributes": {
        "top": 1,
        "src": "verilog_files/register_w4_rst_en.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "en": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 9, 10, 11, 12 ]
        }
      },
      "cells": {
        "$abc$65$auto$blifparse.cc:371:parse_blif$66": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 13 ]
          }
        },
        "$abc$65$auto$blifparse.cc:371:parse_blif$67": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 5 ],
            "S": [ 4 ],
            "Y": [ 14 ]
          }
        },
        "$abc$65$auto$blifparse.cc:371:parse_blif$68": {
          "hide_name": 1,
          "type": "$_ANDNOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 13 ],
            "Y": [ 15 ]
          }
        },
        "$abc$65$auto$blifparse.cc:371:parse_blif$69": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 16 ]
          }
        },
        "$abc$65$auto$blifparse.cc:371:parse_blif$70": {
          "hide_name": 1,
          "type": "$_ANDNOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 13 ],
            "Y": [ 17 ]
          }
        },
        "$abc$65$auto$blifparse.cc:371:parse_blif$71": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 7 ],
            "S": [ 4 ],
            "Y": [ 18 ]
          }
        },
        "$abc$65$auto$blifparse.cc:371:parse_blif$72": {
          "hide_name": 1,
          "type": "$_ANDNOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18 ],
            "B": [ 13 ],
            "Y": [ 19 ]
          }
        },
        "$abc$65$auto$blifparse.cc:371:parse_blif$73": {
          "hide_name": 1,
          "type": "$_MUX_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12 ],
            "B": [ 8 ],
            "S": [ 4 ],
            "Y": [ 20 ]
          }
        },
        "$abc$65$auto$blifparse.cc:371:parse_blif$74": {
          "hide_name": 1,
          "type": "$_ANDNOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 13 ],
            "Y": [ 21 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$53": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w4_rst_en.v:9"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 15 ],
            "Q": [ 9 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$54": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w4_rst_en.v:9"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 17 ],
            "Q": [ 10 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$55": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w4_rst_en.v:9"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 19 ],
            "Q": [ 11 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$56": {
          "hide_name": 1,
          "type": "$_DFF_P_",
          "parameters": {
          },
          "attributes": {
            "src": "verilog_files/register_w4_rst_en.v:9"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 21 ],
            "Q": [ 12 ]
          }
        }
      },
      "netnames": {
        "$0\\data_out[3:0]": {
          "hide_name": 1,
          "bits": [ 15, 17, 19, 21 ],
          "attributes": {
            "src": "verilog_files/register_w4_rst_en.v:9"
          }
        },
        "$abc$65$new_n15_": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$abc$65$new_n16_": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "$abc$65$new_n18_": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
          }
        },
        "$abc$65$new_n20_": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "$abc$65$new_n22_": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog_files/register_w4_rst_en.v:2"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8 ],
          "attributes": {
            "src": "verilog_files/register_w4_rst_en.v:5"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12 ],
          "attributes": {
            "src": "verilog_files/register_w4_rst_en.v:6"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "verilog_files/register_w4_rst_en.v:4"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "verilog_files/register_w4_rst_en.v:3"
          }
        }
      }
    }
  }
}
