("4bit_and:/\t4bit_and project extracted" (("open" (nil hierarchy "/{project 4bit_and extracted }:a"))) (((-5.821 -25.691) (69.307 19.663)) "a" "Layout" 1))("4bit_and:/\t4bit_and project layout" (("open" (nil hierarchy "/{project 4bit_and layout }:a"))) (((-5.41 -23.115) (61.508 17.283)) "a" "Layout" 3))("and:/\tand project layout_pinless" (("open" (nil hierarchy "/{project and layout_pinless }:a"))) (((-3.214 -5.396) (10.638 2.966)) "a" "Layout" 1))("and:/\tand project extracted" (("open" (nil hierarchy "/{project and extracted }:a"))) (((-5.806 -9.649) (20.422 6.185)) "a" "Layout" 1))("and:/\tand project layout" (("open" (nil hierarchy "/{project and layout }:a"))) (((-5.39 -6.795) (12.53 4.023)) "a" "Layout" 6))("nand:/\tnand project extracted" (("open" (nil hierarchy "/{project nand extracted }:a"))) (((-5.076 -8.344) (17.352 5.196)) "a" "Layout" 3))("nand:/\tnand project layout" (("open" (nil hierarchy "/{project nand layout }:a"))) (((-4.633 -4.942) (8.937 3.25)) "a" "Layout" 2))("or:/\tor project schematic" (("open" (nil hierarchy "/{project or schematic }:r"))) (((-3.675 -2.41875) (4.1125 3.41875)) "r" "Schematics XL" 2))("or:/\tor project layout" (("open" (nil hierarchy "/{project or layout }:a"))) (((-12.479 -3.268) (6.965 4.682)) "a" "VLS-GXL" 5))("or:/\tor project extracted" (("open" (nil hierarchy "/{project or extracted }:a"))) (((-8.243 -7.728) (13.683 5.508)) "a" "Layout" 1))