<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_ISAR3</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ID_ISAR3, Instruction Set Attribute Register 3</h1><p>The ID_ISAR3 characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about the instruction sets implemented by the PE in AArch32 state.</p>
        
          <p>Must be interpreted with <a href="AArch32-id_isar0.html">ID_ISAR0</a>, <a href="AArch32-id_isar1.html">ID_ISAR1</a>, <a href="AArch32-id_isar2.html">ID_ISAR2</a>, <a href="AArch32-id_isar4.html">ID_ISAR4</a>, and <a href="AArch32-id_isar5.html">ID_ISAR5</a>. </p>
        
          <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the ARMv8 ARM, section G4.14.6</span>.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register ID_ISAR3
                is architecturally mapped to
              AArch64 System register <a href="AArch64-id_isar3_el1.html">ID_ISAR3_EL1</a>.
          </p><h2>Attributes</h2>
          <p>ID_ISAR3 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ID_ISAR3 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#T32EE">T32EE</a></td><td class="lr" colspan="4"><a href="#TrueNOP">TrueNOP</a></td><td class="lr" colspan="4"><a href="#T32Copy">T32Copy</a></td><td class="lr" colspan="4"><a href="#TabBranch">TabBranch</a></td><td class="lr" colspan="4"><a href="#SynchPrim">SynchPrim</a></td><td class="lr" colspan="4"><a href="#SVC">SVC</a></td><td class="lr" colspan="4"><a href="#SIMD">SIMD</a></td><td class="lr" colspan="4"><a href="#Saturate">Saturate</a></td></tr></tbody></table><h4 id="T32EE">T32EE, bits [31:28]
                  </h4>
              <p>Indicates the implemented T32EE instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>T32EE</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the ENTERX and LEAVEX instructions, and modifies the load behavior to include null checking.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="TrueNOP">TrueNOP, bits [27:24]
                  </h4>
              <p>Indicates the implemented true NOP instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>TrueNOP</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented. This means there are no NOP instructions that do not have any register dependencies.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds true NOP instructions in both the T32 and A32 instruction sets. This also permits additional NOP-compatible hints.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="T32Copy">T32Copy, bits [23:20]
                  </h4>
              <p>Indicates the support for T32 non flag-setting MOV instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>T32Copy</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported. This means that in the T32 instruction set, encoding T1 of the MOV (register) instruction does not support a copy from a low register to a low register.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds support for T32 instruction set encoding T1 of the MOV (register) instruction, copying from a low register to a low register.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="TabBranch">TabBranch, bits [19:16]
                  </h4>
              <p>Indicates the implemented Table Branch instructions in the T32 instruction set. Defined values are:</p>
            <table class="valuetable"><tr><th>TabBranch</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the TBB and TBH instructions.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="SynchPrim">SynchPrim, bits [15:12]
                  </h4>
              <p>Used in conjunction with ID_ISAR4.SynchPrim_frac to indicate the implemented Synchronization Primitive instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>SynchPrim</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>If SynchPrim_frac == <span class="binarynumber">0000</span>, no Synchronization Primitives implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>If SynchPrim_frac == <span class="binarynumber">0000</span>, adds the LDREX and STREX instructions.</p>
                
                  <p>If SynchPrim_frac == <span class="binarynumber">0011</span>, also adds the CLREX, LDREXB, STREXB, and STREXH instructions.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>If SynchPrim_frac == <span class="binarynumber">0000</span>, as for [<span class="binarynumber">0001</span>, <span class="binarynumber">0011</span>] and also adds the LDREXD and STREXD instructions.</p>
                </td></tr></table>
              <p>All other combinations of SynchPrim and SynchPrim_frac are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0010</span>.</p>
            <h4 id="SVC">SVC, bits [11:8]
                  </h4>
              <p>Indicates the implemented SVC instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>SVC</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the SVC instruction.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="SIMD">SIMD, bits [7:4]
                  </h4>
              <p>Indicates the implemented SIMD instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>SIMD</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the SSAT and USAT instructions, and the Q bit in the PSRs.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds the PKHBT, PKHTB, QADD16, QADD8, QASX, QSUB16, QSUB8, QSAX, SADD16, SADD8, SASX, SEL, SHADD16, SHADD8, SHASX, SHSUB16, SHSUB8, SHSAX, SSAT16, SSUB16, SSUB8, SSAX, SXTAB16, SXTB16, UADD16, UADD8, UASX, UHADD16, UHADD8, UHASX, UHSUB16, UHSUB8, UHSAX, UQADD16, UQADD8, UQASX, UQSUB16, UQSUB8, UQSAX, USAD8, USADA8, USAT16, USUB16, USUB8, USAX, UXTAB16, and UXTB16 instructions. Also adds support for the GE[3:0] bits in the PSRs.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0011</span>.</p>
            
              <p>The SIMD field relates only to implemented instructions that perform SIMD operations on the general-purpose registers. In an implementation that supports floating-point and Advanced SIMD instructions, <a href="AArch32-mvfr0.html">MVFR0</a>, <a href="AArch32-mvfr1.html">MVFR1</a>, and <a href="AArch32-mvfr2.html">MVFR2</a> give information about the implemented Advanced SIMD instructions.</p>
            <h4 id="Saturate">Saturate, bits [3:0]
                  </h4>
              <p>Indicates the implemented Saturate instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>Saturate</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented. This means no non-Advanced SIMD saturate instructions are implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the QADD, QDADD, QDSUB, and QSUB instructions, and the Q bit in the PSRs.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the ID_ISAR3</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c2, 3</td><td>000</td><td>011</td><td>0000</td><td>1111</td><td>0010</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RO</td><td>
        n/a
      </td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RO</td><td>RO</td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td><td>RO</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
