=====
SETUP
5.797
9.497
15.294
Clock_ibuf
0.000
2.088
uart_counter_19_s0
5.329
5.560
n172_s8
5.734
6.304
n172_s3
6.478
6.995
n172_s1
7.408
7.861
n136_s1
8.566
9.136
uart_index_0_s0
9.497
=====
SETUP
5.797
9.497
15.294
Clock_ibuf
0.000
2.088
uart_counter_19_s0
5.329
5.560
n172_s8
5.734
6.304
n172_s3
6.478
6.995
n172_s1
7.408
7.861
n136_s1
8.566
9.136
uart_index_1_s0
9.497
=====
SETUP
5.797
9.497
15.294
Clock_ibuf
0.000
2.088
uart_counter_19_s0
5.329
5.560
n172_s8
5.734
6.304
n172_s3
6.478
6.995
n172_s1
7.408
7.861
n136_s1
8.566
9.136
uart_index_2_s0
9.497
=====
SETUP
5.803
9.491
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/n207_s0
8.403
8.952
uart_inst/transmitting_s0
9.491
=====
SETUP
5.950
9.344
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/bit_index_3_s5
8.409
8.979
uart_inst/shift_reg_5_s2
9.344
=====
SETUP
5.950
9.344
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/bit_index_3_s5
8.409
8.979
uart_inst/shift_reg_4_s2
9.344
=====
SETUP
5.950
9.344
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/bit_index_3_s5
8.409
8.979
uart_inst/shift_reg_3_s2
9.344
=====
SETUP
5.950
9.344
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/bit_index_3_s5
8.409
8.979
uart_inst/shift_reg_2_s2
9.344
=====
SETUP
5.950
9.344
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/bit_index_3_s5
8.409
8.979
uart_inst/bit_index_1_s1
9.344
=====
SETUP
5.950
9.344
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/bit_index_3_s5
8.409
8.979
uart_inst/bit_index_2_s1
9.344
=====
SETUP
5.950
9.344
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/bit_index_3_s5
8.409
8.979
uart_inst/bit_index_3_s1
9.344
=====
SETUP
5.953
9.341
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/bit_index_3_s5
8.409
8.979
uart_inst/shift_reg_8_s2
9.341
=====
SETUP
5.953
9.341
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/bit_index_3_s5
8.409
8.979
uart_inst/shift_reg_7_s2
9.341
=====
SETUP
5.953
9.341
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/bit_index_3_s5
8.409
8.979
uart_inst/shift_reg_6_s2
9.341
=====
SETUP
6.013
9.282
15.294
Clock_ibuf
0.000
2.088
uart_counter_19_s0
5.329
5.560
n172_s8
5.734
6.304
n172_s3
6.478
6.995
n172_s1
7.408
7.861
n136_s1
8.566
9.136
uart_index_3_s0
9.282
=====
SETUP
6.038
9.257
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/n14_s0
8.687
9.257
uart_inst/shift_reg_3_s2
9.257
=====
SETUP
6.059
9.236
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/n12_s0
8.687
9.236
uart_inst/shift_reg_5_s2
9.236
=====
SETUP
6.059
9.236
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/n13_s0
8.687
9.236
uart_inst/shift_reg_4_s2
9.236
=====
SETUP
6.077
9.217
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/n15_s0
8.668
9.217
uart_inst/shift_reg_2_s2
9.217
=====
SETUP
6.103
9.192
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/tx_s2
7.452
8.001
uart_inst/tx_s0
9.192
=====
SETUP
6.169
9.125
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/bit_index_3_s5
8.409
8.979
uart_inst/shift_reg_1_s2
9.125
=====
SETUP
6.169
9.125
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/bit_index_3_s5
8.409
8.979
uart_inst/shift_reg_0_s2
9.125
=====
SETUP
6.298
8.997
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/n11_s0
8.427
8.997
uart_inst/shift_reg_6_s2
8.997
=====
SETUP
6.313
8.981
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/n10_s0
8.432
8.981
uart_inst/shift_reg_7_s2
8.981
=====
SETUP
6.320
8.975
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.267
uart_inst/n49_s3
6.439
6.956
uart_inst/n49_s2
7.452
7.969
uart_inst/n16_s0
8.426
8.975
uart_inst/shift_reg_1_s2
8.975
=====
HOLD
0.424
4.018
3.594
Clock_ibuf
0.000
1.392
uart_counter_2_s0
3.583
3.785
n119_s
3.786
4.018
uart_counter_2_s0
4.018
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/bit_index_2_s1
3.583
3.785
uart_inst/n19_s4
3.787
4.019
uart_inst/bit_index_2_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_0_s0
3.583
3.785
uart_inst/n39_s2
3.787
4.019
uart_inst/baud_counter_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_2_s0
3.583
3.785
uart_inst/n37_s
3.787
4.019
uart_inst/baud_counter_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_6_s0
3.583
3.785
uart_inst/n33_s
3.787
4.019
uart_inst/baud_counter_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_8_s0
3.583
3.785
uart_inst/n31_s
3.787
4.019
uart_inst/baud_counter_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_12_s0
3.583
3.785
uart_inst/n27_s
3.787
4.019
uart_inst/baud_counter_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_14_s0
3.583
3.785
uart_inst/n25_s
3.787
4.019
uart_inst/baud_counter_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_index_3_s0
3.583
3.785
n132_s0
3.787
4.019
uart_index_3_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_0_s0
3.583
3.785
n121_s2
3.787
4.019
uart_counter_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_6_s0
3.583
3.785
n115_s
3.787
4.019
uart_counter_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_8_s0
3.583
3.785
n113_s
3.787
4.019
uart_counter_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_12_s0
3.583
3.785
n109_s
3.787
4.019
uart_counter_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_14_s0
3.583
3.785
n107_s
3.787
4.019
uart_counter_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_18_s0
3.583
3.785
n103_s
3.787
4.019
uart_counter_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_20_s0
3.583
3.785
n101_s
3.787
4.019
uart_counter_20_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_24_s0
3.583
3.785
n97_s
3.787
4.019
uart_counter_24_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_26_s0
3.583
3.785
n95_s
3.787
4.019
uart_counter_26_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_30_s0
3.583
3.785
n91_s
3.787
4.019
uart_counter_30_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_0_s0
3.583
3.785
n31_s2
3.787
4.019
count_value_reg_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_2_s0
3.583
3.785
n29_s
3.787
4.019
count_value_reg_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_8_s0
3.583
3.785
n23_s
3.787
4.019
count_value_reg_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_12_s0
3.583
3.785
n19_s
3.787
4.019
count_value_reg_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_18_s0
3.583
3.785
n13_s
3.787
4.019
count_value_reg_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_20_s0
3.583
3.785
n11_s
3.787
4.019
count_value_reg_20_s0
4.019
