{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738632265828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738632265836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  3 19:24:25 2025 " "Processing started: Mon Feb  3 19:24:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738632265836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632265836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Minilab1 -c minilab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab1 -c minilab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632265836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738632268343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738632268343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632273592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632273592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ minilab1.sv(52) " "Verilog HDL Declaration information at minilab1.sv(52): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738632273690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/minilab1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/minilab1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minilab1 " "Found entity 1: minilab1" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632273702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632273702 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "minilab_test.sv(53) " "Verilog HDL Event Control warning at minilab_test.sv(53): Event Control contains a complex event expression" {  } { { "../minilab_test.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab_test.sv" 53 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1738632273783 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "minilab_test.sv(75) " "Verilog HDL Event Control warning at minilab_test.sv(75): Event Control contains a complex event expression" {  } { { "../minilab_test.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab_test.sv" 75 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1738632273783 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "minilab_test.sv(112) " "Verilog HDL Event Control warning at minilab_test.sv(112): Event Control contains a complex event expression" {  } { { "../minilab_test.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab_test.sv" 112 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1738632273785 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "minilab_test.sv(115) " "Verilog HDL Event Control warning at minilab_test.sv(115): event expression contains \"\|\" or \"\|\|\"" {  } { { "../minilab_test.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab_test.sv" 115 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1738632273785 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "minilab_test.sv(147) " "Verilog HDL Event Control warning at minilab_test.sv(147): Event Control contains a complex event expression" {  } { { "../minilab_test.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab_test.sv" 147 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1738632273785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/minilab_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/minilab_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minilab_test " "Found entity 1: minilab_test" {  } { { "../minilab_test.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab_test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632273798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632273798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wrapper " "Found entity 1: mem_wrapper" {  } { { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632273921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632273921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "../mac.sv" "" { Text "I:/ece554/ECE554_Minilab1/mac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632274025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632274025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/lpm_mult_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/lpm_mult_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_MULT_ip " "Found entity 1: LPM_MULT_ip" {  } { { "../LPM_MULT_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632274148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632274148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/lpm_add_sub_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/lpm_add_sub_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_ADD_SUB_ip " "Found entity 1: LPM_ADD_SUB_ip" {  } { { "../LPM_ADD_SUB_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632274279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632274279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738632274402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632274402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "minilab1 " "Elaborating entity \"minilab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738632275295 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_reg minilab1.sv(77) " "Verilog HDL or VHDL warning at minilab1.sv(77): object \"cout_reg\" assigned a value but never read" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738632275296 "|minilab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 minilab1.sv(168) " "Verilog HDL assignment warning at minilab1.sv(168): truncated value with size 32 to match size of target (3)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738632275296 "|minilab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 minilab1.sv(186) " "Verilog HDL assignment warning at minilab1.sv(186): truncated value with size 32 to match size of target (3)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738632275297 "|minilab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 minilab1.sv(251) " "Verilog HDL assignment warning at minilab1.sv(251): truncated value with size 32 to match size of target (8)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738632275297 "|minilab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 minilab1.sv(295) " "Verilog HDL assignment warning at minilab1.sv(295): truncated value with size 32 to match size of target (8)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738632275298 "|minilab1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "minilab1.sv(208) " "Verilog HDL Case Statement information at minilab1.sv(208): all case item expressions in this case statement are onehot" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 208 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1738632275298 "|minilab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdenA minilab1.sv(193) " "Verilog HDL Always Construct warning at minilab1.sv(193): inferring latch(es) for variable \"rdenA\", which holds its previous value in one or more paths through the always construct" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738632275299 "|minilab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdenB minilab1.sv(193) " "Verilog HDL Always Construct warning at minilab1.sv(193): inferring latch(es) for variable \"rdenB\", which holds its previous value in one or more paths through the always construct" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738632275300 "|minilab1"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "minilab1.sv(193) " "SystemVerilog RTL Coding error at minilab1.sv(193): always_comb construct does not infer purely combinational logic." {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 193 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1738632275301 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 minilab1.sv(9) " "Output port \"HEX0\" at minilab1.sv(9) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632275302 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 minilab1.sv(10) " "Output port \"HEX1\" at minilab1.sv(10) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632275302 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 minilab1.sv(11) " "Output port \"HEX2\" at minilab1.sv(11) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632275302 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 minilab1.sv(12) " "Output port \"HEX3\" at minilab1.sv(12) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632275302 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 minilab1.sv(13) " "Output port \"HEX4\" at minilab1.sv(13) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632275302 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 minilab1.sv(14) " "Output port \"HEX5\" at minilab1.sv(14) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632275302 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR minilab1.sv(17) " "Output port \"LEDR\" at minilab1.sv(17) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738632275302 "|minilab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdenB minilab1.sv(193) " "Inferred latch for \"rdenB\" at minilab1.sv(193)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632275302 "|minilab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdenA\[0\] minilab1.sv(193) " "Inferred latch for \"rdenA\[0\]\" at minilab1.sv(193)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632275304 "|minilab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdenA\[1\] minilab1.sv(193) " "Inferred latch for \"rdenA\[1\]\" at minilab1.sv(193)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632275304 "|minilab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdenA\[2\] minilab1.sv(193) " "Inferred latch for \"rdenA\[2\]\" at minilab1.sv(193)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632275304 "|minilab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdenA\[3\] minilab1.sv(193) " "Inferred latch for \"rdenA\[3\]\" at minilab1.sv(193)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632275304 "|minilab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdenA\[4\] minilab1.sv(193) " "Inferred latch for \"rdenA\[4\]\" at minilab1.sv(193)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632275304 "|minilab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdenA\[5\] minilab1.sv(193) " "Inferred latch for \"rdenA\[5\]\" at minilab1.sv(193)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632275304 "|minilab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdenA\[6\] minilab1.sv(193) " "Inferred latch for \"rdenA\[6\]\" at minilab1.sv(193)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632275304 "|minilab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdenA\[7\] minilab1.sv(193) " "Inferred latch for \"rdenA\[7\]\" at minilab1.sv(193)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632275304 "|minilab1"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738632275306 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece554/ECE554_Minilab1/quartus_project/output_files/minilab1.map.smsg " "Generated suppressed messages file I:/ece554/ECE554_Minilab1/quartus_project/output_files/minilab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632275538 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738632275981 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb  3 19:24:35 2025 " "Processing ended: Mon Feb  3 19:24:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738632275981 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738632275981 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738632275981 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632275981 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738632277115 ""}
