max_sim_count   =   0
max_inst_count   =   0
output_file   =   case5.out
print_inst   =   0
perfect_icache   =   1
perfect_dcache   =   0
perfect_br   =   1
perfect_l2   =   1
read_trace   =   1
trace_file   =   case5.pzip
issue_width   =   1
icache_latency   =   1
dcache_latency   =   5
mem_latency   =   1
l2cache_latency   =   1
print_pipe_freq   =   1
dcache_size   =   64
dcache_way   =   4
block_size   =   64
dcache_fixed_penalty   =   200
mem_latency_row_hit   =   10
mem_latency_row_miss   =   20
mshr_size   =   4
dram_bank_num   =   4
dram_page_size   =   2
print_mem_debug   =   0
use_bpred   =   1
bpred_type   =   3
bpred_hist_len   =   2
enable_vmem   =   0
tlb_entries   =   4
vmem_page_size   =   4096
--------------------------------------------
cycle count : 1 retired_instruction : 0
1 FE: 1 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 2 retired_instruction : 0
2 FE: 2 ID: 1 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 3 retired_instruction : 0
3 FE: 3 ID: 2 EX: 1 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 4 retired_instruction : 0
4 FE: 3 ID: #### EX: 2 MEM: 1 
--------------------------------------------
--------------------------------------------
cycle count : 5 retired_instruction : 1
5 FE: 3 ID: #### EX: #### MEM: 2 
--------------------------------------------
--------------------------------------------
cycle count : 6 retired_instruction : 2
6 FE: #### ID: 3 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 7 retired_instruction : 2
7 FE: #### ID: #### EX: 3 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 8 retired_instruction : 2
8 FE: #### ID: #### EX: #### MEM: 3 
--------------------------------------------
--------------------------------------------
cycle count : 9 retired_instruction : 3
9 FE: 4 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 10 retired_instruction : 3
10 FE: 5 ID: 4 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 11 retired_instruction : 3
11 FE: 6 ID: 5 EX: 4 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 12 retired_instruction : 3
12 FE: 6 ID: #### EX: 5 MEM: 4 
--------------------------------------------
--------------------------------------------
cycle count : 13 retired_instruction : 4
13 FE: 6 ID: #### EX: #### MEM: 5 
--------------------------------------------
--------------------------------------------
cycle count : 14 retired_instruction : 5
14 FE: 7 ID: 6 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 15 retired_instruction : 5
15 FE: 8 ID: 7 EX: 6 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 16 retired_instruction : 5
16 FE: 9 ID: 8 EX: 7 MEM: 6 
--------------------------------------------
--------------------------------------------
cycle count : 17 retired_instruction : 6
17 FE: 9 ID: #### EX: 8 MEM: 7 
--------------------------------------------
--------------------------------------------
cycle count : 18 retired_instruction : 7
18 FE: 9 ID: #### EX: #### MEM: 8 
--------------------------------------------
--------------------------------------------
cycle count : 19 retired_instruction : 8
19 FE: #### ID: 9 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 20 retired_instruction : 8
20 FE: #### ID: #### EX: 9 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 21 retired_instruction : 8
21 FE: #### ID: #### EX: #### MEM: 9 
--------------------------------------------
--------------------------------------------
cycle count : 22 retired_instruction : 9
22 FE: 10 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 23 retired_instruction : 9
23 FE: 11 ID: 10 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 24 retired_instruction : 9
24 FE: 12 ID: 11 EX: 10 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 25 retired_instruction : 9
25 FE: #### ID: 12 EX: 11 MEM: 10 
--------------------------------------------
--------------------------------------------
cycle count : 26 retired_instruction : 10
26 FE: #### ID: #### EX: 12 MEM: 11 
--------------------------------------------
--------------------------------------------
cycle count : 27 retired_instruction : 11
27 FE: #### ID: #### EX: #### MEM: 12 
--------------------------------------------
--------------------------------------------
cycle count : 28 retired_instruction : 12
28 FE: 13 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 29 retired_instruction : 12
29 FE: #### ID: 13 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 30 retired_instruction : 12
30 FE: #### ID: #### EX: 13 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 31 retired_instruction : 12
31 FE: #### ID: #### EX: #### MEM: 13 
--------------------------------------------
--------------------------------------------
cycle count : 32 retired_instruction : 13
32 FE: 14 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 33 retired_instruction : 13
33 FE: 11 ID: 14 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 34 retired_instruction : 13
34 FE: 11 ID: 14 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 35 retired_instruction : 13
35 FE: #### ID: 11 EX: 14 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 36 retired_instruction : 13
36 FE: #### ID: #### EX: 11 MEM: 14 
--------------------------------------------
--------------------------------------------
cycle count : 37 retired_instruction : 14
37 FE: #### ID: #### EX: #### MEM: 11 
--------------------------------------------
--------------------------------------------
cycle count : 37 retired_instruction : 14
37 FE: #### ID: #### EX: #### MEM: ####
--------------------------------------------
**Heartbeat** cycle_count: 37 inst:14 IPC: 0.378378 Overall IPC: 0.378378
