# compile vhdl design source files
vhdl xil_defaultlib  "../../../PmodSSD.srcs/sources_1/new/controller.vhd"
vhdl xil_defaultlib  "../../../PmodSSD.srcs/sim_1/new/controller_tb.vhd"

# Do not sort compile order
nosort
