{
  "IMPORTED_ictagw_Rs_Rt": {
    "!anonymous": false,
    "!fields": [
      "SoftFail",
      "Inst"
    ],
    "!name": "IMPORTED_ictagw_Rs_Rt",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "InstHexagon",
      "HInst",
      "OpcodeHexagon",
      "Enc_a51a9a"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "ictagw($Rs32,$Rt32)",
    "AsmVariantName": "",
    "BaseOpcode": "",
    "CVINew": 0,
    "CextOpcode": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "IntRegs",
            "kind": "def",
            "printable": "IntRegs"
          },
          "Rs32"
        ],
        [
          {
            "def": "IntRegs",
            "kind": "def",
            "printable": "IntRegs"
          },
          "Rt32"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins u8_0Imm:$Ii)"
    },
    "InputType": "",
    "Inst": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "var": "Rt32"
      },
      {
        "index": 1,
        "var": "Rt32"
      },
      {
        "index": 2,
        "var": "Rt32"
      },
      {
        "index": 3,
        "var": "Rt32"
      },
      {
        "index": 4,
        "var": "Rt32"
      },
      0,
      null,
      null,
      {
        "index": 0,
        "var": "Rs32"
      },
      {
        "index": 1,
        "var": "Rs32"
      },
      {
        "index": 2,
        "var": "Rs32"
      },
      {
        "index": 3,
        "var": "Rs32"
      },
      {
        "index": 4,
        "var": "Rs32"
      },
      0,
      1,
      1,
      1,
      0,
      1,
      0,
      1,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "tc_45f9d1be",
      "kind": "def",
      "printable": "tc_45f9d1be"
    },
    "NValueST": "false",
    "Namespace": "Hexagon",
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "PNewValue": "",
    "Pattern": [],
    "PostEncoderMethod": "",
    "PredSense": "",
    "Predicates": [],
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "Type": {
      "def": "IMPORTED",
      "kind": "def",
      "printable": "IMPORTED"
    },
    "UseLogicalOperandMappings": 0,
    "UseNamedOperandTable": 0,
    "Uses": [],
    "accessSize": {
      "def": "NoMemAccess",
      "kind": "def",
      "printable": "NoMemAccess"
    },
    "addrMode": {
      "def": "NoAddrMode",
      "kind": "def",
      "printable": "NoAddrMode"
    },
    "canFoldAsLoad": 0,
    "cofMax1": 0,
    "cofRelax1": 0,
    "cofRelax2": 0,
    "hasCompleteDecoder": 0,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNewValue": [
      0
    ],
    "hasNewValue2": [
      0
    ],
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "hasTmpDst": [
      0
    ],
    "isAccumulator": [
      0
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBrTaken": "false",
    "isBranch": 0,
    "isCVI": 0,
    "isCVLoad": [
      0
    ],
    "isCVLoadable": [
      0
    ],
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtendable": [
      0
    ],
    "isExtended": [
      0
    ],
    "isExtentSigned": [
      0
    ],
    "isExtractSubreg": 0,
    "isFP": [
      0
    ],
    "isFloat": "false",
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNT": "false",
    "isNVStorable": [
      0
    ],
    "isNVStore": [
      0
    ],
    "isNewValue": [
      0
    ],
    "isNonTemporal": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPredicateLate": [
      0
    ],
    "isPredicated": [
      0
    ],
    "isPredicatedFalse": [
      0
    ],
    "isPredicatedNew": [
      0
    ],
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isRestrictNoSlot1Store": 0,
    "isRestrictSlot1AOK": [
      0
    ],
    "isReturn": 0,
    "isSelect": 0,
    "isSolo": [
      0
    ],
    "isSoloAX": [
      0
    ],
    "isSomeOK": [
      0
    ],
    "isTaken": [
      0
    ],
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": null,
    "mayRaiseFPException": 0,
    "mayStore": null,
    "opExtendable": [
      0,
      0,
      0
    ],
    "opExtentAlign": [
      0,
      0
    ],
    "opExtentBits": [
      0,
      0,
      0,
      0,
      0
    ],
    "opNewValue": [
      0,
      0,
      0
    ],
    "opNewValue2": [
      0,
      0,
      0
    ],
    "prefersSlot3": [
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0,
    "zero": [
      0
    ]
  }
}