/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	interrupt-parent = <0x01>;
	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
	compatible = "qcom,ipq6018-cp01\0qcom,ipq6018";

	clocks {

		sleep-clk {
			compatible = "fixed-clock";
			clock-frequency = <0x7d00>;
			#clock-cells = <0x00>;
			phandle = <0x0d>;
		};

		xo {
			compatible = "fixed-clock";
			clock-frequency = <0x16e3600>;
			#clock-cells = <0x00>;
			phandle = <0x0c>;
		};
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		phandle = <0x1b>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x00>;
			enable-method = "psci";
			next-level-cache = <0x02>;
			clocks = <0x03 0x01>;
			clock-names = "cpu";
			operating-points-v2 = <0x04>;
			cpu-supply = <0x05>;
			phandle = <0x1c>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			enable-method = "psci";
			reg = <0x01>;
			next-level-cache = <0x02>;
			clocks = <0x03 0x01>;
			clock-names = "cpu";
			operating-points-v2 = <0x04>;
			cpu-supply = <0x05>;
			phandle = <0x1d>;
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			enable-method = "psci";
			reg = <0x02>;
			next-level-cache = <0x02>;
			clocks = <0x03 0x01>;
			clock-names = "cpu";
			operating-points-v2 = <0x04>;
			cpu-supply = <0x05>;
			phandle = <0x1e>;
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			enable-method = "psci";
			reg = <0x03>;
			next-level-cache = <0x02>;
			clocks = <0x03 0x01>;
			clock-names = "cpu";
			operating-points-v2 = <0x04>;
			cpu-supply = <0x05>;
			phandle = <0x1f>;
		};

		l2-cache {
			compatible = "cache";
			cache-level = <0x02>;
			phandle = <0x02>;
		};
	};

	cpu_opp_table {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x04>;

		opp-864000000 {
			opp-hz = <0x00 0x337f9800>;
			opp-microvolt = <0xb1008>;
			clock-latency-ns = <0x30d40>;
		};

		opp-1056000000 {
			opp-hz = <0x00 0x3ef14800>;
			opp-microvolt = <0xc042c>;
			clock-latency-ns = <0x30d40>;
		};

		opp-1320000000 {
			opp-hz = <0x00 0x4ead9a00>;
			opp-microvolt = <0xd2924>;
			clock-latency-ns = <0x30d40>;
		};

		opp-1440000000 {
			opp-hz = <0x00 0x55d4a800>;
			opp-microvolt = <0xe1d48>;
			clock-latency-ns = <0x30d40>;
		};

		opp-1608000000 {
			opp-hz = <0x00 0x5fd82200>;
			opp-microvolt = <0xf116c>;
			clock-latency-ns = <0x30d40>;
		};

		opp-1800000000 {
			opp-hz = <0x00 0x6b49d200>;
			opp-microvolt = <0x103664>;
			clock-latency-ns = <0x30d40>;
		};
	};

	firmware {

		scm {
			compatible = "qcom,scm";
		};
	};

	hwlock {
		compatible = "qcom,tcsr-mutex";
		syscon = <0x06 0x00 0x80>;
		#hwlock-cells = <0x01>;
		phandle = <0x08>;
	};

	pmu {
		compatible = "arm,cortex-a53-pmu";
		interrupts = <0x01 0x07 0xf04>;
		phandle = <0x20>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
		phandle = <0x21>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;

		memory@60000 {
			reg = <0x00 0x60000 0x00 0x6000>;
			no-map;
			phandle = <0x1a>;
		};

		memory@4a600000 {
			reg = <0x00 0x4a600000 0x00 0x400000>;
			no-map;
			phandle = <0x22>;
		};

		memory@4aa00000 {
			reg = <0x00 0x4aa00000 0x00 0x100000>;
			no-map;
			phandle = <0x07>;
		};

		memory@4ab00000 {
			reg = <0x00 0x4ab00000 0x00 0x5500000>;
			no-map;
			phandle = <0x18>;
		};
	};

	smem {
		compatible = "qcom,smem";
		memory-region = <0x07>;
		hwlocks = <0x08 0x00>;
	};

	soc {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges = <0x00 0x00 0x00 0x00 0x00 0xffffffff>;
		dma-ranges;
		compatible = "simple-bus";
		phandle = <0x23>;

		qrng@e1000 {
			compatible = "qcom,prng-ee";
			reg = <0x00 0xe3000 0x00 0x1000>;
			clocks = <0x09 0x88>;
			clock-names = "core";
			phandle = <0x24>;
		};

		dma-controller@704000 {
			compatible = "qcom,bam-v1.7.0";
			reg = <0x00 0x704000 0x00 0x20000>;
			interrupts = <0x00 0xcf 0x04>;
			clocks = <0x09 0x56>;
			clock-names = "bam_clk";
			#dma-cells = <0x01>;
			qcom,ee = <0x01>;
			qcom,controlled-remotely;
			qcom,config-pipe-trust-reg = <0x00>;
			phandle = <0x0a>;
		};

		crypto@73a000 {
			compatible = "qcom,crypto-v5.1";
			reg = <0x00 0x73a000 0x00 0x6000>;
			clocks = <0x09 0x56 0x09 0x57 0x09 0x58>;
			clock-names = "iface\0bus\0core";
			dmas = <0x0a 0x02 0x0a 0x03>;
			dma-names = "rx\0tx";
			phandle = <0x25>;
		};

		pinctrl@1000000 {
			compatible = "qcom,ipq6018-pinctrl";
			reg = <0x00 0x1000000 0x00 0x300000>;
			interrupts = <0x00 0xd0 0x04>;
			gpio-controller;
			#gpio-cells = <0x02>;
			gpio-ranges = <0x0b 0x00 0x00 0x50>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x0b>;

			serial3-pinmux {
				pins = "gpio44\0gpio45";
				function = "blsp2_uart";
				drive-strength = <0x08>;
				bias-pull-down;
				phandle = <0x0e>;
			};

			qpic-pins {
				pins = "gpio1\0gpio3\0gpio4\0gpio5\0gpio6\0gpio7\0gpio8\0gpio10\0gpio11\0gpio12\0gpio13\0gpio14\0gpio15\0gpio17";
				function = "qpic_pad";
				drive-strength = <0x08>;
				bias-disable;
				phandle = <0x12>;
			};

			i2c-1-pins {
				pins = "gpio42\0gpio43";
				function = "blsp2_i2c";
				drive-strength = <0x08>;
				phandle = <0x10>;
			};

			spi-0-pins {
				pins = "gpio38\0gpio39\0gpio40\0gpio41";
				function = "blsp0_spi";
				drive-strength = <0x08>;
				bias-pull-down;
				phandle = <0x26>;
			};
		};

		gcc@1800000 {
			compatible = "qcom,gcc-ipq6018";
			reg = <0x00 0x1800000 0x00 0x80000>;
			clocks = <0x0c 0x0d>;
			clock-names = "xo\0sleep_clk";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x09>;
		};

		syscon@1905000 {
			compatible = "syscon";
			reg = <0x00 0x1905000 0x00 0x8000>;
			phandle = <0x06>;
		};

		syscon@1937000 {
			compatible = "syscon";
			reg = <0x00 0x1937000 0x00 0x21000>;
			phandle = <0x16>;
		};

		dma-controller@7884000 {
			compatible = "qcom,bam-v1.7.0";
			reg = <0x00 0x7884000 0x00 0x2b000>;
			interrupts = <0x00 0xee 0x04>;
			clocks = <0x09 0x43>;
			clock-names = "bam_clk";
			#dma-cells = <0x01>;
			qcom,ee = <0x00>;
			phandle = <0x0f>;
		};

		serial@78b1000 {
			compatible = "qcom,msm-uartdm-v1.4\0qcom,msm-uartdm";
			reg = <0x00 0x78b1000 0x00 0x200>;
			interrupts = <0x00 0x132 0x04>;
			clocks = <0x09 0x52 0x09 0x43>;
			clock-names = "core\0iface";
			status = "okay";
			pinctrl-0 = <0x0e>;
			pinctrl-names = "default";
			phandle = <0x27>;
		};

		spi@78b5000 {
			compatible = "qcom,spi-qup-v2.2.1";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x00 0x78b5000 0x00 0x600>;
			interrupts = <0x00 0x5f 0x04>;
			spi-max-frequency = <0x2faf080>;
			clocks = <0x09 0x45 0x09 0x43>;
			clock-names = "core\0iface";
			dmas = <0x0f 0x0c 0x0f 0x0d>;
			dma-names = "tx\0rx";
			status = "okay";
			cs-select = <0x00>;
			phandle = <0x28>;

			m25p80@0 {
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				reg = <0x00>;
				compatible = "n25q128a11";
				spi-max-frequency = <0x2faf080>;
			};
		};

		spi@78b6000 {
			compatible = "qcom,spi-qup-v2.2.1";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x00 0x78b6000 0x00 0x600>;
			interrupts = <0x00 0x60 0x04>;
			spi-max-frequency = <0x2faf080>;
			clocks = <0x09 0x47 0x09 0x43>;
			clock-names = "core\0iface";
			dmas = <0x0f 0x0e 0x0f 0x0f>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x29>;
		};

		i2c@78b6000 {
			compatible = "qcom,i2c-qup-v2.2.1";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x00 0x78b6000 0x00 0x600>;
			interrupts = <0x00 0x60 0x04>;
			clocks = <0x09 0x43 0x09 0x46>;
			clock-names = "iface\0core";
			clock-frequency = <0x61a80>;
			dmas = <0x0f 0x0f 0x0f 0x0e>;
			dma-names = "rx\0tx";
			status = "disabled";
			phandle = <0x2a>;
		};

		i2c@78b7000 {
			compatible = "qcom,i2c-qup-v2.2.1";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x00 0x78b7000 0x00 0x600>;
			interrupts = <0x00 0x61 0x04>;
			clocks = <0x09 0x43 0x09 0x48>;
			clock-names = "iface\0core";
			clock-frequency = <0x61a80>;
			dmas = <0x0f 0x11 0x0f 0x10>;
			dma-names = "rx\0tx";
			status = "okay";
			pinctrl-0 = <0x10>;
			pinctrl-names = "default";
			phandle = <0x2b>;
		};

		dma-controller@7984000 {
			compatible = "qcom,bam-v1.7.0";
			reg = <0x00 0x7984000 0x00 0x1a000>;
			interrupts = <0x00 0x92 0x04>;
			clocks = <0x09 0x8a 0x09 0x89>;
			clock-names = "iface_clk\0bam_clk";
			#dma-cells = <0x01>;
			qcom,ee = <0x00>;
			status = "okay";
			phandle = <0x11>;
		};

		nand@79b0000 {
			compatible = "qcom,ipq6018-nand";
			reg = <0x00 0x79b0000 0x00 0x10000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clocks = <0x09 0x8a 0x09 0x89>;
			clock-names = "core\0aon";
			dmas = <0x11 0x00 0x11 0x01 0x11 0x02>;
			dma-names = "tx\0rx\0cmd";
			pinctrl-0 = <0x12>;
			pinctrl-names = "default";
			status = "okay";
			phandle = <0x2c>;

			nand@0 {
				reg = <0x00>;
				nand-ecc-strength = <0x04>;
				nand-ecc-step-size = <0x200>;
				nand-bus-width = <0x08>;
			};
		};

		interrupt-controller@b000000 {
			compatible = "qcom,msm-qgic2";
			interrupt-controller;
			#interrupt-cells = <0x03>;
			reg = <0x00 0xb000000 0x00 0x1000 0x00 0xb002000 0x00 0x1000 0x00 0xb001000 0x00 0x1000 0x00 0xb004000 0x00 0x1000>;
			interrupts = <0x01 0x09 0x04>;
			phandle = <0x01>;
		};

		phy@84000 {
			compatible = "qcom,ipq6018-qmp-pcie-phy";
			reg = <0x00 0x84000 0x00 0x1bc>;
			status = "disabled";
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			clocks = <0x09 0x84 0x09 0x83>;
			clock-names = "aux\0cfg_ahb";
			resets = <0x09 0x45 0x09 0x46>;
			reset-names = "phy\0common";
			phandle = <0x2d>;

			lane@84200 {
				reg = <0x00 0x84200 0x00 0x16c 0x00 0x84400 0x00 0x200 0x00 0x84800 0x00 0x4f4>;
				#phy-cells = <0x00>;
				clocks = <0x09 0x87>;
				clock-names = "pipe0";
				clock-output-names = "gcc_pcie0_pipe_clk_src";
				#clock-cells = <0x00>;
				phandle = <0x13>;
			};
		};

		pci@20000000 {
			compatible = "qcom,pcie-ipq6018";
			reg = <0x00 0x20000000 0x00 0xf1d 0x00 0x20000f20 0x00 0xa8 0x00 0x20001000 0x00 0x1000 0x00 0x80000 0x00 0x4000 0x00 0x20100000 0x00 0x1000>;
			reg-names = "dbi\0elbi\0atu\0parf\0config";
			device_type = "pci";
			linux,pci-domain = <0x00>;
			bus-range = <0x00 0xff>;
			num-lanes = <0x01>;
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			phys = <0x13>;
			phy-names = "pciephy";
			ranges = <0x81000000 0x00 0x20200000 0x00 0x20200000 0x00 0x10000 0x82000000 0x00 0x20220000 0x00 0x20220000 0x00 0xfde0000>;
			interrupts = <0x00 0x34 0x04>;
			interrupt-names = "msi";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x07>;
			interrupt-map = <0x00 0x00 0x00 0x01 0x01 0x00 0x4b 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x4e 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x4f 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x53 0x04>;
			clocks = <0x09 0xbb 0x09 0x85 0x09 0x86 0x09 0xc6 0x09 0xc7>;
			clock-names = "iface\0axi_m\0axi_s\0axi_bridge\0rchng";
			resets = <0x09 0x60 0x09 0x61 0x09 0x62 0x09 0x63 0x09 0x64 0x09 0x65 0x09 0x66 0x09 0x67>;
			reset-names = "pipe\0sleep\0sticky\0axi_m\0axi_s\0ahb\0axi_m_sticky\0axi_s_sticky";
			status = "disabled";
			phandle = <0x2e>;
		};

		watchdog@b017000 {
			compatible = "qcom,kpss-wdt";
			interrupts = <0x00 0x03 0x01>;
			reg = <0x00 0xb017000 0x00 0x40>;
			clocks = <0x0d>;
			timeout-sec = <0x0a>;
		};

		mailbox@b111000 {
			compatible = "qcom,ipq6018-apcs-apps-global";
			reg = <0x00 0xb111000 0x00 0x1000>;
			#clock-cells = <0x01>;
			clocks = <0x14 0x0c>;
			clock-names = "pll\0xo";
			#mbox-cells = <0x01>;
			phandle = <0x03>;
		};

		clock@b116000 {
			compatible = "qcom,ipq6018-a53pll";
			reg = <0x00 0xb116000 0x00 0x40>;
			#clock-cells = <0x00>;
			clocks = <0x0c>;
			clock-names = "xo";
			phandle = <0x14>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x02 0xf08 0x01 0x03 0xf08 0x01 0x04 0xf08 0x01 0x01 0xf08>;
		};

		timer@b120000 {
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x00 0xb120000 0x00 0x1000>;
			clock-frequency = <0x124f800>;

			frame@b120000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x07 0x04>;
				reg = <0x00 0xb121000 0x00 0x1000 0x00 0xb122000 0x00 0x1000>;
			};

			frame@b123000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x00 0xb123000 0x00 0x1000>;
				status = "disabled";
			};

			frame@b124000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x00 0xb124000 0x00 0x1000>;
				status = "disabled";
			};

			frame@b125000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x00 0xb125000 0x00 0x1000>;
				status = "disabled";
			};

			frame@b126000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x00 0xb126000 0x00 0x1000>;
				status = "disabled";
			};

			frame@b127000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x00 0xb127000 0x00 0x1000>;
				status = "disabled";
			};

			frame@b128000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x00 0xb128000 0x00 0x1000>;
				status = "disabled";
			};
		};

		remoteproc@cd00000 {
			compatible = "qcom,ipq6018-wcss-pil";
			reg = <0x00 0xcd00000 0x00 0x4040 0x00 0x4ab000 0x00 0x20>;
			reg-names = "qdsp6\0rmb";
			interrupts-extended = <0x01 0x00 0x145 0x01 0x15 0x00 0x00 0x15 0x01 0x00 0x15 0x02 0x00 0x15 0x03 0x00>;
			interrupt-names = "wdog\0fatal\0ready\0handover\0stop-ack";
			resets = <0x09 0x7f 0x09 0x16 0x09 0x17>;
			reset-names = "wcss_aon_reset\0wcss_reset\0wcss_q6_reset";
			clocks = <0x09 0x88>;
			clock-names = "prng";
			qcom,halt-regs = <0x16 0x18000 0x1b000 0xe000>;
			qcom,smem-states = <0x17 0x00 0x17 0x01>;
			qcom,smem-state-names = "shutdown\0stop";
			memory-region = <0x18>;
			phandle = <0x2f>;

			glink-edge {
				interrupts = <0x00 0x141 0x01>;
				qcom,remote-pid = <0x01>;
				mboxes = <0x03 0x08>;

				qrtr_requests {
					qcom,glink-channels = "IPCRTR";
				};
			};
		};

		qusb@59000 {
			compatible = "qcom,ipq6018-qusb2-phy";
			reg = <0x00 0x59000 0x00 0x180>;
			#phy-cells = <0x00>;
			clocks = <0x09 0xa5 0x0c>;
			clock-names = "cfg_ahb\0ref";
			resets = <0x09 0x2c>;
			status = "ok";
			phandle = <0x19>;
		};

		usb2@7000000 {
			compatible = "qcom,ipq6018-dwc3\0qcom,dwc3";
			reg = <0x00 0x70f8800 0x00 0x400>;
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges;
			clocks = <0x09 0xa3 0x09 0xa6 0x09 0xa4>;
			clock-names = "master\0sleep\0mock_utmi";
			assigned-clocks = <0x09 0xa3 0x09 0xa4>;
			assigned-clock-rates = <0x7f27450 0x16e3600>;
			resets = <0x09 0x2a>;
			status = "ok";
			phandle = <0x30>;

			usb@7000000 {
				compatible = "snps,dwc3";
				reg = <0x00 0x7000000 0x00 0xcd00>;
				interrupts = <0x00 0x63 0x04>;
				phys = <0x19>;
				phy-names = "usb2-phy";
				tx-fifo-resize;
				snps,is-utmi-l1-suspend;
				snps,hird-threshold = [00];
				snps,dis_u2_susphy_quirk;
				snps,dis_u3_susphy_quirk;
				dr_mode = "host";
				phandle = <0x31>;
			};
		};
	};

	wcss-smp2p {
		compatible = "qcom,smp2p";
		qcom,smem = <0x1b3 0x1ac>;
		interrupt-parent = <0x01>;
		interrupts = <0x00 0x142 0x01>;
		mboxes = <0x03 0x09>;
		qcom,local-pid = <0x00>;
		qcom,remote-pid = <0x01>;
		phandle = <0x32>;

		master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <0x01>;
			phandle = <0x17>;
		};

		slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x15>;
		};
	};

	rpm-glink {
		compatible = "qcom,glink-rpm";
		interrupts = <0x00 0xa8 0x01>;
		qcom,rpm-msg-ram = <0x1a>;
		mboxes = <0x03 0x00>;

		glink-channel {
			compatible = "qcom,rpm-ipq6018";
			qcom,glink-channels = "rpm_requests";
			phandle = <0x33>;

			regulators {
				compatible = "qcom,rpm-mp5496-regulators";

				s2 {
					regulator-min-microvolt = <0xb1008>;
					regulator-max-microvolt = <0x103664>;
					regulator-always-on;
					phandle = <0x05>;
				};
			};
		};
	};

	aliases {
		serial0 = "/soc/serial@78b1000";
	};

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs-append = " swiotlb=1";
	};

	__symbols__ {
		sleep_clk = "/clocks/sleep-clk";
		xo = "/clocks/xo";
		cpus = "/cpus";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@1";
		CPU2 = "/cpus/cpu@2";
		CPU3 = "/cpus/cpu@3";
		L2_0 = "/cpus/l2-cache";
		cpu_opp_table = "/cpu_opp_table";
		tcsr_mutex = "/hwlock";
		pmuv8 = "/pmu";
		psci = "/psci";
		rpm_msg_ram = "/reserved-memory/memory@60000";
		tz = "/reserved-memory/memory@4a600000";
		smem_region = "/reserved-memory/memory@4aa00000";
		q6_region = "/reserved-memory/memory@4ab00000";
		soc = "/soc";
		prng = "/soc/qrng@e1000";
		cryptobam = "/soc/dma-controller@704000";
		crypto = "/soc/crypto@73a000";
		tlmm = "/soc/pinctrl@1000000";
		serial_3_pins = "/soc/pinctrl@1000000/serial3-pinmux";
		qpic_pins = "/soc/pinctrl@1000000/qpic-pins";
		i2c_1_pins = "/soc/pinctrl@1000000/i2c-1-pins";
		spi_0_pins = "/soc/pinctrl@1000000/spi-0-pins";
		gcc = "/soc/gcc@1800000";
		tcsr_mutex_regs = "/soc/syscon@1905000";
		tcsr = "/soc/syscon@1937000";
		blsp_dma = "/soc/dma-controller@7884000";
		blsp1_uart3 = "/soc/serial@78b1000";
		spi_0 = "/soc/spi@78b5000";
		spi_1 = "/soc/spi@78b6000";
		i2c_0 = "/soc/i2c@78b6000";
		i2c_1 = "/soc/i2c@78b7000";
		qpic_bam = "/soc/dma-controller@7984000";
		qpic_nand = "/soc/nand@79b0000";
		intc = "/soc/interrupt-controller@b000000";
		pcie_phy = "/soc/phy@84000";
		pcie_phy0 = "/soc/phy@84000/lane@84200";
		pcie0 = "/soc/pci@20000000";
		apcs_glb = "/soc/mailbox@b111000";
		a53pll = "/soc/clock@b116000";
		q6v5_wcss = "/soc/remoteproc@cd00000";
		qusb_phy_1 = "/soc/qusb@59000";
		usb2 = "/soc/usb2@7000000";
		dwc_1 = "/soc/usb2@7000000/usb@7000000";
		wcss = "/wcss-smp2p";
		wcss_smp2p_out = "/wcss-smp2p/master-kernel";
		wcss_smp2p_in = "/wcss-smp2p/slave-kernel";
		rpm_requests = "/rpm-glink/glink-channel";
		ipq6018_s2 = "/rpm-glink/glink-channel/regulators/s2";
	};
};
