`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:39:58 CST (Jun  3 2025 16:39:58 UTC)

module dut_Sub_5S_15_4(in1, out1);
  input [3:0] in1;
  output [4:0] out1;
  wire [3:0] in1;
  wire [4:0] out1;
  wire dec_sub_15_31_1_n_0, dec_sub_15_31_1_n_3;
  INVX1 g3(.A (in1[0]), .Y (out1[0]));
  XNOR2X1 dec_sub_15_31_1_g48(.A (in1[3]), .B (dec_sub_15_31_1_n_3), .Y
       (out1[3]));
  XOR2XL dec_sub_15_31_1_g49(.A (in1[2]), .B (dec_sub_15_31_1_n_0), .Y
       (out1[2]));
  NAND2BX1 dec_sub_15_31_1_g50(.AN (in1[2]), .B (dec_sub_15_31_1_n_0),
       .Y (dec_sub_15_31_1_n_3));
  NOR3BX1 dec_sub_15_31_1_g51(.AN (dec_sub_15_31_1_n_0), .B (in1[3]),
       .C (in1[2]), .Y (out1[4]));
  XNOR2X1 dec_sub_15_31_1_g52(.A (in1[1]), .B (in1[0]), .Y (out1[1]));
  NOR2X1 dec_sub_15_31_1_g53(.A (in1[1]), .B (in1[0]), .Y
       (dec_sub_15_31_1_n_0));
endmodule


