// Library - 16nm, Cell - inv_weak_1x, View - schematic
// LAST TIME SAVED: Apr 24 03:08:40 2015
// NETLIST TIME: May 28 02:43:15 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module inv_weak_1x (Y, A);

output  Y;

input  A;

