	# read design 
	read_verilog -sv \
		../../LDPC_Params/LDPC_Params.svh\
		../RTL/Decode.sv\
		../RTL/FSM_Engine.sv\
        ../RTL/Init.sv\
        ../../CHKN/CHKN_Single/RTL/CHKN_Single.sv\
        ../../Add_Saturate/RTL/Add_Saturate.sv\
        ../../CHKN/Find_Min1Min2_16x2/RTL/Find_Min1Min2_16x2.sv

	# elaborate design hierarchy
	hierarchy -check -top Decode

	# the high-level stuff
	proc; opt; fsm; opt; #memory; opt


	# mapping to internal cell library
	#techmap; opt

	# mapping flip-flops to mycells.lib
	#dfflibmap -liberty ../../../Cell_Lib/gscl45nm/gscl45nm.lib #CMOS/cmos_cells.lib

	# mapping logic to mycells.lib
	#abc -liberty ../../../Cell_Lib/gscl45nm/gscl45nm.lib #CMOS/cmos_cells.lib

	#stat -liberty ../../../Cell_Lib/gscl45nm/gscl45nm.lib # CMOS/cmos_cells.lib

	# cleanup
	clean

	# write synthesized design
	write_verilog -noattr ../RTL/synth.sv
