Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Feb 20 22:34:27 2018
| Host         : DESKTOP-URB8A7L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ledarray_counter_timing_summary_routed.rpt -rpx ledarray_counter_timing_summary_routed.rpx
| Design       : ledarray_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: count/OUTPUT_reg/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: d/ff1/Q_reg/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: d/ff2/NOT_Q_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.358        0.000                      0                   25        0.265        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clock_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock_pin        7.358        0.000                      0                   25        0.265        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock_pin
  To Clock:  sys_clock_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.358ns  (required time - arrival time)
  Source:                 count/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.704ns (26.935%)  route 1.910ns (73.065%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.637     5.158    count/CLOCK
    SLICE_X0Y8           FDRE                                         r  count/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  count/count_reg[15]/Q
                         net (fo=2, routed)           1.033     6.647    count/count_reg[15]
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.124     6.771 r  count/OUTPUT_i_5/O
                         net (fo=1, routed)           0.877     7.648    count/OUTPUT_i_5_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I3_O)        0.124     7.772 r  count/OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     7.772    count/OUTPUT_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  count/OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.518    14.859    count/CLOCK
    SLICE_X1Y8           FDRE                                         r  count/OUTPUT_reg/C
                         clock pessimism              0.277    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.029    15.130    count/OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  7.358    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 1.768ns (70.333%)  route 0.746ns (29.667%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.638     5.159    count/CLOCK
    SLICE_X0Y5           FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  count/count_reg[2]/Q
                         net (fo=2, routed)           0.746     6.361    count/count_reg[2]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.883 r  count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    count/count_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    count/count_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    count/count_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    count/count_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  count/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    count/count_reg[16]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.673 r  count/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.673    count/count_reg[20]_i_1_n_6
    SLICE_X0Y10          FDRE                                         r  count/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.858    count/CLOCK
    SLICE_X0Y10          FDRE                                         r  count/count_reg[21]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.062    15.159    count/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 1.747ns (70.083%)  route 0.746ns (29.917%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.638     5.159    count/CLOCK
    SLICE_X0Y5           FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  count/count_reg[2]/Q
                         net (fo=2, routed)           0.746     6.361    count/count_reg[2]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.883 r  count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    count/count_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    count/count_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    count/count_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    count/count_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  count/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    count/count_reg[16]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.652 r  count/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.652    count/count_reg[20]_i_1_n_4
    SLICE_X0Y10          FDRE                                         r  count/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.858    count/CLOCK
    SLICE_X0Y10          FDRE                                         r  count/count_reg[23]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.062    15.159    count/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.507    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.673ns (69.167%)  route 0.746ns (30.833%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.638     5.159    count/CLOCK
    SLICE_X0Y5           FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  count/count_reg[2]/Q
                         net (fo=2, routed)           0.746     6.361    count/count_reg[2]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.883 r  count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    count/count_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    count/count_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    count/count_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    count/count_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  count/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    count/count_reg[16]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.578 r  count/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.578    count/count_reg[20]_i_1_n_5
    SLICE_X0Y10          FDRE                                         r  count/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.858    count/CLOCK
    SLICE_X0Y10          FDRE                                         r  count/count_reg[22]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.062    15.159    count/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.657ns (68.962%)  route 0.746ns (31.038%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.638     5.159    count/CLOCK
    SLICE_X0Y5           FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  count/count_reg[2]/Q
                         net (fo=2, routed)           0.746     6.361    count/count_reg[2]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.883 r  count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    count/count_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    count/count_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    count/count_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    count/count_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  count/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    count/count_reg[16]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.562 r  count/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.562    count/count_reg[20]_i_1_n_7
    SLICE_X0Y10          FDRE                                         r  count/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.858    count/CLOCK
    SLICE_X0Y10          FDRE                                         r  count/count_reg[20]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.062    15.159    count/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.654ns (68.923%)  route 0.746ns (31.077%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.638     5.159    count/CLOCK
    SLICE_X0Y5           FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  count/count_reg[2]/Q
                         net (fo=2, routed)           0.746     6.361    count/count_reg[2]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.883 r  count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    count/count_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    count/count_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    count/count_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    count/count_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.559 r  count/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.559    count/count_reg[16]_i_1_n_6
    SLICE_X0Y9           FDRE                                         r  count/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.858    count/CLOCK
    SLICE_X0Y9           FDRE                                         r  count/count_reg[17]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.062    15.159    count/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.633ns (68.649%)  route 0.746ns (31.351%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.638     5.159    count/CLOCK
    SLICE_X0Y5           FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  count/count_reg[2]/Q
                         net (fo=2, routed)           0.746     6.361    count/count_reg[2]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.883 r  count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    count/count_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    count/count_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    count/count_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    count/count_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.538 r  count/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.538    count/count_reg[16]_i_1_n_4
    SLICE_X0Y9           FDRE                                         r  count/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.858    count/CLOCK
    SLICE_X0Y9           FDRE                                         r  count/count_reg[19]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.062    15.159    count/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.559ns (67.642%)  route 0.746ns (32.358%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.638     5.159    count/CLOCK
    SLICE_X0Y5           FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  count/count_reg[2]/Q
                         net (fo=2, routed)           0.746     6.361    count/count_reg[2]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.883 r  count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    count/count_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    count/count_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    count/count_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    count/count_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.464 r  count/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.464    count/count_reg[16]_i_1_n_5
    SLICE_X0Y9           FDRE                                         r  count/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.858    count/CLOCK
    SLICE_X0Y9           FDRE                                         r  count/count_reg[18]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.062    15.159    count/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.711ns  (required time - arrival time)
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.543ns (67.416%)  route 0.746ns (32.584%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.638     5.159    count/CLOCK
    SLICE_X0Y5           FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  count/count_reg[2]/Q
                         net (fo=2, routed)           0.746     6.361    count/count_reg[2]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.883 r  count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    count/count_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    count/count_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    count/count_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    count/count_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.448 r  count/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.448    count/count_reg[16]_i_1_n_7
    SLICE_X0Y9           FDRE                                         r  count/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.858    count/CLOCK
    SLICE_X0Y9           FDRE                                         r  count/count_reg[16]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.062    15.159    count/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.711    

Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.540ns (67.373%)  route 0.746ns (32.627%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.638     5.159    count/CLOCK
    SLICE_X0Y5           FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  count/count_reg[2]/Q
                         net (fo=2, routed)           0.746     6.361    count/count_reg[2]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.883 r  count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    count/count_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    count/count_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    count/count_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.445 r  count/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.445    count/count_reg[12]_i_1_n_6
    SLICE_X0Y8           FDRE                                         r  count/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.518    14.859    count/CLOCK
    SLICE_X0Y8           FDRE                                         r  count/count_reg[13]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.062    15.160    count/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  7.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 count/OUTPUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.477    count/CLOCK
    SLICE_X1Y8           FDRE                                         r  count/OUTPUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count/OUTPUT_reg/Q
                         net (fo=3, routed)           0.170     1.789    count/OUTPUT
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.045     1.834 r  count/OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.834    count/OUTPUT_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  count/OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.865     1.992    count/CLOCK
    SLICE_X1Y8           FDRE                                         r  count/OUTPUT_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.091     1.568    count/OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.476    count/CLOCK
    SLICE_X0Y10          FDRE                                         r  count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  count/count_reg[22]/Q
                         net (fo=2, routed)           0.133     1.750    count/count_reg[22]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  count/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    count/count_reg[20]_i_1_n_5
    SLICE_X0Y10          FDRE                                         r  count/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.991    count/CLOCK
    SLICE_X0Y10          FDRE                                         r  count/count_reg[22]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    count/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.477    count/CLOCK
    SLICE_X0Y7           FDRE                                         r  count/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.751    count/count_reg[10]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  count/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    count/count_reg[8]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  count/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.865     1.992    count/CLOCK
    SLICE_X0Y7           FDRE                                         r  count/count_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    count/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.477    count/CLOCK
    SLICE_X0Y8           FDRE                                         r  count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count/count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.751    count/count_reg[14]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  count/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    count/count_reg[12]_i_1_n_5
    SLICE_X0Y8           FDRE                                         r  count/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.865     1.992    count/CLOCK
    SLICE_X0Y8           FDRE                                         r  count/count_reg[14]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    count/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.477    count/CLOCK
    SLICE_X0Y9           FDRE                                         r  count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.752    count/count_reg[18]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  count/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    count/count_reg[16]_i_1_n_5
    SLICE_X0Y9           FDRE                                         r  count/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.865     1.992    count/CLOCK
    SLICE_X0Y9           FDRE                                         r  count/count_reg[18]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    count/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 count/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.595     1.478    count/CLOCK
    SLICE_X0Y6           FDRE                                         r  count/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  count/count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.753    count/count_reg[6]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  count/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    count/count_reg[4]_i_1_n_5
    SLICE_X0Y6           FDRE                                         r  count/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     1.993    count/CLOCK
    SLICE_X0Y6           FDRE                                         r  count/count_reg[6]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    count/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.476    count/CLOCK
    SLICE_X0Y10          FDRE                                         r  count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  count/count_reg[22]/Q
                         net (fo=2, routed)           0.133     1.750    count/count_reg[22]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.894 r  count/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    count/count_reg[20]_i_1_n_4
    SLICE_X0Y10          FDRE                                         r  count/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.991    count/CLOCK
    SLICE_X0Y10          FDRE                                         r  count/count_reg[23]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    count/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.477    count/CLOCK
    SLICE_X0Y7           FDRE                                         r  count/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.751    count/count_reg[10]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.895 r  count/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    count/count_reg[8]_i_1_n_4
    SLICE_X0Y7           FDRE                                         r  count/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.865     1.992    count/CLOCK
    SLICE_X0Y7           FDRE                                         r  count/count_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    count/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.477    count/CLOCK
    SLICE_X0Y8           FDRE                                         r  count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count/count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.751    count/count_reg[14]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.895 r  count/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    count/count_reg[12]_i_1_n_4
    SLICE_X0Y8           FDRE                                         r  count/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.865     1.992    count/CLOCK
    SLICE_X0Y8           FDRE                                         r  count/count_reg[15]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    count/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 count/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.595     1.478    count/CLOCK
    SLICE_X0Y6           FDRE                                         r  count/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  count/count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.753    count/count_reg[6]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.897 r  count/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    count/count_reg[4]_i_1_n_4
    SLICE_X0Y6           FDRE                                         r  count/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     1.993    count/CLOCK
    SLICE_X0Y6           FDRE                                         r  count/count_reg[7]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    count/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     count/OUTPUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     count/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     count/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     count/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     count/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     count/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     count/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     count/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     count/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     count/OUTPUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     count/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     count/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     count/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     count/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     count/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     count/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    count/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    count/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    count/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     count/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     count/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     count/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     count/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     count/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     count/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     count/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     count/count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     count/OUTPUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     count/count_reg[0]/C



