<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_icu</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_icu'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_icu')">kv_icu</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.43</td>
<td class="s9 cl rt"><a href="mod1208.html#Line" > 96.64</a></td>
<td class="s7 cl rt"><a href="mod1208.html#Cond" > 78.30</a></td>
<td class="s6 cl rt"><a href="mod1208.html#Toggle" > 69.39</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208.html#Branch" > 85.40</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1208.html#inst_tag_73562"  onclick="showContent('inst_tag_73562')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_icu</a></td>
<td class="s8 cl rt"> 82.43</td>
<td class="s9 cl rt"><a href="mod1208.html#Line" > 96.64</a></td>
<td class="s7 cl rt"><a href="mod1208.html#Cond" > 78.30</a></td>
<td class="s6 cl rt"><a href="mod1208.html#Toggle" > 69.39</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208.html#Branch" > 85.40</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_icu'>
<hr>
<a name="inst_tag_73562"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_73562" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_icu</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.43</td>
<td class="s9 cl rt"><a href="mod1208.html#Line" > 96.64</a></td>
<td class="s7 cl rt"><a href="mod1208.html#Cond" > 78.30</a></td>
<td class="s6 cl rt"><a href="mod1208.html#Toggle" > 69.39</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208.html#Branch" > 85.40</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.61</td>
<td class="s9 cl rt"> 93.77</td>
<td class="s6 cl rt"> 62.59</td>
<td class="s5 cl rt"> 55.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.53</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod371.html#inst_tag_16298" >kv_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3331.html#inst_tag_248671" id="tag_urg_inst_248671">gen_fb1_yes.u_kv_fb1</a></td>
<td class="s8 cl rt"> 86.77</td>
<td class="s9 cl rt"> 98.61</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s8 cl rt"> 87.05</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod205.html#inst_tag_12063" id="tag_urg_inst_12063">gen_ic_ctrl_yes.u_kv_ic_ctrl</a></td>
<td class="s6 cl rt"> 60.94</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 27.17</td>
<td class="s6 cl rt"> 62.84</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.76</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2971.html#inst_tag_215127" id="tag_urg_inst_215127">gen_lru_yes.kv_icu_lru</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_10.html#inst_tag_173116" id="tag_urg_inst_173116">u_a_size_data_ext</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_11.html#inst_tag_173118" id="tag_urg_inst_173118">u_a_source_data_ext</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_10.html#inst_tag_173117" id="tag_urg_inst_173117">u_agent_d_source_zext</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod53.html#inst_tag_1684" id="tag_urg_inst_1684">u_axcache</a></td>
<td class="s4 cl rt"> 43.96</td>
<td class="s3 cl rt"> 35.71</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.38</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.77</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_10.html#inst_tag_173113" id="tag_urg_inst_173113">u_hit_data_shift1_zext</a></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_10.html#inst_tag_173114" id="tag_urg_inst_173114">u_hit_data_shift2_zext</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_10.html#inst_tag_173115" id="tag_urg_inst_173115">u_hit_data_shift3_zext</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_9.html#inst_tag_173112" id="tag_urg_inst_173112">u_hit_tag_zext</a></td>
<td class="s1 cl rt"> 11.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2705.html#inst_tag_204949" id="tag_urg_inst_204949">u_icu_brg</a></td>
<td class="s7 cl rt"> 70.42</td>
<td class="s9 cl rt"> 93.13</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 28.65</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3331.html#inst_tag_248670" id="tag_urg_inst_248670">u_kv_fb0</a></td>
<td class="s9 cl rt"> 96.92</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_icu'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1208.html" >kv_icu</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>119</td><td>115</td><td>96.64</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64922</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64934</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64951</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65024</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65033</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65083</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65319</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65356</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65366</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65395</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65456</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65568</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>65578</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65597</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65608</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65956</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65965</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>65992</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>66001</td><td>20</td><td>20</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
64921                   always @(posedge core_clk or negedge core_reset_n) begin
64922      1/1              if (!core_reset_n) begin
64923      1/1                  s252 &lt;= 1'b0;
64924      1/1                  s253 &lt;= 1'b0;
64925                       end
64926                       else begin
64927      1/1                  s252 &lt;= ifu_icu_line_aq;
64928      1/1                  s253 &lt;= icu_ifu_line_aq_done;
64929                       end
64930                   end
64931                   
64932                   assign s240 = ifu_icu_line_aq &amp; (~s252 | s253);
64933                   always @(posedge core_clk or negedge core_reset_n) begin
64934      1/1              if (!core_reset_n) begin
64935      1/1                  s241 &lt;= 2'b0;
64936      1/1                  s246 &lt;= 1'b0;
64937      1/1                  s248 &lt;= {OFFSET_WIDTH{1'b0}};
64938                       end
64939      1/1              else if (s240) begin
64940      1/1                  s241 &lt;= s243;
64941      1/1                  s246 &lt;= ifu_icu_line_aq_attri[0];
64942      1/1                  s248 &lt;= ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB];
64943                       end
                        MISSING_ELSE
64944                   end
64945                   
64946                   assign s243 = s202 ? s244 : s259;
64947                   assign s244 = s49 ? 2'd0 : s97 ? 2'd1 : s145 ? 2'd2 : 2'd3;
64948                   assign s251 = s240 | (ifu_icu_line_aq &amp; s275 &amp; (s263[1:0] == s242));
64949                   assign s250 = s240 ? 3'b0 : s247 + 3'b100;
64950                   always @(posedge core_clk or negedge core_reset_n) begin
64951      1/1              if (!core_reset_n) begin
64952      1/1                  s247 &lt;= 3'b0;
64953                       end
64954      1/1              else if (s251) begin
64955      1/1                  s247 &lt;= s250;
64956                       end
                        MISSING_ELSE
64957                   end
64958                   
64959                   assign s242 = s240 ? s243 : s241;
64960                   assign s249 = s240 ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : s248;
64961                   assign s245 = s240 ? ifu_icu_line_aq_attri[0] : s246;
64962                   assign s254 = (s263[1:0] == s242);
64963                   assign s255 = ~(s249[2] ^ s194);
64964                   assign icu_ifu_line_aq_done = (s275 &amp; ~s245 &amp; s254 &amp; ifu_icu_line_aq) | (s275 &amp; s255 &amp; s254 &amp; ifu_icu_line_aq) | (s240 &amp; fb_aq_hit);
64965                   assign icu_ifu_line_aq_error = ifu_icu_line_aq &amp; s195 &amp; s254;
64966                   assign icu_ifu_resp_valid = s227 &amp; {4{s221}};
64967                   assign icu_ifu_resp_tag = s223;
64968                   assign icu_ifu_resp_status[0] = s232 &amp; s229;
64969                   assign icu_ifu_resp_status[1 +:4] = f2_ecc_error_way &amp; {4{~s229 &amp; ~s230}};
64970                   assign icu_ifu_resp_status[5 +:2] = {1'b1,f2_ecc_ramid};
64971                   assign icu_ifu_resp_status[7 +:8] = ({8{~s224[2] &amp; ~s229 &amp; ~s230}} &amp; f2_ecc_code) | ({8{s224[2]}} &amp; f2_recccode);
64972                   assign icu_ifu_resp_status[16 +:2] = 2'b11;
64973                   assign icu_ifu_resp_status[15] = f2_ecc_corr;
64974                   assign icu_ifu_resp_status[18 +:4] = f2_hit_way;
64975                   assign icu_ifu_resp_status[23 +:4] = f2_valid_way;
64976                   assign icu_ifu_resp_status[27 +:4] = f2_lock_way;
64977                   assign icu_ifu_resp_status[22] = s205 ? ~f2_hit : ~s229;
64978                   assign icu_ifu_resp_status[31 +:3] = s299;
64979                   assign icu_ifu_resp_status[34] = 1'b0;
64980                   assign icu_ifu_resp_status[35] = 1'b0;
64981                   assign icu_ifu_resp_rdata = (s236 &amp; {64{s224[0] &amp; ~s224[2]}}) | (s235 &amp; {64{~s224[0] &amp; ~s224[2]}}) | (f2_data_rdata &amp; {64{~s224[1] &amp; s224[2]}}) | (f2_tag_rdata &amp; {64{s224[1] &amp; s224[2]}});
64982                   assign f2_hit = s229 | s0 &amp; ~s229 &amp; ~s230;
64983                   kv_zero_ext #(
64984                       .OW(64),
64985                       .IW(NO_ECC_TAG_DW)
64986                   ) u_hit_tag_zext (
64987                       .out(s236),
64988                       .in(f2_hit_tag)
64989                   );
64990                   assign f2_hit_data = ({{32{s233[1] &amp; s0 &amp; ~s229}},{32{s233[0] &amp; s0 &amp; ~s229}}} &amp; s1) | ({64{s229}} &amp; s231);
64991                   kv_zero_ext #(
64992                       .OW(64),
64993                       .IW(48)
64994                   ) u_hit_data_shift1_zext (
64995                       .out(s237),
64996                       .in(f2_hit_data[63:16])
64997                   );
64998                   kv_zero_ext #(
64999                       .OW(64),
65000                       .IW(32)
65001                   ) u_hit_data_shift2_zext (
65002                       .out(s238),
65003                       .in(f2_hit_data[63:32])
65004                   );
65005                   kv_zero_ext #(
65006                       .OW(64),
65007                       .IW(16)
65008                   ) u_hit_data_shift3_zext (
65009                       .out(s239),
65010                       .in(f2_hit_data[63:48])
65011                   );
65012                   assign s235 = ({64{(s234 == 2'd0)}} &amp; f2_hit_data[63:0]) | ({64{(s234 == 2'd1)}} &amp; s237) | ({64{(s234 == 2'd2)}} &amp; s238) | ({64{(s234 == 2'd3)}} &amp; s239);
65013                   reg s300;
65014                   wire s301;
65015                   wire s302;
65016                   wire s303;
65017                   wire s304;
65018                   reg [3:0] s305;
65019                   assign s301 = s221 &amp; (s224 == 3'b0) &amp; ~(s206 &amp; s211);
65020                   assign s302 = (ifu_icu_req_valid &amp; (s224 != 3'b0)) | (ifu_icu_req_valid &amp; ifu_icu_req_nonseq) | fill2cache;
65021                   assign s303 = (s300 | s301) &amp; ~s302;
65022                   assign s304 = s301 | s302;
65023                   always @(posedge core_clk or negedge core_reset_n) begin
65024      1/1              if (!core_reset_n) begin
65025      1/1                  s300 &lt;= 1'b0;
65026                       end
65027      1/1              else if (s304) begin
65028      1/1                  s300 &lt;= s303;
65029                       end
                        MISSING_ELSE
65030                   end
65031                   
65032                   always @(posedge core_clk or negedge core_reset_n) begin
65033      1/1              if (!core_reset_n) begin
65034      1/1                  s305 &lt;= 4'b0;
65035                       end
65036      1/1              else if (s301) begin
65037      1/1                  s305 &lt;= f2_hit_way;
65038                       end
                        MISSING_ELSE
65039                   end
65040                   
65041                   assign s274 = (~ifu_icu_req_nonseq &amp; ~(s206 &amp; s211) &amp; s221) | (~ifu_icu_req_nonseq &amp; ~(s206 &amp; s211) &amp; s300);
65042                   assign f1_same_line_hit_way = s300 ? s305 : f2_hit_way &amp; {4{s213}};
65043                   generate
65044                       if (ICACHE_SIZE_KB != 0) begin:gen_ic_ctrl_yes
65045                           wire [TAG_RAM_AW - 1:0] pf_tag_index;
65046                           wire pf_tag_we;
65047                           wire [3:0] pf_tag_way;
65048                           wire [NO_ECC_TAG_DW - 1:0] pf_tag_wdata;
65049                           wire [INDEX_MSB:OFFSET_LSB] pf_data_index;
65050                           wire pf_ram_offset;
65051                           wire [1:0] pf_ram_rd_word;
65052                           wire pf_data_we;
65053                           wire [3:0] pf_data_way;
65054                           wire [63:0] pf_data_wdata;
65055                           wire pf_ecc_wr;
65056                           wire [7:0] pf_wecccode;
65057                           wire [255:0] fill_data;
65058                           wire [3:0] fill_way;
65059                           wire [TAG_RAM_AW - 1:0] fill_index;
65060                           wire s306;
65061                           wire s307;
65062                           wire s308;
65063                           wire s309;
65064                           wire [3:0] s310;
65065                           wire [3:0] s311;
65066                           reg s312;
65067                           reg s313;
65068                           reg s314;
65069                           reg s315;
65070                           wire [3:0] s316;
65071                           wire [3:0] s317;
65072                           wire [3:0] s318;
65073                           wire [3:0] s319;
65074                           wire s320;
65075                           wire s321;
65076                           wire s322;
65077                           wire s323;
65078                           assign s320 = s18 &amp; s19;
65079                           assign s321 = s66 &amp; s67;
65080                           assign s322 = s114 &amp; s115;
65081                           assign s323 = s162 &amp; s163;
65082                           always @(posedge core_clk or negedge core_reset_n) begin
65083      1/1                      if (!core_reset_n) begin
65084      1/1                          s312 &lt;= 1'b0;
65085      1/1                          s313 &lt;= 1'b0;
65086      1/1                          s314 &lt;= 1'b0;
65087      1/1                          s315 &lt;= 1'b0;
65088                               end
65089                               else begin
65090      1/1                          s312 &lt;= s320;
65091      1/1                          s313 &lt;= s321;
65092      1/1                          s314 &lt;= s322;
65093      1/1                          s315 &lt;= s323;
65094                               end
65095                           end
65096                   
65097                           assign s306 = s320 &amp; ~s312 &amp; (s20 == 2'd0) | s321 &amp; ~s313 &amp; (s68 == 2'd0) | s322 &amp; ~s314 &amp; (s116 == 2'd0) | s323 &amp; ~s315 &amp; (s164 == 2'd0);
65098                           assign s307 = s320 &amp; ~s312 &amp; (s20 == 2'd1) | s321 &amp; ~s313 &amp; (s68 == 2'd1) | s322 &amp; ~s314 &amp; (s116 == 2'd1) | s323 &amp; ~s315 &amp; (s164 == 2'd1);
65099                           assign s308 = s320 &amp; ~s312 &amp; (s20 == 2'd2) | s321 &amp; ~s313 &amp; (s68 == 2'd2) | s322 &amp; ~s314 &amp; (s116 == 2'd2) | s323 &amp; ~s315 &amp; (s164 == 2'd2);
65100                           assign s309 = s320 &amp; ~s312 &amp; (s20 == 2'd3) | s321 &amp; ~s313 &amp; (s68 == 2'd3) | s322 &amp; ~s314 &amp; (s116 == 2'd3) | s323 &amp; ~s315 &amp; (s164 == 2'd3);
65101                           assign s273 = s306 | s307 | s308 | s309;
65102                           assign s310 = {ifu_icu_req_addr[INDEX_MSB + 4],ifu_icu_req_addr[INDEX_MSB + 3],ifu_icu_req_addr[INDEX_MSB + 2],ifu_icu_req_addr[INDEX_MSB + 1]};
65103                           assign s311 = {s309,s308,s307,s306};
65104                           assign pf_ecc_wr = ifu_icu_req_wecc;
65105                           assign pf_wecccode = ifu_icu_req_wdata[71:64];
65106                           assign pf_tag_we = s273 | (ifu_icu_req_valid &amp; (ifu_icu_req_type == 3'd7));
65107                           assign pf_tag_way = (|s311) ? s311 : (ifu_icu_req_valid &amp; (&amp;ifu_icu_req_type[2:1])) ? s310 : (ifu_icu_req_valid &amp; ~(|ifu_icu_req_type[2:1])) ? {4{~s274}} : 4'b0;
65108                           assign pf_tag_wdata = ({NO_ECC_TAG_DW{s320 &amp; ~s312}} &amp; {3'd4,s21}) | ({NO_ECC_TAG_DW{s321 &amp; ~s313}} &amp; {3'd4,s69}) | ({NO_ECC_TAG_DW{s322 &amp; ~s314}} &amp; {3'd4,s117}) | ({NO_ECC_TAG_DW{s323 &amp; ~s315}} &amp; {3'd4,s165}) | ({NO_ECC_TAG_DW{~s273}} &amp; ifu_icu_req_wdata[NO_ECC_TAG_DW - 1:0]);
65109                           assign pf_tag_index = ({TAG_RAM_AW{s320 &amp; ~s312}} &amp; s22) | ({TAG_RAM_AW{s321 &amp; ~s313}} &amp; s70) | ({TAG_RAM_AW{s322 &amp; ~s314}} &amp; s118) | ({TAG_RAM_AW{s323 &amp; ~s315}} &amp; s166) | ({TAG_RAM_AW{~s273}} &amp; ifu_icu_req_addr[INDEX_MSB:INDEX_LSB]);
65110                           assign pf_data_we = ifu_icu_req_valid &amp; (ifu_icu_req_type == 3'd5);
65111                           assign pf_data_way = (ifu_icu_req_valid &amp; (^ifu_icu_req_type[2:1])) ? s310 : (ifu_icu_req_valid &amp; (ifu_icu_req_type == 3'b0)) ? s274 ? s300 ? s305 : f2_hit_way : 4'hf : 4'b0;
65112                           assign pf_data_wdata = ifu_icu_req_wdata[63:0];
65113                           assign pf_data_index = ifu_icu_req_addr[INDEX_MSB:OFFSET_LSB];
65114                           assign pf_ram_offset = ifu_icu_req_addr[2];
65115                           assign pf_ram_rd_word = ifu_icu_req_rd_word;
65116                           assign s316 = {s20 == 2'b11,s20 == 2'b10,s20 == 2'b01,s20 == 2'b00};
65117                           assign s317 = {s68 == 2'b11,s68 == 2'b10,s68 == 2'b01,s68 == 2'b00};
65118                           assign s318 = {s116 == 2'b11,s116 == 2'b10,s116 == 2'b01,s116 == 2'b00};
65119                           assign s319 = {s164 == 2'b11,s164 == 2'b10,s164 == 2'b01,s164 == 2'b00};
65120                           assign fill2cache = s320 | s321 | s322 | s323;
65121                           assign fill_way = ({4{s320}} &amp; s316) | ({4{s321}} &amp; s317) | ({4{s322}} &amp; s318) | ({4{s323}} &amp; s319);
65122                           assign fill_index = ({TAG_RAM_AW{s320}} &amp; s22) | ({TAG_RAM_AW{s321}} &amp; s70) | ({TAG_RAM_AW{s322}} &amp; s118) | ({TAG_RAM_AW{s323}} &amp; s166);
65123                           assign fill_data = ({256{s320}} &amp; {s26,s25,s24,s23}) | ({256{s321}} &amp; {s74,s73,s72,s71}) | ({256{s322}} &amp; {s122,s121,s120,s119}) | ({256{s323}} &amp; {s170,s169,s168,s167});
65124                           kv_ic_ctrl #(
65125                               .PALEN(PALEN),
65126                               .TAG_RAM_AW(TAG_RAM_AW),
65127                               .TAG_RAM_DW(TAG_RAM_DW),
65128                               .DATA_RAM_DW(DATA_RAM_DW),
65129                               .DATA_RAM_AW(DATA_RAM_AW),
65130                               .INDEX_WIDTH(INDEX_WIDTH),
65131                               .OFFSET_WIDTH(OFFSET_WIDTH),
65132                               .ICACHE_WAY(ICACHE_WAY),
65133                               .ECC_TYPE_INT(ICACHE_ECC_TYPE_INT),
65134                               .ICACHE_TAG_ECC_DW(ICACHE_TAG_ECC_DW)
65135                           ) u_kv_ic_ctrl (
65136                               .core_clk(core_clk),
65137                               .core_reset_n(core_reset_n),
65138                               .pf_ecc_wr(pf_ecc_wr),
65139                               .pf_wecccode(pf_wecccode),
65140                               .pf_tag_index(pf_tag_index),
65141                               .pf_tag_we(pf_tag_we),
65142                               .pf_tag_way(pf_tag_way),
65143                               .pf_tag_wdata(pf_tag_wdata),
65144                               .pf_data_index(pf_data_index),
65145                               .pf_ram_offset(pf_ram_offset),
65146                               .pf_ram_rd_word(pf_ram_rd_word),
65147                               .pf_data_we(pf_data_we),
65148                               .pf_data_way(pf_data_way),
65149                               .pf_data_wdata(pf_data_wdata),
65150                               .fill2cache(fill2cache),
65151                               .fill_data(fill_data),
65152                               .fill_way(fill_way),
65153                               .fill_index(fill_index),
65154                               .f1_pa(ifu_icu_f1_pa),
65155                               .f1_same_line_hit_way(f1_same_line_hit_way),
65156                               .f2_ecc_error_way(f2_ecc_error_way),
65157                               .f2_ecc_ramid(f2_ecc_ramid),
65158                               .f2_ecc_corr(f2_ecc_corr),
65159                               .f2_ecc_code(f2_ecc_code),
65160                               .f2_hit(s0),
65161                               .f2_hit_way(f2_hit_way),
65162                               .f2_lock_way(f2_lock_way),
65163                               .f2_valid_way(f2_valid_way),
65164                               .f2_hit_data(s1),
65165                               .f2_hit_tag(f2_hit_tag),
65166                               .f2_tag_rdata(f2_tag_rdata),
65167                               .f2_data_rdata(f2_data_rdata),
65168                               .f2_recccode(f2_recccode),
65169                               .icache_tag0_cs(icache_tag0_cs),
65170                               .icache_tag0_wdata(icache_tag0_wdata),
65171                               .icache_tag0_rdata(icache_tag0_rdata),
65172                               .icache_tag0_we(icache_tag0_we),
65173                               .icache_tag0_addr(icache_tag0_addr),
65174                               .icache_data0_cs(icache_data0_cs),
65175                               .icache_data0_wdata(icache_data0_wdata),
65176                               .icache_data0_we(icache_data0_we),
65177                               .icache_data0_addr(icache_data0_addr),
65178                               .icache_data0_rdata(icache_data0_rdata),
65179                               .icache_tag1_cs(icache_tag1_cs),
65180                               .icache_tag1_wdata(icache_tag1_wdata),
65181                               .icache_tag1_rdata(icache_tag1_rdata),
65182                               .icache_tag1_we(icache_tag1_we),
65183                               .icache_tag1_addr(icache_tag1_addr),
65184                               .icache_data1_cs(icache_data1_cs),
65185                               .icache_data1_wdata(icache_data1_wdata),
65186                               .icache_data1_we(icache_data1_we),
65187                               .icache_data1_addr(icache_data1_addr),
65188                               .icache_data1_rdata(icache_data1_rdata),
65189                               .icache_tag2_cs(icache_tag2_cs),
65190                               .icache_tag2_wdata(icache_tag2_wdata),
65191                               .icache_tag2_rdata(icache_tag2_rdata),
65192                               .icache_tag2_we(icache_tag2_we),
65193                               .icache_tag2_addr(icache_tag2_addr),
65194                               .icache_data2_cs(icache_data2_cs),
65195                               .icache_data2_wdata(icache_data2_wdata),
65196                               .icache_data2_we(icache_data2_we),
65197                               .icache_data2_addr(icache_data2_addr),
65198                               .icache_data2_rdata(icache_data2_rdata),
65199                               .icache_tag3_cs(icache_tag3_cs),
65200                               .icache_tag3_wdata(icache_tag3_wdata),
65201                               .icache_tag3_rdata(icache_tag3_rdata),
65202                               .icache_tag3_we(icache_tag3_we),
65203                               .icache_tag3_addr(icache_tag3_addr),
65204                               .icache_data3_cs(icache_data3_cs),
65205                               .icache_data3_wdata(icache_data3_wdata),
65206                               .icache_data3_we(icache_data3_we),
65207                               .icache_data3_addr(icache_data3_addr),
65208                               .icache_data3_rdata(icache_data3_rdata),
65209                               .icache_data4_cs(icache_data4_cs),
65210                               .icache_data4_wdata(icache_data4_wdata),
65211                               .icache_data4_we(icache_data4_we),
65212                               .icache_data4_addr(icache_data4_addr),
65213                               .icache_data4_rdata(icache_data4_rdata),
65214                               .icache_data5_cs(icache_data5_cs),
65215                               .icache_data5_wdata(icache_data5_wdata),
65216                               .icache_data5_we(icache_data5_we),
65217                               .icache_data5_addr(icache_data5_addr),
65218                               .icache_data5_rdata(icache_data5_rdata),
65219                               .icache_data6_cs(icache_data6_cs),
65220                               .icache_data6_wdata(icache_data6_wdata),
65221                               .icache_data6_we(icache_data6_we),
65222                               .icache_data6_addr(icache_data6_addr),
65223                               .icache_data6_rdata(icache_data6_rdata),
65224                               .icache_data7_cs(icache_data7_cs),
65225                               .icache_data7_wdata(icache_data7_wdata),
65226                               .icache_data7_we(icache_data7_we),
65227                               .icache_data7_addr(icache_data7_addr),
65228                               .icache_data7_rdata(icache_data7_rdata)
65229                           );
65230                       end
65231                       else begin:gen_ic_ctrl_no
65232                           wire nds_unused_ic_ctrl_no = (|icache_data0_rdata) | (|icache_data1_rdata) | (|icache_data2_rdata) | (|icache_data3_rdata) | (|icache_data4_rdata) | (|icache_data5_rdata) | (|icache_data6_rdata) | (|icache_data7_rdata) | (|icache_tag0_rdata) | (|icache_tag1_rdata) | (|icache_tag2_rdata) | (|icache_tag3_rdata) | ifu_icu_req_wecc | (|ifu_icu_req_wdata) | (|s167) | (|f1_same_line_hit_way) | (|s23) | (|s24) | (|s25) | (|s26) | (|s71) | (|s72) | (|s73) | (|s74) | (|s119) | (|s120) | (|s121) | (|s122) | (|s167) | (|s168) | (|s169) | (|s170) | s165 | s117 | s69 | s21 | (|s164) | (|s116) | (|s68) | (|s20) | s163 | s115 | s67 | s19 | (|s166) | (|s118) | (|s70) | (|s22);
65233                           assign f2_ecc_error_way = 4'b0;
65234                           assign f2_ecc_ramid = 1'b0;
65235                           assign f2_ecc_corr = 1'b0;
65236                           assign f2_ecc_code = 8'b0;
65237                           assign f2_recccode = 8'b0;
65238                           assign s0 = 1'b0;
65239                           assign f2_hit_way = 4'b0;
65240                           assign f2_lock_way = 4'b0;
65241                           assign f2_valid_way = 4'b0;
65242                           assign s1 = 64'b0;
65243                           assign f2_hit_tag = {NO_ECC_TAG_DW{1'b0}};
65244                           assign f2_tag_rdata = 64'b0;
65245                           assign f2_data_rdata = 64'b0;
65246                           assign icache_tag0_cs = 1'b0;
65247                           assign icache_tag0_we = 1'b0;
65248                           assign icache_tag0_addr = {TAG_RAM_AW{1'b0}};
65249                           assign icache_tag0_wdata = {TAG_RAM_DW{1'b0}};
65250                           assign icache_tag1_cs = 1'b0;
65251                           assign icache_tag1_we = 1'b0;
65252                           assign icache_tag1_addr = {TAG_RAM_AW{1'b0}};
65253                           assign icache_tag1_wdata = {TAG_RAM_DW{1'b0}};
65254                           assign icache_tag2_cs = 1'b0;
65255                           assign icache_tag2_we = 1'b0;
65256                           assign icache_tag2_addr = {TAG_RAM_AW{1'b0}};
65257                           assign icache_tag2_wdata = {TAG_RAM_DW{1'b0}};
65258                           assign icache_tag3_cs = 1'b0;
65259                           assign icache_tag3_we = 1'b0;
65260                           assign icache_tag3_addr = {TAG_RAM_AW{1'b0}};
65261                           assign icache_tag3_wdata = {TAG_RAM_DW{1'b0}};
65262                           assign icache_data0_cs = 1'b0;
65263                           assign icache_data0_we = 1'b0;
65264                           assign icache_data0_addr = {DATA_RAM_AW{1'b0}};
65265                           assign icache_data0_wdata = {DATA_RAM_DW{1'b0}};
65266                           assign icache_data1_cs = 1'b0;
65267                           assign icache_data1_we = 1'b0;
65268                           assign icache_data1_addr = {DATA_RAM_AW{1'b0}};
65269                           assign icache_data1_wdata = {DATA_RAM_DW{1'b0}};
65270                           assign icache_data2_cs = 1'b0;
65271                           assign icache_data2_we = 1'b0;
65272                           assign icache_data2_addr = {DATA_RAM_AW{1'b0}};
65273                           assign icache_data2_wdata = {DATA_RAM_DW{1'b0}};
65274                           assign icache_data3_cs = 1'b0;
65275                           assign icache_data3_we = 1'b0;
65276                           assign icache_data3_addr = {DATA_RAM_AW{1'b0}};
65277                           assign icache_data3_wdata = {DATA_RAM_DW{1'b0}};
65278                           assign icache_data4_cs = 1'b0;
65279                           assign icache_data4_we = 1'b0;
65280                           assign icache_data4_addr = {DATA_RAM_AW{1'b0}};
65281                           assign icache_data4_wdata = {DATA_RAM_DW{1'b0}};
65282                           assign icache_data5_cs = 1'b0;
65283                           assign icache_data5_we = 1'b0;
65284                           assign icache_data5_addr = {DATA_RAM_AW{1'b0}};
65285                           assign icache_data5_wdata = {DATA_RAM_DW{1'b0}};
65286                           assign icache_data6_cs = 1'b0;
65287                           assign icache_data6_we = 1'b0;
65288                           assign icache_data6_addr = {DATA_RAM_AW{1'b0}};
65289                           assign icache_data6_wdata = {DATA_RAM_DW{1'b0}};
65290                           assign icache_data7_cs = 1'b0;
65291                           assign icache_data7_we = 1'b0;
65292                           assign icache_data7_addr = {DATA_RAM_AW{1'b0}};
65293                           assign icache_data7_wdata = {DATA_RAM_DW{1'b0}};
65294                           assign fill2cache = 1'b0;
65295                           assign s273 = 1'b0;
65296                       end
65297                   endgenerate
65298                   generate
65299                       if (ICACHE_SIZE_KB != 0) begin:gen_lru_yes
65300                           wire [2:0] lru_rdata;
65301                           reg [2:0] s324;
65302                           wire s325;
65303                           wire s326;
65304                           wire [TAG_RAM_AW - 1:0] lru_raddr;
65305                           wire s327;
65306                           wire [TAG_RAM_AW - 1:0] lru_waddr;
65307                           wire [3:0] s328;
65308                           wire [2:0] s329;
65309                           wire [TAG_RAM_AW - 1:0] fb_alloc_index;
65310                           assign fb_alloc_index = ifu_icu_line_aq_index;
65311                           assign s327 = (s221 &amp; ~s224[2] &amp; s205 &amp; (|f2_hit_way)) | (fb_alloc &amp; ifu_icu_line_aq_attri[0]);
65312                           assign lru_waddr = ifu_icu_line_aq ? fb_alloc_index : s225[INDEX_MSB:INDEX_LSB];
65313                           assign s328 = ifu_icu_line_aq ? s272 : f2_hit_way;
65314                           assign s329 = s324;
65315                           assign s326 = (s206 &amp; ~s208[2]) &amp; s211;
65316                           assign lru_raddr = s209[INDEX_MSB:INDEX_LSB];
65317                           assign s325 = s326;
65318                           always @(posedge core_clk or negedge core_reset_n) begin
65319      1/1                      if (!core_reset_n) begin
65320      1/1                          s324 &lt;= 3'b0;
65321                               end
65322      1/1                      else if (s325) begin
65323      1/1                          s324 &lt;= lru_rdata;
65324                               end
                        MISSING_ELSE
65325                           end
65326                   
65327                           assign s299 = s324;
65328                           kv_lru #(
65329                               .TAG_AW(TAG_RAM_AW),
65330                               .LRU_INT(ICACHE_LRU_INT),
65331                               .WAY(ICACHE_WAY)
65332                           ) kv_icu_lru (
65333                               .lru_write(s327),
65334                               .lru_waddr(lru_waddr),
65335                               .lru_way_hit(s328),
65336                               .lru_ori_lru(s329),
65337                               .lru_read(s326),
65338                               .lru_raddr(lru_raddr),
65339                               .lru_rdata(lru_rdata),
65340                               .core_clk(core_clk),
65341                               .core_reset_n(core_reset_n)
65342                           );
65343                       end
65344                       else begin:gen_lru_no
65345                           assign s299 = 3'b0;
65346                       end
65347                   endgenerate
65348                   assign icu_ifu_bus_req_full = ~s3 &amp; ~s51 &amp; ~s99 &amp; ~s147;
65349                   assign s198 = s197 + {2'b0,s196} - {2'b0,s194};
65350                   assign s199 = s196 | s194;
65351                   assign s290 = s202 &amp; s240;
65352                   assign s291 = ifu_icu_kill | s201 | icu_ifu_line_aq_done | ~ifu_icu_line_aq;
65353                   assign s292 = (s290 | s289) &amp; ~s291;
65354                   assign s293 = s290 | s291;
65355                   always @(posedge core_clk or negedge core_reset_n) begin
65356      1/1              if (!core_reset_n) begin
65357      1/1                  s289 &lt;= 1'b0;
65358                       end
65359      1/1              else if (s293) begin
65360      1/1                  s289 &lt;= s292;
65361                       end
                        MISSING_ELSE
65362                   end
65363                   
65364                   assign icu_ifu_bus_req_event = agent_a_valid &amp; agent_a_ready &amp; s257 &amp; ~s284 &amp; ~s289;
65365                   always @(posedge core_clk or negedge core_reset_n) begin
65366      1/1              if (!core_reset_n) begin
65367      1/1                  s197 &lt;= 3'b0;
65368                       end
65369      1/1              else if (s199) begin
65370      1/1                  s197 &lt;= s198;
65371                       end
                        MISSING_ELSE
65372                   end
65373                   
65374                   assign s196 = agent_a_valid &amp; agent_a_ready;
65375                   assign s195 = s275 &amp; (agent_d_corrupt | agent_d_denied | agent_d_user[1]);
65376                   assign s194 = s31 | s79 | s127 | s175;
65377                   assign agent_d_ready = ~(s32 &amp; (s263[1:0] == 2'b00)) &amp; ~(s80 &amp; (s263[1:0] == 2'b01)) &amp; ~(s128 &amp; (s263[1:0] == 2'b10)) &amp; ~(s176 &amp; (s263[1:0] == 2'b11));
65378                   assign s28 = (s263[1:0] == 2'b00) &amp; agent_d_valid;
65379                   assign s76 = (s263[1:0] == 2'b01) &amp; agent_d_valid;
65380                   assign s124 = (s263[1:0] == 2'b10) &amp; agent_d_valid;
65381                   assign s172 = (s263[1:0] == 2'b11) &amp; agent_d_valid;
65382                   assign s29 = {256{(s263[1:0] == 2'b00)}} &amp; agent_d_data;
65383                   assign s77 = {256{(s263[1:0] == 2'b01)}} &amp; agent_d_data;
65384                   assign s125 = {256{(s263[1:0] == 2'b10)}} &amp; agent_d_data;
65385                   assign s173 = {256{(s263[1:0] == 2'b11)}} &amp; agent_d_data;
65386                   assign s30 = (s263[1:0] == 2'b00) &amp; s195;
65387                   assign s78 = (s263[1:0] == 2'b01) &amp; s195;
65388                   assign s126 = (s263[1:0] == 2'b10) &amp; s195;
65389                   assign s174 = (s263[1:0] == 2'b11) &amp; s195;
65390                   assign s256 = (s197 == 3'b0);
65391                   assign s267 = s265 &amp; ~fill2cache &amp; s201;
65392                   assign icu_ifu_line_op_req_done = s267 | (fb_force_fill &amp; ~s2 &amp; ~s50 &amp; ~s98 &amp; ~s146);
65393                   assign icu_standby_ready = s256 &amp; ~s18 &amp; ~s66 &amp; ~s114 &amp; ~s162;
65394                   always @(posedge core_clk or negedge core_reset_n) begin
65395      1/1              if (!core_reset_n) begin
65396      1/1                  s265 &lt;= 1'b0;
65397                       end
65398                       else begin
65399      1/1                  s265 &lt;= s201;
65400                       end
65401                   end
65402                   
65403                   assign s266 = s201 &amp; ~s265;
65404                   assign s17 = s266;
65405                   assign s65 = s266;
65406                   assign s113 = s266;
65407                   assign s161 = s266;
65408                   assign fb_aq_hit = s48 | s96 | s144 | s192;
65409                   assign s202 = s49 | s97 | s145 | s193;
65410                   kv_pma2axcache u_axcache(
65411                       .c2nc(1'b0),
65412                       .pma_mtype(ifu_icu_line_aq_attri[1 +:4]),
65413                       .arcache(fb_alloc_arcache),
65414                       .awcache(s260)
65415                   );
65416                   assign s259 = ({2{s9}} &amp; 2'b00) | ({2{s57}} &amp; 2'b01) | ({2{s105}} &amp; 2'b10) | ({2{s153}} &amp; 2'b11);
65417                   assign s9 = ifu_icu_line_aq &amp; ~fb_aq_hit &amp; ~s202 &amp; s3;
65418                   assign s57 = ifu_icu_line_aq &amp; ~fb_aq_hit &amp; ~s202 &amp; ~s3 &amp; s51;
65419                   assign s105 = ifu_icu_line_aq &amp; ~fb_aq_hit &amp; ~s202 &amp; ~s3 &amp; ~s51 &amp; s99;
65420                   assign s153 = ifu_icu_line_aq &amp; ~fb_aq_hit &amp; ~s202 &amp; ~s3 &amp; ~s51 &amp; ~s99 &amp; s147;
65421                   assign fb_alloc = s9 | s57 | s105 | s153;
65422                   assign s10 = ifu_icu_line_aq_addr;
65423                   assign s58 = ifu_icu_line_aq_addr;
65424                   assign s106 = ifu_icu_line_aq_addr;
65425                   assign s154 = ifu_icu_line_aq_addr;
65426                   assign s14 = ifu_icu_line_aq_attri[0];
65427                   assign s62 = ifu_icu_line_aq_attri[0];
65428                   assign s110 = ifu_icu_line_aq_attri[0];
65429                   assign s158 = ifu_icu_line_aq_attri[0];
65430                   assign s16 = fb_alloc_arcache;
65431                   assign s63 = fb_alloc_arcache;
65432                   assign s111 = fb_alloc_arcache;
65433                   assign s159 = fb_alloc_arcache;
65434                   assign s11 = ifu_icu_line_aq_addr[TAG_MSB:TAG_LSB];
65435                   assign s59 = ifu_icu_line_aq_addr[TAG_MSB:TAG_LSB];
65436                   assign s107 = ifu_icu_line_aq_addr[TAG_MSB:TAG_LSB];
65437                   assign s155 = ifu_icu_line_aq_addr[TAG_MSB:TAG_LSB];
65438                   assign s12 = ifu_icu_line_aq_index;
65439                   assign s60 = ifu_icu_line_aq_index;
65440                   assign s108 = ifu_icu_line_aq_index;
65441                   assign s156 = ifu_icu_line_aq_index;
65442                   assign s13 = ifu_icu_line_aq_attri[0] ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : {OFFSET_WIDTH{1'b0}};
65443                   assign s61 = ifu_icu_line_aq_attri[0] ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : {OFFSET_WIDTH{1'b0}};
65444                   assign s109 = ifu_icu_line_aq_attri[0] ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : {OFFSET_WIDTH{1'b0}};
65445                   assign s157 = ifu_icu_line_aq_attri[0] ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : {OFFSET_WIDTH{1'b0}};
65446                   assign s270 = (((&amp;s268) ? 4'b0 : s268) &amp; {4{(ICACHE_WAY == 4)}}) | (((&amp;s268[1:0]) ? 4'b0 : s268) &amp; {4{(ICACHE_WAY == 2)}}) | s269;
65447                   assign s298 = ifu_icu_line_aq_attri[14 +:3];
65448                   assign s271[2] = (&amp;s270[3:2]) ? 1'b0 : (&amp;s270[1:0]) ? 1'b1 : s298[2];
65449                   assign s271[1] = s270[3] ? 1'b0 : s270[2] ? 1'b1 : s298[1];
65450                   assign s271[0] = s270[1] ? 1'b0 : s270[0] ? 1'b1 : s298[0];
65451                   assign s272[3] = s271[2] &amp; s271[1];
65452                   assign s272[2] = s271[2] &amp; ~s271[1];
65453                   assign s272[1] = ~s271[2] &amp; s271[0];
65454                   assign s272[0] = ~s271[2] &amp; ~s271[0];
65455                   always @(posedge core_clk or negedge core_reset_n) begin
65456      1/1              if (!core_reset_n) begin
65457      1/1                  s268 &lt;= 4'b0;
65458      1/1                  s269 &lt;= 4'b0;
65459                       end
65460                       else begin
65461      1/1                  s268 &lt;= ifu_icu_line_aq_attri[6 +:4];
65462      1/1                  s269 &lt;= ifu_icu_line_aq_attri[10 +:4];
65463                       end
65464                   end
65465                   
65466                   assign fb_alloc_way = s272[0] ? 2'b00 : s272[1] ? 2'b01 : s272[2] ? 2'b10 : 2'b11;
65467                   assign s15 = fb_alloc_way;
65468                   assign s64 = fb_alloc_way;
65469                   assign s112 = fb_alloc_way;
65470                   assign s160 = fb_alloc_way;
65471                   assign s257 = (s297 == 2'b00) ? s6 : (s297 == 2'b01) ? s54 : (s297 == 2'b10) ? s102 : s150;
65472                   assign s258 = s297;
65473                   assign s262 = (s297 == 2'b00) ? s5 : (s297 == 2'b01) ? s53 : (s297 == 2'b10) ? s101 : s149;
65474                   assign agent_a_address = s257 ? {s262[PALEN - 1:6],6'b0} : {s262[PALEN - 1:3],3'b0};
65475                   assign agent_a_opcode = 3'd4;
65476                   assign s261 = (s257 == 1'b0) ? 3'd3 : 3'd6;
65477                   kv_zero_ext #(
65478                       .OW(TL_SIZE_WIDTH),
65479                       .IW(3)
65480                   ) u_a_size_data_ext (
65481                       .out(agent_a_size),
65482                       .in(s261)
65483                   );
65484                   assign agent_a_param = {3{1'b0}};
65485                   assign agent_a_corrupt = 1'b0;
65486                   assign agent_a_valid = (s4 | s52 | s100 | s148) &amp; (s197 != FB_DEPTH) &amp; ~fb_force_fill &amp; ~s283;
65487                   assign agent_a_source = s258[ICU_SOURCE_WIDTH - 1:0];
65488                   assign agent_a_data = 256'b0;
65489                   assign agent_a_mask[7:0] = {8{agent_a_address[4:3] == 2'b0}};
65490                   assign agent_a_mask[15:8] = {8{(agent_a_address[4:3] == 2'b01) | s257}};
65491                   assign agent_a_mask[23:16] = {8{(agent_a_address[4:3] == 2'b10) | s257}};
65492                   assign agent_a_mask[31:24] = {8{(agent_a_address[4:3] == 2'b11) | s257}};
65493                   assign agent_a_user[0] = cur_privilege_m | cur_privilege_s;
65494                   assign agent_a_user[1] = cur_privilege_s | cur_privilege_u;
65495                   assign agent_a_user[2] = 1'b1;
65496                   assign agent_a_user[3 +:4] = (s297 == 2'b00) ? s7 : (s297 == 2'b01) ? s55 : (s297 == 2'b10) ? s103 : s151;
65497                   assign agent_a_user[7] = 1'd0;
65498                   assign s8 = (s197 != FB_DEPTH) &amp; (s297 == 2'b00) &amp; agent_a_ready &amp; ~s283;
65499                   assign s56 = (s197 != FB_DEPTH) &amp; (s297 == 2'b01) &amp; agent_a_ready &amp; ~s283;
65500                   assign s104 = (s197 != FB_DEPTH) &amp; (s297 == 2'b10) &amp; agent_a_ready &amp; ~s283;
65501                   assign s152 = (s197 != FB_DEPTH) &amp; (s297 == 2'b11) &amp; agent_a_ready &amp; ~s283;
65502                   assign s33 = (s206 &amp; ~s208[2]);
65503                   assign s81 = (s206 &amp; ~s208[2]);
65504                   assign s129 = (s206 &amp; ~s208[2]);
65505                   assign s177 = (s206 &amp; ~s208[2]);
65506                   assign s34 = (s208[2:0] == 3'b1);
65507                   assign s82 = (s208[2:0] == 3'b1);
65508                   assign s130 = (s208[2:0] == 3'b1);
65509                   assign s178 = (s208[2:0] == 3'b1);
65510                   assign s43 = (ifu_icu_line_aq);
65511                   assign s91 = (ifu_icu_line_aq);
65512                   assign s139 = (ifu_icu_line_aq);
65513                   assign s187 = (ifu_icu_line_aq);
65514                   assign s35 = ifu_icu_f1_pa[TAG_MSB:TAG_LSB];
65515                   assign s83 = ifu_icu_f1_pa[TAG_MSB:TAG_LSB];
65516                   assign s131 = ifu_icu_f1_pa[TAG_MSB:TAG_LSB];
65517                   assign s179 = ifu_icu_f1_pa[TAG_MSB:TAG_LSB];
65518                   assign s44 = ifu_icu_line_aq_addr[TAG_MSB:TAG_LSB];
65519                   assign s92 = ifu_icu_line_aq_addr[TAG_MSB:TAG_LSB];
65520                   assign s140 = ifu_icu_line_aq_addr[TAG_MSB:TAG_LSB];
65521                   assign s188 = ifu_icu_line_aq_addr[TAG_MSB:TAG_LSB];
65522                   assign s36 = ifu_icu_f1_pa[INDEX_MSB:INDEX_LSB];
65523                   assign s84 = ifu_icu_f1_pa[INDEX_MSB:INDEX_LSB];
65524                   assign s132 = ifu_icu_f1_pa[INDEX_MSB:INDEX_LSB];
65525                   assign s180 = ifu_icu_f1_pa[INDEX_MSB:INDEX_LSB];
65526                   assign s45 = ifu_icu_line_aq_addr[INDEX_MSB:INDEX_LSB];
65527                   assign s93 = ifu_icu_line_aq_addr[INDEX_MSB:INDEX_LSB];
65528                   assign s141 = ifu_icu_line_aq_addr[INDEX_MSB:INDEX_LSB];
65529                   assign s189 = ifu_icu_line_aq_addr[INDEX_MSB:INDEX_LSB];
65530                   assign s37 = ifu_icu_f1_pa[OFFSET_MSB:OFFSET_LSB];
65531                   assign s85 = ifu_icu_f1_pa[OFFSET_MSB:OFFSET_LSB];
65532                   assign s133 = ifu_icu_f1_pa[OFFSET_MSB:OFFSET_LSB];
65533                   assign s181 = ifu_icu_f1_pa[OFFSET_MSB:OFFSET_LSB];
65534                   assign s46 = ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB];
65535                   assign s94 = ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB];
65536                   assign s142 = ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB];
65537                   assign s190 = ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB];
65538                   assign s38 = ifu_icu_f1_pa;
65539                   assign s86 = ifu_icu_f1_pa;
65540                   assign s134 = ifu_icu_f1_pa;
65541                   assign s182 = ifu_icu_f1_pa;
65542                   assign s47 = ifu_icu_line_aq_addr;
65543                   assign s95 = ifu_icu_line_aq_addr;
65544                   assign s143 = ifu_icu_line_aq_addr;
65545                   assign s191 = ifu_icu_line_aq_addr;
65546                   assign s19 = ~s75 &amp; ~s123 &amp; ~s171;
65547                   assign s67 = (~s18 &amp; ~s123 &amp; ~s171) | s75;
65548                   assign s115 = (~s18 &amp; ~s66 &amp; ~s171) | s123;
65549                   assign s163 = (~s18 &amp; ~s66 &amp; ~s114) | s171;
65550                   assign s294 = s277 - 2'b1;
65551                   assign s295 = s276[s294];
65552                   assign s297 = s276[s277];
65553                   assign s296 = ((s295 == 2'b00) &amp; s41 &amp; (ifu_icu_req_type == 3'b0)) | ((s295 == 2'b01) &amp; s89 &amp; (ifu_icu_req_type == 3'b0)) | ((s295 == 2'b10) &amp; s137 &amp; (ifu_icu_req_type == 3'b0)) | ((s295 == 2'b11) &amp; s185 &amp; (ifu_icu_req_type == 3'b0));
65554                   assign s285 = ((agent_a_valid &amp; agent_a_ready) | (s240 &amp; ~fb_alloc)) &amp; ~ifu_icu_kill &amp; ~s240;
65555                   assign s286 = s296 | ifu_icu_kill | s240;
65556                   assign s287 = (s283 &amp; ~s286) | s285;
65557                   assign s288 = s285 | s286;
65558                   always @(posedge core_clk or negedge core_reset_n) begin
65559      1/1              if (!core_reset_n) begin
65560      1/1                  s283 &lt;= 1'b0;
65561                       end
65562      1/1              else if (s288) begin
65563      1/1                  s283 &lt;= s287;
65564                       end
                        MISSING_ELSE
65565                   end
65566                   
65567                   always @(posedge core_clk or negedge core_reset_n) begin
65568      1/1              if (!core_reset_n) begin
65569      1/1                  s284 &lt;= 1'b0;
65570                       end
65571                       else begin
65572      1/1                  s284 &lt;= s283;
65573                       end
65574                   end
65575                   
65576                   integer s330;
65577                   always @(posedge core_clk or negedge core_reset_n) begin
65578      1/1              if (!core_reset_n) begin
65579      1/1                  for (s330 = 0; s330 &lt; 4; s330 = s330 + 1) begin
65580      1/1                      s276[s330] &lt;= 2'b0;
65581                           end
65582                       end
65583      1/1              else if (s240) begin
65584      1/1                  s276[0] &lt;= s243;
65585                       end
65586      1/1              else if (fb_alloc) begin
65587      <font color = "red">0/1     ==>          s276[0] &lt;= s276[0];</font>
65588      <font color = "red">0/1     ==>          s276[1] &lt;= (s280 == 2'd1) ? s259 : s276[1];</font>
65589      <font color = "red">0/1     ==>          s276[2] &lt;= (s280 == 2'd2) ? s259 : s276[2];</font>
65590      <font color = "red">0/1     ==>          s276[3] &lt;= (s280 == 2'd3) ? s259 : s276[3];</font>
65591                       end
                        MISSING_ELSE
65592                   end
65593                   
65594                   assign s282 = ifu_icu_kill | s240 | fb_alloc;
65595                   assign s281 = ifu_icu_kill ? 2'b0 : s240 ? 2'b1 : s280 + 2'b1;
65596                   always @(posedge core_clk or negedge core_reset_n) begin
65597      1/1              if (!core_reset_n) begin
65598      1/1                  s280 &lt;= 2'b0;
65599                       end
65600      1/1              else if (s282) begin
65601      1/1                  s280 &lt;= s281;
65602                       end
                        MISSING_ELSE
65603                   end
65604                   
65605                   assign s279 = ifu_icu_kill | s240 | (agent_a_valid &amp; agent_a_ready);
65606                   assign s278 = (ifu_icu_kill | (s240 &amp; fb_alloc)) ? 2'b0 : s240 ? 2'b1 : s277 + 2'b1;
65607                   always @(posedge core_clk or negedge core_reset_n) begin
65608      1/1              if (!core_reset_n) begin
65609      1/1                  s277 &lt;= 2'b0;
65610                       end
65611      1/1              else if (s279) begin
65612      1/1                  s277 &lt;= s278;
65613                       end
                        MISSING_ELSE
65614                   end
65615                   
65616                   assign fb_force_fill = s200;
65617                   kv_fb #(
65618                       .PALEN(PALEN),
65619                       .ICACHE_SIZE_KB(ICACHE_SIZE_KB),
65620                       .TAG_WIDTH(TAG_WIDTH),
65621                       .INDEX_WIDTH(INDEX_WIDTH),
65622                       .OFFSET_WIDTH(OFFSET_WIDTH)
65623                   ) u_kv_fb0 (
65624                       .core_clk(core_clk),
65625                       .core_reset_n(core_reset_n),
65626                       .ifu_icu_kill(ifu_icu_kill),
65627                       .icu_miss_flush(s240),
65628                       .fb_force_fill(fb_force_fill),
65629                       .fb_bus_req_valid(s4),
65630                       .fb_bus_req_pa(s5),
65631                       .fb_bus_req_cacheability(s6),
65632                       .fb_bus_req_arcache(s7),
65633                       .fb_bus_req_ready(s8),
65634                       .fb_valid(s2),
65635                       .fb_available(s3),
65636                       .fb_alloc(s9),
65637                       .fb_alloc_pa(s10),
65638                       .fb_alloc_tag(s11),
65639                       .fb_alloc_index(s12),
65640                       .fb_alloc_offset(s13),
65641                       .fb_alloc_fillable(s14),
65642                       .fb_alloc_arcache(s16),
65643                       .fb_alloc_way(s15),
65644                       .fb_invalidate(s17),
65645                       .fb_wr(s28),
65646                       .fb_wr_wait(s32),
65647                       .fb_wr_data(s29),
65648                       .fb_wr_error(s30),
65649                       .fb_wr_last(s31),
65650                       .fb_fill_valid(s18),
65651                       .fb_fill_ready(s19),
65652                       .fb_fill_way(s20),
65653                       .fb_fill_tag(s21),
65654                       .fb_fill_index(s22),
65655                       .fb_fill_data0(s23),
65656                       .fb_fill_data1(s24),
65657                       .fb_fill_data2(s25),
65658                       .fb_fill_data3(s26),
65659                       .fb_fill_last(s27),
65660                       .fb_aq_rd(s43),
65661                       .fb_aq_rd_tag(s44),
65662                       .fb_aq_rd_index(s45),
65663                       .fb_aq_rd_offset(s46),
65664                       .fb_aq_rd_pa(s47),
65665                       .fb_aq_wait_crit_word(s49),
65666                       .fb_aq_hit(s48),
65667                       .fb_f1_rd(s33),
65668                       .fb_f1_rd_prefetch(s34),
65669                       .fb_f1_rd_tag(s35),
65670                       .fb_f1_rd_index(s36),
65671                       .fb_f1_rd_offset(s37),
65672                       .fb_f1_rd_pa(s38),
65673                       .fb_f1_rd_data(s39),
65674                       .fb_f1_rd_error(s40),
65675                       .fb_f1_wait_crit_word(s42),
65676                       .fb_f1_hit(s41)
65677                   );
65678                   generate
65679                       if (FB_DEPTH != 3'b001) begin:gen_fb1_yes
65680                           kv_fb #(
65681                               .PALEN(PALEN),
65682                               .ICACHE_SIZE_KB(ICACHE_SIZE_KB),
65683                               .TAG_WIDTH(TAG_WIDTH),
65684                               .INDEX_WIDTH(INDEX_WIDTH),
65685                               .OFFSET_WIDTH(OFFSET_WIDTH)
65686                           ) u_kv_fb1 (
65687                               .core_clk(core_clk),
65688                               .core_reset_n(core_reset_n),
65689                               .ifu_icu_kill(ifu_icu_kill),
65690                               .icu_miss_flush(s240),
65691                               .fb_force_fill(fb_force_fill),
65692                               .fb_bus_req_valid(s52),
65693                               .fb_bus_req_pa(s53),
65694                               .fb_bus_req_cacheability(s54),
65695                               .fb_bus_req_arcache(s55),
65696                               .fb_bus_req_ready(s56),
65697                               .fb_valid(s50),
65698                               .fb_available(s51),
65699                               .fb_alloc(s57),
65700                               .fb_alloc_pa(s58),
65701                               .fb_alloc_tag(s59),
65702                               .fb_alloc_index(s60),
65703                               .fb_alloc_offset(s61),
65704                               .fb_alloc_fillable(s62),
65705                               .fb_alloc_arcache(s63),
65706                               .fb_alloc_way(s64),
65707                               .fb_invalidate(s65),
65708                               .fb_wr(s76),
65709                               .fb_wr_wait(s80),
65710                               .fb_wr_data(s77),
65711                               .fb_wr_error(s78),
65712                               .fb_wr_last(s79),
65713                               .fb_fill_valid(s66),
65714                               .fb_fill_ready(s67),
65715                               .fb_fill_way(s68),
65716                               .fb_fill_tag(s69),
65717                               .fb_fill_index(s70),
65718                               .fb_fill_data0(s71),
65719                               .fb_fill_data1(s72),
65720                               .fb_fill_data2(s73),
65721                               .fb_fill_data3(s74),
65722                               .fb_fill_last(s75),
65723                               .fb_aq_rd(s91),
65724                               .fb_aq_rd_tag(s92),
65725                               .fb_aq_rd_index(s93),
65726                               .fb_aq_rd_offset(s94),
65727                               .fb_aq_rd_pa(s95),
65728                               .fb_aq_wait_crit_word(s97),
65729                               .fb_aq_hit(s96),
65730                               .fb_f1_rd(s81),
65731                               .fb_f1_rd_prefetch(s82),
65732                               .fb_f1_rd_tag(s83),
65733                               .fb_f1_rd_index(s84),
65734                               .fb_f1_rd_offset(s85),
65735                               .fb_f1_rd_pa(s86),
65736                               .fb_f1_rd_data(s87),
65737                               .fb_f1_rd_error(s88),
65738                               .fb_f1_wait_crit_word(s90),
65739                               .fb_f1_hit(s89)
65740                           );
65741                       end
65742                       else begin:gen_fb1_no
65743                           wire nds_unused_fb1_no = (|s59) | (|s58) | (|s60) | (|s61) | (|s63) | s62 | (|s64) | (|s95) | (|s92) | (|s93) | (|s94) | s91 | (|s83) | s82 | (|s86) | (|s84) | (|s85) | s78 | s76 | (|s77) | s56 | s65;
65744                           assign s52 = 1'b0;
65745                           assign s53 = {PALEN{1'b0}};
65746                           assign s54 = 1'b0;
65747                           assign s55 = 4'b0;
65748                           assign s50 = 1'b0;
65749                           assign s51 = 1'b0;
65750                           assign s80 = 1'b0;
65751                           assign s79 = 1'b0;
65752                           assign s66 = 1'b0;
65753                           assign s68 = 2'b0;
65754                           assign s69 = {TAG_WIDTH{1'b0}};
65755                           assign s70 = {INDEX_WIDTH{1'b0}};
65756                           assign s71 = 64'b0;
65757                           assign s72 = 64'b0;
65758                           assign s73 = 64'b0;
65759                           assign s74 = 64'b0;
65760                           assign s75 = 1'b0;
65761                           assign s97 = 1'b0;
65762                           assign s96 = 1'b0;
65763                           assign s87 = 64'b0;
65764                           assign s88 = 1'b0;
65765                           assign s90 = 1'b0;
65766                           assign s89 = 1'b0;
65767                       end
65768                   endgenerate
65769                   generate
65770                       if ((FB_DEPTH != 3'b001) &amp;&amp; (FB_DEPTH != 3'b010)) begin:gen_fb2_yes
65771                           kv_fb #(
65772                               .PALEN(PALEN),
65773                               .ICACHE_SIZE_KB(ICACHE_SIZE_KB),
65774                               .TAG_WIDTH(TAG_WIDTH),
65775                               .INDEX_WIDTH(INDEX_WIDTH),
65776                               .OFFSET_WIDTH(OFFSET_WIDTH)
65777                           ) u_kv_fb2 (
65778                               .core_clk(core_clk),
65779                               .core_reset_n(core_reset_n),
65780                               .ifu_icu_kill(ifu_icu_kill),
65781                               .icu_miss_flush(s240),
65782                               .fb_force_fill(fb_force_fill),
65783                               .fb_bus_req_valid(s100),
65784                               .fb_bus_req_pa(s101),
65785                               .fb_bus_req_cacheability(s102),
65786                               .fb_bus_req_arcache(s103),
65787                               .fb_bus_req_ready(s104),
65788                               .fb_valid(s98),
65789                               .fb_available(s99),
65790                               .fb_alloc(s105),
65791                               .fb_alloc_pa(s106),
65792                               .fb_alloc_tag(s107),
65793                               .fb_alloc_index(s108),
65794                               .fb_alloc_offset(s109),
65795                               .fb_alloc_fillable(s110),
65796                               .fb_alloc_arcache(s111),
65797                               .fb_alloc_way(s112),
65798                               .fb_invalidate(s113),
65799                               .fb_wr(s124),
65800                               .fb_wr_wait(s128),
65801                               .fb_wr_data(s125),
65802                               .fb_wr_error(s126),
65803                               .fb_wr_last(s127),
65804                               .fb_fill_valid(s114),
65805                               .fb_fill_ready(s115),
65806                               .fb_fill_way(s116),
65807                               .fb_fill_tag(s117),
65808                               .fb_fill_index(s118),
65809                               .fb_fill_data0(s119),
65810                               .fb_fill_data1(s120),
65811                               .fb_fill_data2(s121),
65812                               .fb_fill_data3(s122),
65813                               .fb_fill_last(s123),
65814                               .fb_aq_rd(s139),
65815                               .fb_aq_rd_tag(s140),
65816                               .fb_aq_rd_index(s141),
65817                               .fb_aq_rd_offset(s142),
65818                               .fb_aq_rd_pa(s143),
65819                               .fb_aq_wait_crit_word(s145),
65820                               .fb_aq_hit(s144),
65821                               .fb_f1_rd(s129),
65822                               .fb_f1_rd_prefetch(s130),
65823                               .fb_f1_rd_tag(s131),
65824                               .fb_f1_rd_index(s132),
65825                               .fb_f1_rd_offset(s133),
65826                               .fb_f1_rd_pa(s134),
65827                               .fb_f1_rd_data(s135),
65828                               .fb_f1_rd_error(s136),
65829                               .fb_f1_wait_crit_word(s138),
65830                               .fb_f1_hit(s137)
65831                           );
65832                       end
65833                       else begin:gen_fb2_no
65834                           wire nds_unused_fb2_no = (|s107) | (|s106) | (|s108) | (|s109) | (|s111) | s110 | (|s112) | (|s143) | (|s140) | (|s141) | (|s142) | s139 | (|s131) | s130 | (|s134) | (|s132) | (|s133) | s126 | s124 | (|s125) | s104 | s113;
65835                           assign s100 = 1'b0;
65836                           assign s101 = {PALEN{1'b0}};
65837                           assign s102 = 1'b0;
65838                           assign s103 = 4'b0;
65839                           assign s98 = 1'b0;
65840                           assign s99 = 1'b0;
65841                           assign s128 = 1'b0;
65842                           assign s127 = 1'b0;
65843                           assign s114 = 1'b0;
65844                           assign s116 = 2'b0;
65845                           assign s117 = {TAG_WIDTH{1'b0}};
65846                           assign s118 = {INDEX_WIDTH{1'b0}};
65847                           assign s119 = 64'b0;
65848                           assign s120 = 64'b0;
65849                           assign s121 = 64'b0;
65850                           assign s122 = 64'b0;
65851                           assign s123 = 1'b0;
65852                           assign s145 = 1'b0;
65853                           assign s144 = 1'b0;
65854                           assign s135 = 64'b0;
65855                           assign s136 = 1'b0;
65856                           assign s138 = 1'b0;
65857                           assign s137 = 1'b0;
65858                       end
65859                   endgenerate
65860                   generate
65861                       if ((FB_DEPTH == 3'b100)) begin:gen_fb3_yes
65862                           kv_fb #(
65863                               .PALEN(PALEN),
65864                               .ICACHE_SIZE_KB(ICACHE_SIZE_KB),
65865                               .TAG_WIDTH(TAG_WIDTH),
65866                               .INDEX_WIDTH(INDEX_WIDTH),
65867                               .OFFSET_WIDTH(OFFSET_WIDTH)
65868                           ) u_kv_fb3 (
65869                               .core_clk(core_clk),
65870                               .core_reset_n(core_reset_n),
65871                               .ifu_icu_kill(ifu_icu_kill),
65872                               .icu_miss_flush(s240),
65873                               .fb_force_fill(fb_force_fill),
65874                               .fb_bus_req_valid(s148),
65875                               .fb_bus_req_pa(s149),
65876                               .fb_bus_req_cacheability(s150),
65877                               .fb_bus_req_arcache(s151),
65878                               .fb_bus_req_ready(s152),
65879                               .fb_valid(s146),
65880                               .fb_available(s147),
65881                               .fb_alloc(s153),
65882                               .fb_alloc_pa(s154),
65883                               .fb_alloc_tag(s155),
65884                               .fb_alloc_index(s156),
65885                               .fb_alloc_offset(s157),
65886                               .fb_alloc_fillable(s158),
65887                               .fb_alloc_arcache(s159),
65888                               .fb_alloc_way(s160),
65889                               .fb_invalidate(s161),
65890                               .fb_wr(s172),
65891                               .fb_wr_wait(s176),
65892                               .fb_wr_data(s173),
65893                               .fb_wr_error(s174),
65894                               .fb_wr_last(s175),
65895                               .fb_fill_valid(s162),
65896                               .fb_fill_ready(s163),
65897                               .fb_fill_way(s164),
65898                               .fb_fill_tag(s165),
65899                               .fb_fill_index(s166),
65900                               .fb_fill_data0(s167),
65901                               .fb_fill_data1(s168),
65902                               .fb_fill_data2(s169),
65903                               .fb_fill_data3(s170),
65904                               .fb_fill_last(s171),
65905                               .fb_aq_rd(s187),
65906                               .fb_aq_rd_tag(s188),
65907                               .fb_aq_rd_index(s189),
65908                               .fb_aq_rd_offset(s190),
65909                               .fb_aq_rd_pa(s191),
65910                               .fb_aq_wait_crit_word(s193),
65911                               .fb_aq_hit(s192),
65912                               .fb_f1_rd(s177),
65913                               .fb_f1_rd_prefetch(s178),
65914                               .fb_f1_rd_tag(s179),
65915                               .fb_f1_rd_index(s180),
65916                               .fb_f1_rd_offset(s181),
65917                               .fb_f1_rd_pa(s182),
65918                               .fb_f1_rd_data(s183),
65919                               .fb_f1_rd_error(s184),
65920                               .fb_f1_wait_crit_word(s186),
65921                               .fb_f1_hit(s185)
65922                           );
65923                       end
65924                       else begin:gen_fb3_no
65925                           wire nds_unused_fb3_no = (|s155) | (|s154) | (|s156) | (|s157) | (|s159) | s158 | (|s160) | (|s191) | (|s188) | (|s189) | (|s190) | s187 | (|s179) | s178 | (|s182) | (|s180) | (|s181) | s174 | s172 | (|s173) | s152 | s161;
65926                           assign s148 = 1'b0;
65927                           assign s149 = {PALEN{1'b0}};
65928                           assign s150 = 1'b0;
65929                           assign s151 = 4'b0;
65930                           assign s146 = 1'b0;
65931                           assign s147 = 1'b0;
65932                           assign s176 = 1'b0;
65933                           assign s175 = 1'b0;
65934                           assign s162 = 1'b0;
65935                           assign s164 = 2'b0;
65936                           assign s165 = {TAG_WIDTH{1'b0}};
65937                           assign s166 = {INDEX_WIDTH{1'b0}};
65938                           assign s167 = 64'b0;
65939                           assign s168 = 64'b0;
65940                           assign s169 = 64'b0;
65941                           assign s170 = 64'b0;
65942                           assign s171 = 1'b0;
65943                           assign s193 = 1'b0;
65944                           assign s192 = 1'b0;
65945                           assign s183 = 64'b0;
65946                           assign s184 = 1'b0;
65947                           assign s186 = 1'b0;
65948                           assign s185 = 1'b0;
65949                       end
65950                   endgenerate
65951                   assign s228 = s273;
65952                   assign icu_ifu_req_ready = ((ifu_icu_req_type == 3'b0) &amp; ~fill2cache) | ((ifu_icu_req_type == 3'b1) &amp; ~s228) | (ifu_icu_req_type[2] &amp; ~fill2cache);
65953                   assign s214 = ifu_icu_req_valid &amp; icu_ifu_req_ready &amp; ~(ifu_icu_req_type[2] &amp; ifu_icu_req_type[0]);
65954                   assign s207 = ifu_icu_req_valid &amp; icu_ifu_req_ready &amp; ~(ifu_icu_req_type[2] &amp; ifu_icu_req_type[0]);
65955                   always @(posedge core_clk or negedge core_reset_n) begin
65956      1/1              if (!core_reset_n) begin
65957      1/1                  s206 &lt;= 1'b0;
65958                       end
65959                       else begin
65960      1/1                  s206 &lt;= s207;
65961                       end
65962                   end
65963                   
65964                   always @(posedge core_clk or negedge core_reset_n) begin
65965      1/1              if (!core_reset_n) begin
65966      1/1                  s208 &lt;= 3'b0;
65967      1/1                  s209 &lt;= {VALEN{1'b0}};
65968      1/1                  s210 &lt;= 1'b0;
65969      1/1                  s213 &lt;= 1'b0;
65970      1/1                  s211 &lt;= 1'b0;
65971      1/1                  s212 &lt;= 2'b0;
65972                       end
65973      1/1              else if (s214) begin
65974      1/1                  s208 &lt;= ifu_icu_req_type;
65975      1/1                  s209 &lt;= ifu_icu_req_addr;
65976      1/1                  s210 &lt;= ifu_icu_req_tag;
65977      1/1                  s213 &lt;= s274;
65978      1/1                  s211 &lt;= ifu_icu_req_nonseq;
65979      1/1                  s212 &lt;= ifu_icu_req_rd_word;
65980                       end
                        MISSING_ELSE
65981                   end
65982                   
65983                   assign s215 = s209[2:1];
65984                   assign s216 = (s215 == 2'b00) ? 4'b1111 : (s215 == 2'b01) ? 4'b0111 : (s215 == 2'b10) ? 4'b0011 : 4'b0001;
65985                   assign s217 = s41 | s89 | s137 | s185;
65986                   assign s218 = s42 | s90 | s138 | s186;
65987                   assign s219 = (s39 &amp; {64{s41 &amp; s33}}) | (s87 &amp; {64{s89 &amp; s81}}) | (s135 &amp; {64{s137 &amp; s129}}) | (s183 &amp; {64{s185 &amp; s177}});
65988                   assign s220 = (s40 &amp; s33 &amp; s41) | (s88 &amp; s81 &amp; s89) | (s136 &amp; s129 &amp; s137) | (s184 &amp; s177 &amp; s185);
65989                   assign s226 = s206 &amp; ~ifu_icu_kill;
65990                   assign s222 = s206 &amp; ~ifu_icu_kill;
65991                   always @(posedge core_clk or negedge core_reset_n) begin
65992      1/1              if (!core_reset_n) begin
65993      1/1                  s221 &lt;= 1'b0;
65994                       end
65995                       else begin
65996      1/1                  s221 &lt;= s222;
65997                       end
65998                   end
65999                   
66000                   always @(posedge core_clk or negedge core_reset_n) begin
66001      1/1              if (!core_reset_n) begin
66002      1/1                  s223 &lt;= 1'b0;
66003      1/1                  s224 &lt;= 3'b0;
66004      1/1                  s225 &lt;= {VALEN{1'b0}};
66005      1/1                  s227 &lt;= 4'b0;
66006      1/1                  s229 &lt;= 1'b0;
66007      1/1                  s230 &lt;= 1'b0;
66008      1/1                  s231 &lt;= 64'b0;
66009      1/1                  s232 &lt;= 1'b0;
66010      1/1                  s233 &lt;= 2'b0;
66011                       end
66012      1/1              else if (s226) begin
66013      1/1                  s223 &lt;= s210;
66014      1/1                  s224 &lt;= s208;
66015      1/1                  s225 &lt;= s209;
66016      1/1                  s227 &lt;= s216;
66017      1/1                  s229 &lt;= s217;
66018      1/1                  s230 &lt;= s218;
66019      1/1                  s231 &lt;= s219;
66020      1/1                  s232 &lt;= s220;
66021      1/1                  s233 &lt;= s212;
66022                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1208.html" >kv_icu</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>106</td><td>83</td><td>78.30</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>106</td><td>83</td><td>78.30</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64946
 EXPRESSION (s202 ? s244 : s259)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64947
 EXPRESSION (s49 ? 2'b0 : (s97 ? 2'b1 : (s145 ? 2'd2 : 2'd3)))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64947
 SUB-EXPRESSION (s97 ? 2'b1 : (s145 ? 2'd2 : 2'd3))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64947
 SUB-EXPRESSION (s145 ? 2'd2 : 2'd3)
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64949
 EXPRESSION (s240 ? 3'b0 : ((s247 + 3'b100)))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64959
 EXPRESSION (s240 ? s243 : s241)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64960
 EXPRESSION (s240 ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : s248)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64961
 EXPRESSION (s240 ? ifu_icu_line_aq_attri[0] : s246)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64977
 EXPRESSION (s205 ? ((~f2_hit)) : ((~s229)))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65042
 EXPRESSION (s300 ? s305 : ((f2_hit_way &amp; {4 {s213}})))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65107
 EXPRESSION 
 Number  Term
      1  ((|gen_ic_ctrl_yes.s311)) ? gen_ic_ctrl_yes.s311 : (((ifu_icu_req_valid &amp; (&amp;ifu_icu_req_type[2:1]))) ? gen_ic_ctrl_yes.s310 : (((ifu_icu_req_valid &amp; (~(|ifu_icu_req_type[2:1])))) ? ({4 {(~s274)}}) : 4'b0)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65107
 SUB-EXPRESSION 
 Number  Term
      1  ((ifu_icu_req_valid &amp; (&amp;ifu_icu_req_type[2:1]))) ? gen_ic_ctrl_yes.s310 : (((ifu_icu_req_valid &amp; (~(|ifu_icu_req_type[2:1])))) ? ({4 {(~s274)}}) : 4'b0))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65107
 SUB-EXPRESSION (((ifu_icu_req_valid &amp; (~(|ifu_icu_req_type[2:1])))) ? ({4 {(~s274)}}) : 4'b0)
                 -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65111
 EXPRESSION 
 Number  Term
      1  ((ifu_icu_req_valid &amp; (^ifu_icu_req_type[2:1]))) ? gen_ic_ctrl_yes.s310 : (((ifu_icu_req_valid &amp; (ifu_icu_req_type == 3'b0))) ? (s274 ? (s300 ? s305 : f2_hit_way) : 4'hf) : 4'b0))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65111
 SUB-EXPRESSION (((ifu_icu_req_valid &amp; (ifu_icu_req_type == 3'b0))) ? (s274 ? (s300 ? s305 : f2_hit_way) : 4'hf) : 4'b0)
                 -------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65111
 SUB-EXPRESSION (s274 ? (s300 ? s305 : f2_hit_way) : 4'hf)
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65111
 SUB-EXPRESSION (s300 ? s305 : f2_hit_way)
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65312
 EXPRESSION (ifu_icu_line_aq ? gen_lru_yes.fb_alloc_index : s225[INDEX_MSB:INDEX_LSB])
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65313
 EXPRESSION (ifu_icu_line_aq ? s272 : f2_hit_way)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65442
 EXPRESSION (ifu_icu_line_aq_attri[0] ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : ({OFFSET_WIDTH {1'b0}}))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65443
 EXPRESSION (ifu_icu_line_aq_attri[0] ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : ({OFFSET_WIDTH {1'b0}}))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65444
 EXPRESSION (ifu_icu_line_aq_attri[0] ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : ({OFFSET_WIDTH {1'b0}}))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65445
 EXPRESSION (ifu_icu_line_aq_attri[0] ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : ({OFFSET_WIDTH {1'b0}}))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65448
 EXPRESSION (((&amp;s270[3:2])) ? 1'b0 : (((&amp;s270[1:0])) ? 1'b1 : s298[2]))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65448
 SUB-EXPRESSION (((&amp;s270[1:0])) ? 1'b1 : s298[2])
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65449
 EXPRESSION (s270[3] ? 1'b0 : (s270[2] ? 1'b1 : s298[1]))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65449
 SUB-EXPRESSION (s270[2] ? 1'b1 : s298[1])
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65450
 EXPRESSION (s270[1] ? 1'b0 : (s270[0] ? 1'b1 : s298[0]))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65450
 SUB-EXPRESSION (s270[0] ? 1'b1 : s298[0])
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65466
 EXPRESSION (s272[0] ? 2'b0 : (s272[1] ? 2'b1 : (s272[2] ? 2'b10 : 2'b11)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65466
 SUB-EXPRESSION (s272[1] ? 2'b1 : (s272[2] ? 2'b10 : 2'b11))
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65466
 SUB-EXPRESSION (s272[2] ? 2'b10 : 2'b11)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65471
 EXPRESSION ((s297 == 2'b0) ? s6 : ((s297 == 2'b1) ? s54 : ((s297 == 2'b10) ? s102 : s150)))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65471
 SUB-EXPRESSION ((s297 == 2'b1) ? s54 : ((s297 == 2'b10) ? s102 : s150))
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65471
 SUB-EXPRESSION ((s297 == 2'b10) ? s102 : s150)
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65473
 EXPRESSION ((s297 == 2'b0) ? s5 : ((s297 == 2'b1) ? s53 : ((s297 == 2'b10) ? s101 : s149)))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65473
 SUB-EXPRESSION ((s297 == 2'b1) ? s53 : ((s297 == 2'b10) ? s101 : s149))
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65473
 SUB-EXPRESSION ((s297 == 2'b10) ? s101 : s149)
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65474
 EXPRESSION (s257 ? ({s262[(PALEN - 1):6], 6'b0}) : ({s262[(PALEN - 1):3], 3'b0}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65476
 EXPRESSION ((s257 == 1'b0) ? 3'd3 : 3'd6)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65496
 EXPRESSION ((s297 == 2'b0) ? s7 : ((s297 == 2'b1) ? s55 : ((s297 == 2'b10) ? s103 : s151)))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65496
 SUB-EXPRESSION ((s297 == 2'b1) ? s55 : ((s297 == 2'b10) ? s103 : s151))
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65496
 SUB-EXPRESSION ((s297 == 2'b10) ? s103 : s151)
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65588
 EXPRESSION ((s280 == 2'b1) ? s259 : s276[1])
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65589
 EXPRESSION ((s280 == 2'd2) ? s259 : s276[2])
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65590
 EXPRESSION ((s280 == 2'd3) ? s259 : s276[3])
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65595
 EXPRESSION (ifu_icu_kill ? 2'b0 : (s240 ? 2'b1 : ((s280 + 2'b1))))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65595
 SUB-EXPRESSION (s240 ? 2'b1 : ((s280 + 2'b1)))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65606
 EXPRESSION (((ifu_icu_kill | (s240 &amp; fb_alloc))) ? 2'b0 : (s240 ? 2'b1 : ((s277 + 2'b1))))
             ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65606
 SUB-EXPRESSION (s240 ? 2'b1 : ((s277 + 2'b1)))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65984
 EXPRESSION ((s215 == 2'b0) ? 4'b1111 : ((s215 == 2'b1) ? 4'b0111 : ((s215 == 2'b10) ? 4'b0011 : 4'b1)))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65984
 SUB-EXPRESSION ((s215 == 2'b1) ? 4'b0111 : ((s215 == 2'b10) ? 4'b0011 : 4'b1))
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65984
 SUB-EXPRESSION ((s215 == 2'b10) ? 4'b0011 : 4'b1)
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1208.html" >kv_icu</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">118</td>
<td class="rt">72</td>
<td class="rt">61.02 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">2728</td>
<td class="rt">1893</td>
<td class="rt">69.39 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1364</td>
<td class="rt">962</td>
<td class="rt">70.53 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1364</td>
<td class="rt">931</td>
<td class="rt">68.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">118</td>
<td class="rt">72</td>
<td class="rt">61.02 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">2728</td>
<td class="rt">1893</td>
<td class="rt">69.39 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1364</td>
<td class="rt">962</td>
<td class="rt">70.53 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1364</td>
<td class="rt">931</td>
<td class="rt">68.26 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_ic_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_m</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_bus_req_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_bus_req_event</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_type[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_nonseq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_rd_word[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_tag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_f1_pa[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_f2_cacheable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_f2_cctl_pref</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_wdata[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_req_wecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_resp_valid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_resp_tag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_resp_rdata[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[17:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[23:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[26:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[33:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_resp_status[35:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_aq</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_index[12:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_attri[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_attri[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_attri[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_attri[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_attri[13:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_aq_attri[16:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_line_aq_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_ifu_line_aq_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_icu_line_op_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_op[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_icu_line_op[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_ifu_line_op_req_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_standby_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_opcode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_param[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_size[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_size[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_address[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_address[13:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_address[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_address[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_address[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_address[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_address[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_address[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_address[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_address[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_address[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_address[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_address[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_mask[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_corrupt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_user[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_user[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_user[6:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_user[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_source[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_source[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icu_a_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_d_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_d_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_d_denied</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_d_corrupt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_d_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_d_source[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_d_sink[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_d_sink[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icu_d_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icu_d_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag0_wdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag0_wdata[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag0_wdata[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag0_wdata[18:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag0_wdata[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag0_wdata[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag0_wdata[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag0_rdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag0_rdata[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag0_rdata[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag0_rdata[18:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag0_rdata[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag0_rdata[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag0_rdata[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag0_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data0_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data0_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data0_rdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data0_rdata[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data0_rdata[8:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data0_rdata[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data0_rdata[12:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data0_rdata[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data0_rdata[31:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag1_wdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag1_wdata[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag1_wdata[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag1_wdata[18:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag1_wdata[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag1_wdata[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag1_wdata[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag1_rdata[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag1_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data1_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data1_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data1_rdata[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data1_rdata[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data1_rdata[24:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data1_rdata[25]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data1_rdata[31:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag2_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag2_wdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag2_wdata[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag2_wdata[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag2_wdata[18:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag2_wdata[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag2_wdata[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag2_wdata[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag2_rdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag2_rdata[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag2_rdata[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag2_rdata[18:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag2_rdata[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag2_rdata[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag2_rdata[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag2_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data2_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data2_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data2_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data2_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data2_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data2_rdata[8:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data2_rdata[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data2_rdata[31:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag3_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag3_wdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag3_wdata[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag3_wdata[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag3_wdata[18:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag3_wdata[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag3_wdata[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag3_wdata[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag3_rdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag3_rdata[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag3_rdata[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag3_rdata[18:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag3_rdata[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag3_rdata[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag3_rdata[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_tag3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_tag3_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data3_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data3_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data3_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data3_rdata[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data3_rdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data3_rdata[18:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data3_rdata[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data3_rdata[29:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data3_rdata[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data3_rdata[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data4_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data4_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data4_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data4_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data4_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data4_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data4_rdata[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data4_rdata[7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data4_rdata[31:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data5_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data5_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data5_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data5_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data5_rdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data5_rdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data5_rdata[18:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data5_rdata[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data5_rdata[21:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data5_rdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data5_rdata[31:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data6_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data6_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data6_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data6_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data6_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data6_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data6_rdata[9:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data6_rdata[10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data6_rdata[24:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data6_rdata[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data6_rdata[31:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data7_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data7_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data7_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data7_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data7_rdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data7_rdata[10:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data7_rdata[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data7_rdata[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data7_rdata[26:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data7_rdata[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data7_rdata[29:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data7_rdata[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data7_rdata[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1208.html" >kv_icu</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">117</td>
<td class="rt">85.40 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">64946</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">64947</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">64949</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">64959</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">64960</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">64961</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">64977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65042</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65442</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65443</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65444</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65445</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">65448</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">65449</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">65450</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65466</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">65471</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">65473</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65474</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65476</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">65496</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65595</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65606</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65984</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65107</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>TERNARY</td>
<td class="rt">65111</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65312</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65313</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64922</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64934</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64951</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65024</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65033</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65356</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65366</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65395</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65456</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65568</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">65578</td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65597</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65608</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65956</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65965</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65992</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">66001</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65083</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">65319</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64946      assign s243 = s202 ? s244 : s259;
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64947      assign s244 = s49 ? 2'd0 : s97 ? 2'd1 : s145 ? 2'd2 : 2'd3;
                             <font color = "green">-1-</font>          <font color = "green">-2-</font>           <font color = "red">-3-</font>      
                             <font color = "green">==></font>          <font color = "green">==></font>           <font color = "red">==></font>      
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64949      assign s250 = s240 ? 3'b0 : s247 + 3'b100;
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64959      assign s242 = s240 ? s243 : s241;
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64960      assign s249 = s240 ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : s248;
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64961      assign s245 = s240 ? ifu_icu_line_aq_attri[0] : s246;
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64977      assign icu_ifu_resp_status[22] = s205 ? ~f2_hit : ~s229;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65042      assign f1_same_line_hit_way = s300 ? s305 : f2_hit_way & {4{s213}};
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65442      assign s13 = ifu_icu_line_aq_attri[0] ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : {OFFSET_WIDTH{1'b0}};
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65443      assign s61 = ifu_icu_line_aq_attri[0] ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : {OFFSET_WIDTH{1'b0}};
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65444      assign s109 = ifu_icu_line_aq_attri[0] ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : {OFFSET_WIDTH{1'b0}};
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65445      assign s157 = ifu_icu_line_aq_attri[0] ? ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB] : {OFFSET_WIDTH{1'b0}};
                                                  <font color = "green">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65448      assign s271[2] = (&s270[3:2]) ? 1'b0 : (&s270[1:0]) ? 1'b1 : s298[2];
                                         <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                         <font color = "red">==></font>                   <font color = "red">==></font>   
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65449      assign s271[1] = s270[3] ? 1'b0 : s270[2] ? 1'b1 : s298[1];
                                    <font color = "red">-1-</font>              <font color = "red">-2-</font>   
                                    <font color = "red">==></font>              <font color = "red">==></font>   
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65450      assign s271[0] = s270[1] ? 1'b0 : s270[0] ? 1'b1 : s298[0];
                                    <font color = "red">-1-</font>              <font color = "red">-2-</font>   
                                    <font color = "red">==></font>              <font color = "red">==></font>   
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65466      assign fb_alloc_way = s272[0] ? 2'b00 : s272[1] ? 2'b01 : s272[2] ? 2'b10 : 2'b11;
                                         <font color = "green">-1-</font>               <font color = "green">-2-</font>               <font color = "green">-3-</font>      
                                         <font color = "green">==></font>               <font color = "green">==></font>               <font color = "green">==></font>      
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65471      assign s257 = (s297 == 2'b00) ? s6 : (s297 == 2'b01) ? s54 : (s297 == 2'b10) ? s102 : s150;
                                         <font color = "green">-1-</font>                    <font color = "red">-2-</font>                     <font color = "red">-3-</font>      
                                         <font color = "green">==></font>                    <font color = "green">==></font>                     <font color = "red">==></font>      
                                                                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65473      assign s262 = (s297 == 2'b00) ? s5 : (s297 == 2'b01) ? s53 : (s297 == 2'b10) ? s101 : s149;
                                         <font color = "green">-1-</font>                    <font color = "red">-2-</font>                     <font color = "red">-3-</font>      
                                         <font color = "green">==></font>                    <font color = "green">==></font>                     <font color = "red">==></font>      
                                                                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65474      assign agent_a_address = s257 ? {s262[PALEN - 1:6],6'b0} : {s262[PALEN - 1:3],3'b0};
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65476      assign s261 = (s257 == 1'b0) ? 3'd3 : 3'd6;
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65496      assign agent_a_user[3 +:4] = (s297 == 2'b00) ? s7 : (s297 == 2'b01) ? s55 : (s297 == 2'b10) ? s103 : s151;
                                                        <font color = "green">-1-</font>                    <font color = "red">-2-</font>                     <font color = "red">-3-</font>      
                                                        <font color = "green">==></font>                    <font color = "green">==></font>                     <font color = "red">==></font>      
                                                                                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65595      assign s281 = ifu_icu_kill ? 2'b0 : s240 ? 2'b1 : s280 + 2'b1;
                                      <font color = "green">-1-</font>           <font color = "green">-2-</font>   
                                      <font color = "green">==></font>           <font color = "green">==></font>   
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65606      assign s278 = (ifu_icu_kill | (s240 & fb_alloc)) ? 2'b0 : s240 ? 2'b1 : s277 + 2'b1;
                                                            <font color = "green">-1-</font>           <font color = "green">-2-</font>   
                                                            <font color = "green">==></font>           <font color = "green">==></font>   
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65984      assign s216 = (s215 == 2'b00) ? 4'b1111 : (s215 == 2'b01) ? 4'b0111 : (s215 == 2'b10) ? 4'b0011 : 4'b0001;
                                         <font color = "green">-1-</font>                         <font color = "green">-2-</font>                         <font color = "green">-3-</font>      
                                         <font color = "green">==></font>                         <font color = "green">==></font>                         <font color = "green">==></font>      
                                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65107              assign pf_tag_way = (|s311) ? s311 : (ifu_icu_req_valid & (&ifu_icu_req_type[2:1])) ? s310 : (ifu_icu_req_valid & ~(|ifu_icu_req_type[2:1])) ? {4{~s274}} : 4'b0;
                                               <font color = "green">-1-</font>                                                     <font color = "green">-2-</font>                                                      <font color = "green">-3-</font>      
                                               <font color = "green">==></font>                                                     <font color = "green">==></font>                                                      <font color = "green">==></font>      
                                                                                                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65111              assign pf_data_way = (ifu_icu_req_valid & (^ifu_icu_req_type[2:1])) ? s310 : (ifu_icu_req_valid & (ifu_icu_req_type == 3'b0)) ? s274 ? s300 ? s305 : f2_hit_way : 4'hf : 4'b0;
                                                                                       <font color = "red">-1-</font>                                                       <font color = "green">-2-</font>    <font color = "green">-3-</font>    <font color = "green">-4-</font>         
                                                                                       <font color = "red">==></font>                                                                     <font color = "green">==></font>   
                                                                                                                                                 <font color = "green">==></font>    <font color = "green">==></font>    <font color = "green">==></font>      
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65312              assign lru_waddr = ifu_icu_line_aq ? fb_alloc_index : s225[INDEX_MSB:INDEX_LSB];
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65313              assign s328 = ifu_icu_line_aq ? s272 : f2_hit_way;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64922          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
64923              s252 <= 1'b0;
           <font color = "green">        ==></font>
64924              s253 <= 1'b0;
64925          end
64926          else begin
64927              s252 <= ifu_icu_line_aq;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64934          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
64935              s241 <= 2'b0;
           <font color = "green">        ==></font>
64936              s246 <= 1'b0;
64937              s248 <= {OFFSET_WIDTH{1'b0}};
64938          end
64939          else if (s240) begin
                    <font color = "green">-2-</font>  
64940              s241 <= s243;
           <font color = "green">        ==></font>
64941              s246 <= ifu_icu_line_aq_attri[0];
64942              s248 <= ifu_icu_line_aq_addr[OFFSET_MSB:OFFSET_LSB];
64943          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64951          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
64952              s247 <= 3'b0;
           <font color = "green">        ==></font>
64953          end
64954          else if (s251) begin
                    <font color = "green">-2-</font>  
64955              s247 <= s250;
           <font color = "green">        ==></font>
64956          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65024          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65025              s300 <= 1'b0;
           <font color = "green">        ==></font>
65026          end
65027          else if (s304) begin
                    <font color = "green">-2-</font>  
65028              s300 <= s303;
           <font color = "green">        ==></font>
65029          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65033          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65034              s305 <= 4'b0;
           <font color = "green">        ==></font>
65035          end
65036          else if (s301) begin
                    <font color = "green">-2-</font>  
65037              s305 <= f2_hit_way;
           <font color = "green">        ==></font>
65038          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65356          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65357              s289 <= 1'b0;
           <font color = "green">        ==></font>
65358          end
65359          else if (s293) begin
                    <font color = "green">-2-</font>  
65360              s289 <= s292;
           <font color = "green">        ==></font>
65361          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65366          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65367              s197 <= 3'b0;
           <font color = "green">        ==></font>
65368          end
65369          else if (s199) begin
                    <font color = "green">-2-</font>  
65370              s197 <= s198;
           <font color = "green">        ==></font>
65371          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65395          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65396              s265 <= 1'b0;
           <font color = "green">        ==></font>
65397          end
65398          else begin
65399              s265 <= s201;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65456          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65457              s268 <= 4'b0;
           <font color = "green">        ==></font>
65458              s269 <= 4'b0;
65459          end
65460          else begin
65461              s268 <= ifu_icu_line_aq_attri[6 +:4];
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65559          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65560              s283 <= 1'b0;
           <font color = "green">        ==></font>
65561          end
65562          else if (s288) begin
                    <font color = "green">-2-</font>  
65563              s283 <= s287;
           <font color = "green">        ==></font>
65564          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65568          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65569              s284 <= 1'b0;
           <font color = "green">        ==></font>
65570          end
65571          else begin
65572              s284 <= s283;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65578          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65579              for (s330 = 0; s330 < 4; s330 = s330 + 1) begin
           <font color = "green">        ==></font>
65580                  s276[s330] <= 2'b0;
65581              end
65582          end
65583          else if (s240) begin
                    <font color = "green">-2-</font>  
65584              s276[0] <= s243;
           <font color = "green">        ==></font>
65585          end
65586          else if (fb_alloc) begin
                    <font color = "red">-3-</font>  
65587              s276[0] <= s276[0];
65588              s276[1] <= (s280 == 2'd1) ? s259 : s276[1];
                                             <font color = "red">-4-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "red">==></font>  
65589              s276[2] <= (s280 == 2'd2) ? s259 : s276[2];
                                             <font color = "red">-5-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "red">==></font>  
65590              s276[3] <= (s280 == 2'd3) ? s259 : s276[3];
                                             <font color = "red">-6-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "red">==></font>  
65591          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65597          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65598              s280 <= 2'b0;
           <font color = "green">        ==></font>
65599          end
65600          else if (s282) begin
                    <font color = "green">-2-</font>  
65601              s280 <= s281;
           <font color = "green">        ==></font>
65602          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65608          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65609              s277 <= 2'b0;
           <font color = "green">        ==></font>
65610          end
65611          else if (s279) begin
                    <font color = "green">-2-</font>  
65612              s277 <= s278;
           <font color = "green">        ==></font>
65613          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65956          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65957              s206 <= 1'b0;
           <font color = "green">        ==></font>
65958          end
65959          else begin
65960              s206 <= s207;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65965          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65966              s208 <= 3'b0;
           <font color = "green">        ==></font>
65967              s209 <= {VALEN{1'b0}};
65968              s210 <= 1'b0;
65969              s213 <= 1'b0;
65970              s211 <= 1'b0;
65971              s212 <= 2'b0;
65972          end
65973          else if (s214) begin
                    <font color = "green">-2-</font>  
65974              s208 <= ifu_icu_req_type;
           <font color = "green">        ==></font>
65975              s209 <= ifu_icu_req_addr;
65976              s210 <= ifu_icu_req_tag;
65977              s213 <= s274;
65978              s211 <= ifu_icu_req_nonseq;
65979              s212 <= ifu_icu_req_rd_word;
65980          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65992          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
65993              s221 <= 1'b0;
           <font color = "green">        ==></font>
65994          end
65995          else begin
65996              s221 <= s222;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66001          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
66002              s223 <= 1'b0;
           <font color = "green">        ==></font>
66003              s224 <= 3'b0;
66004              s225 <= {VALEN{1'b0}};
66005              s227 <= 4'b0;
66006              s229 <= 1'b0;
66007              s230 <= 1'b0;
66008              s231 <= 64'b0;
66009              s232 <= 1'b0;
66010              s233 <= 2'b0;
66011          end
66012          else if (s226) begin
                    <font color = "green">-2-</font>  
66013              s223 <= s210;
           <font color = "green">        ==></font>
66014              s224 <= s208;
66015              s225 <= s209;
66016              s227 <= s216;
66017              s229 <= s217;
66018              s230 <= s218;
66019              s231 <= s219;
66020              s232 <= s220;
66021              s233 <= s212;
66022          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65083                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
65084                      s312 <= 1'b0;
           <font color = "green">                ==></font>
65085                      s313 <= 1'b0;
65086                      s314 <= 1'b0;
65087                      s315 <= 1'b0;
65088                  end
65089                  else begin
65090                      s312 <= s320;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65319                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
65320                      s324 <= 3'b0;
           <font color = "green">                ==></font>
65321                  end
65322                  else if (s325) begin
                            <font color = "green">-2-</font>  
65323                      s324 <= lru_rdata;
           <font color = "green">                ==></font>
65324                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_73562">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_icu">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
