-- VHDL for IBM SMS ALD group EChInputSwitching
-- Title: EChInputSwitching
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 11/18/2020 2:48:17 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EChInputSwitching is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_GATE_BIT_SENSE_SWITCH: in STD_LOGIC;
		PS_GATE_ASM_CH_TO_E1_INPUT: in STD_LOGIC;
		MS_GATE_TAPE_TO_E1_INPUT: in STD_LOGIC;
		MS_GATE_I_O_SYNC_TO_E1_IN: in STD_LOGIC;
		MS_GATE_E_CH_FILE_TO_E1_IN: in STD_LOGIC;
		MS_GATE_CONSOLE_PRTR_TO_E1_IN: in STD_LOGIC;
		MV_36_VOLTS: in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_U: in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_B: in STD_LOGIC;
		PS_ASSEMBLY_CH_C_CHAR_BIT: in STD_LOGIC;
		MS_CONSOLE_WM_DOT_NOT_C_INPUT: in STD_LOGIC;
		MS_CONSOLE_NOT_WM_DOT_C_INPUT: in STD_LOGIC;
		PS_CONSOLE_WM_CHARACTER: in STD_LOGIC;
		PS_GATE_CONSOLE_PRTR_TO_E1_IN: in STD_LOGIC;
		PS_ASSEMBLY_CH_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_E1_INPUT_STAR_SIF_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_E1_INPUT_STAR_1412_19_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_E_CH_TAU_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_I_O_SYNC_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_E_CH_1301_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_E_CH_1405_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MV_CONS_PRTR_TO_CPU_BUS: in STD_LOGIC_VECTOR (5 downTo 0);
		SWITCH_TOG_SENSE_SW_1_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_2_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_4_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_8_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_A_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_B_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_C_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_W_PL1: in STD_LOGIC;
		PS_E1_INPUT_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MS_E1_INPUT_BUS: out STD_LOGIC_VECTOR (7 downTo 0));
end EChInputSwitching;


ARCHITECTURE structural of EChInputSwitching is

	 signal XX_PS_E1_INPUT_1_BIT: STD_LOGIC;
	 signal XX_PS_E1_INPUT_2_BIT: STD_LOGIC;
	 signal XX_PS_E1_INPUT_4_BIT: STD_LOGIC;
	 signal XX_PS_E1_INPUT_8_BIT: STD_LOGIC;
	 signal XX_PS_E1_INPUT_A_BIT: STD_LOGIC;
	 signal XX_PS_E1_INPUT_B_BIT: STD_LOGIC;
	 signal XX_PS_E1_INPUT_C_BIT: STD_LOGIC;
	 signal XX_PS_E1_INPUT_WM_BIT: STD_LOGIC;
	 signal XX_MS_E1_INPUT_1_BIT: STD_LOGIC;
	 signal XX_MS_E1_INPUT_2_BIT: STD_LOGIC;
	 signal XX_MS_E1_INPUT_4_BIT: STD_LOGIC;
	 signal XX_MS_E1_INPUT_8_BIT: STD_LOGIC;
	 signal XX_MS_E1_INPUT_A_BIT: STD_LOGIC;
	 signal XX_MS_E1_INPUT_B_BIT: STD_LOGIC;
	 signal XX_MS_E1_INPUT_C_BIT: STD_LOGIC;
	 signal XX_MS_E1_INPUT_WM_BIT: STD_LOGIC;

BEGIN


	PS_E1_INPUT_BUS <= (
		XX_PS_E1_INPUT_C_BIT,
		XX_PS_E1_INPUT_WM_BIT,
		XX_PS_E1_INPUT_B_BIT,
		XX_PS_E1_INPUT_A_BIT,
		XX_PS_E1_INPUT_8_BIT,
		XX_PS_E1_INPUT_4_BIT,
		XX_PS_E1_INPUT_2_BIT,
		XX_PS_E1_INPUT_1_BIT);

	MS_E1_INPUT_BUS <= (
		XX_MS_E1_INPUT_C_BIT,
		XX_MS_E1_INPUT_WM_BIT,
		XX_MS_E1_INPUT_B_BIT,
		XX_MS_E1_INPUT_A_BIT,
		XX_MS_E1_INPUT_8_BIT,
		XX_MS_E1_INPUT_4_BIT,
		XX_MS_E1_INPUT_2_BIT,
		XX_MS_E1_INPUT_1_BIT);

Page_15_60_01_1: ENTITY ALD_15_60_01_1_E_CH_INPUT_SWITCHING_1_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_BUS(0),
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_1_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(0),
	PS_E1_INPUT_1_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(0),
	MC_E_CH_TAU_TO_CPU_1_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(0),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_1_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(0),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_1_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(0),
	MC_E_CH_1405_TO_CPU_1_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(0),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_CONS_PRTR_TO_CPU_1_BIT_STAR_R5_OP =>
		MV_CONS_PRTR_TO_CPU_BUS(0),
	MS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		MS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_1_PL1 =>
		SWITCH_TOG_SENSE_SW_1_PL1,
	MS_E1_INPUT_1_BIT =>
		XX_MS_E1_INPUT_1_BIT,
	PS_E1_INPUT_1_BIT =>
		XX_PS_E1_INPUT_1_BIT
	);

Page_15_60_02_1: ENTITY ALD_15_60_02_1_E_CH_INPUT_SWITCHING_2_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_BUS(1),
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_2_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(1),
	PS_E1_INPUT_2_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(1),
	MC_E_CH_TAU_TO_CPU_2_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(1),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_2_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(1),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_2_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(1),
	MC_E_CH_1405_TO_CPU_2_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(1),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_CONS_PRTR_TO_CPU_2_BIT_STAR_R10P =>
		MV_CONS_PRTR_TO_CPU_BUS(1),
	MS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		MS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_2_PL1 =>
		SWITCH_TOG_SENSE_SW_2_PL1,
	MS_E1_INPUT_2_BIT =>
		XX_MS_E1_INPUT_2_BIT,
	PS_E1_INPUT_2_BIT =>
		XX_PS_E1_INPUT_2_BIT
	);

Page_15_60_03_1: ENTITY ALD_15_60_03_1_E_CH_INPUT_SWITCHING_4_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_BUS(2),
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_4_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(2),
	PS_E1_INPUT_4_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(2),
	MC_E_CH_TAU_TO_CPU_4_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(2),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_4_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(2),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_4_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(2),
	MC_E_CH_1405_TO_CPU_4_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(2),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_CONS_PRTR_TO_CPU_4_BIT_STAR_R2OP =>
		MV_CONS_PRTR_TO_CPU_BUS(2),
	MS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		MS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_4_PL1 =>
		SWITCH_TOG_SENSE_SW_4_PL1,
	MS_E1_INPUT_4_BIT =>
		XX_MS_E1_INPUT_4_BIT,
	PS_E1_INPUT_4_BIT =>
		XX_PS_E1_INPUT_4_BIT
	);

Page_15_60_04_1: ENTITY ALD_15_60_04_1_E_CH_INPUT_SWITCHING_8_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_BUS(3),
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_8_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(3),
	PS_E1_INPUT_8_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(3),
	MC_E_CH_TAU_TO_CPU_8_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(3),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_8_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(3),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_8_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(3),
	MC_E_CH_1405_TO_CPU_8_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(3),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_CONS_PRTR_TO_CPU_8_BIT_STAR_S2OP =>
		MV_CONS_PRTR_TO_CPU_BUS(3),
	MS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		MS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_8_PL1 =>
		SWITCH_TOG_SENSE_SW_8_PL1,
	MS_E1_INPUT_8_BIT =>
		XX_MS_E1_INPUT_8_BIT,
	PS_E1_INPUT_8_BIT =>
		XX_PS_E1_INPUT_8_BIT
	);

Page_15_60_05_1: ENTITY ALD_15_60_05_1_E_CH_INPUT_SWITCHING_A_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E1_INPUT_A_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(4),
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_BUS(4),
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_A_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(4),
	MC_E_CH_TAU_TO_CPU_A_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(4),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_A_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(4),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_A_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(4),
	MC_E_CH_1405_TO_CPU_A_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(4),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_CONS_PRTR_TO_CPU_A_BIT_STAR_T10P =>
		MV_CONS_PRTR_TO_CPU_BUS(4),
	MS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		MS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_A_PL1 =>
		SWITCH_TOG_SENSE_SW_A_PL1,
	MS_E1_INPUT_A_BIT =>
		XX_MS_E1_INPUT_A_BIT,
	PS_E1_INPUT_A_BIT =>
		XX_PS_E1_INPUT_A_BIT
	);

Page_15_60_06_1: ENTITY ALD_15_60_06_1_E_CH_INPUT_SWITCHING_B_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_BUS(5),
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_B_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(5),
	PS_E1_INPUT_B_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(5),
	MC_E_CH_TAU_TO_CPU_B_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(5),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_B_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(5),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_B_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(5),
	MC_E_CH_1405_TO_CPU_B_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(5),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_CONS_PRTR_TO_CPU_B_BIT_STAR_T2OP =>
		MV_CONS_PRTR_TO_CPU_BUS(5),
	MS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		MS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_B_PL1 =>
		SWITCH_TOG_SENSE_SW_B_PL1,
	MS_E1_INPUT_B_BIT =>
		XX_MS_E1_INPUT_B_BIT,
	PS_E1_INPUT_B_BIT =>
		XX_PS_E1_INPUT_B_BIT
	);

Page_15_60_07_1: ENTITY ALD_15_60_07_1_E_CH_INPUT_SWITCHING_C_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_SELECT_UNIT_U =>
		PS_E_CH_SELECT_UNIT_U,
	PS_E1_INPUT_C_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(7),
	PS_E1_INPUT_C_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(7),
	MC_E_CH_TAU_TO_CPU_C_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(7),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	PS_E_CH_SELECT_UNIT_B =>
		PS_E_CH_SELECT_UNIT_B,
	PS_ASSEMBLY_CH_C_CHAR_BIT =>
		PS_ASSEMBLY_CH_C_CHAR_BIT,
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_C_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(7),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_C_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(7),
	MC_E_CH_1405_TO_CPU_C_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(7),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MS_CONSOLE_WM_DOT_NOT_C_INPUT =>
		MS_CONSOLE_WM_DOT_NOT_C_INPUT,
	MS_CONSOLE_NOT_WM_DOT_C_INPUT =>
		MS_CONSOLE_NOT_WM_DOT_C_INPUT,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_C_PL1 =>
		SWITCH_TOG_SENSE_SW_C_PL1,
	MS_E1_INPUT_C_BIT =>
		XX_MS_E1_INPUT_C_BIT,
	PS_E1_INPUT_C_BIT =>
		XX_PS_E1_INPUT_C_BIT
	);

Page_15_60_08_1: ENTITY ALD_15_60_08_1_E_CH_INPUT_SWITCHING_WM_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_WM_BIT =>
		PS_ASSEMBLY_CH_BUS(6),
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_WM_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(6),
	PS_E1_INPUT_WM_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(6),
	PS_CONSOLE_WM_CHARACTER =>
		PS_CONSOLE_WM_CHARACTER,
	PS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		PS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_WM_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(6),
	MC_E_CH_1405_TO_CPU_WM_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(6),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_W_PL1 =>
		SWITCH_TOG_SENSE_SW_W_PL1,
	MS_E1_INPUT_WM_BIT =>
		XX_MS_E1_INPUT_WM_BIT,
	PS_E1_INPUT_WM_BIT =>
		XX_PS_E1_INPUT_WM_BIT
	);


END;
