INFO-FLOW: Workspace C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1 opened at Thu Jan 05 05:20:59 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.299 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.136 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.488 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.522 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.104 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.151 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.262 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./AAHLS_Final_Project_deploy/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
Execute     set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
Execute     set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
Execute     set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
Execute     set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
Execute     set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Analyzing design file 'AAHLS_Final_Project_deploy/HDC.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling AAHLS_Final_Project_deploy/HDC.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang AAHLS_Final_Project_deploy/HDC.cpp -foptimization-record-file=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.cpp.clang.out.log 2> C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.cpp.clang.err.log 
Command       ap_eval done; 0.244 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top hdc_maxi -name=hdc_maxi 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/clang.out.log 2> C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.899 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.701 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.84 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.535 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.3 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.37 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.627 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp.clang.out.log 2> C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.898 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.402 seconds; current allocated memory: 1.383 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/HDC.g.bc -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.077 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.079 sec.
Execute       run_link_or_opt -opt -out C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hdc_maxi -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hdc_maxi -reflow-float-conversion -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.098 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.103 sec.
Execute       run_link_or_opt -out C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.104 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.107 sec.
Execute       run_link_or_opt -opt -out C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hdc_maxi 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hdc_maxi -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=hdc_maxi -mllvm -hls-db-dir -mllvm C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.012 sec.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:86:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:84:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:41:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read()' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:23:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (AAHLS_Final_Project_deploy/HDC.cpp:17:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_4' (AAHLS_Final_Project_deploy/HDC.cpp:34:23) in function 'hdc_maxi' completely with a factor of 380 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_51_8' (AAHLS_Final_Project_deploy/HDC.cpp:51:25) in function 'hdc_maxi' partially with a factor of 2 (AAHLS_Final_Project_deploy/HDC.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'new_IM': Cyclic reshaping with factor 256 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:14:6)
INFO: [HLS 214-248] Applying array_reshape to 'AM': Cyclic reshaping with factor 4 on dimension 2. (AAHLS_Final_Project_deploy/HDC.cpp:20:9)
INFO: [HLS 214-248] Applying array_reshape to 'ngram': Cyclic reshaping with factor 4 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:33:7)
INFO: [HLS 214-248] Applying array_reshape to 'test_data_d': Cyclic reshaping with factor 16 on dimension 1. (AAHLS_Final_Project_deploy/HDC.cpp:39:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'hdc_maxi(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.339 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.383 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hdc_maxi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.0.bc -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.113 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.1.bc -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] AAHLS_Final_Project_deploy/HDC.cpp:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.383 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.g.1.bc to C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.o.1.bc -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (AAHLS_Final_Project_deploy/HDC.cpp:16) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (AAHLS_Final_Project_deploy/HDC.cpp:23) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_5' (AAHLS_Final_Project_deploy/HDC.cpp:41) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_8' (AAHLS_Final_Project_deploy/HDC.cpp:51) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_10' (AAHLS_Final_Project_deploy/HDC.cpp:69) in function 'hdc_maxi' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_IM' (AAHLS_Final_Project_deploy/HDC.cpp:14) in dimension 1 completely.
Command         transform done; 0.487 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.161 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 1.383 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.o.2.bc -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_2' (AAHLS_Final_Project_deploy/HDC.cpp:21:27) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_48_7' (AAHLS_Final_Project_deploy/HDC.cpp:49:12) in function 'hdc_maxi' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_6' (AAHLS_Final_Project_deploy/HDC.cpp:46:31) in function 'hdc_maxi'.
WARNING: [HLS 200-1946] Dependence pragma (AAHLS_Final_Project_deploy/HDC.cpp:59:9) in loop 'VITIS_LOOP_48_7' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_46_6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_9' (AAHLS_Final_Project_deploy/HDC.cpp:69:11) in function 'hdc_maxi'.
WARNING: [HLS 200-960] Cannot flatten loop 'hdc_maxi_label0' (AAHLS_Final_Project_deploy/HDC.cpp:33:7) in function 'hdc_maxi' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AM' (AAHLS_Final_Project_deploy/HDC.cpp:24:13)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:36:11)
INFO: [HLS 200-472] Inferring partial write operation for 'test_data_d' (AAHLS_Final_Project_deploy/HDC.cpp:42:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:61:18)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:33).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'ngram' (AAHLS_Final_Project_deploy/HDC.cpp:33).
Command         transform done; 0.784 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 1.383 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.792 sec.
Command     elaborate done; 14.585 sec.
Execute     ap_eval exec zip -j C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.161 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hdc_maxi' ...
Execute       ap_set_top_model hdc_maxi 
Execute       get_model_list hdc_maxi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model hdc_maxi 
Execute       preproc_iomode -model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
Execute       preproc_iomode -model hdc_maxi_Pipeline_VITIS_LOOP_51_8 
Execute       preproc_iomode -model hdc_maxi_Pipeline_VITIS_LOOP_40_5 
Execute       preproc_iomode -model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
Execute       preproc_iomode -model hdc_maxi_Pipeline_VITIS_LOOP_15_1 
Execute       get_model_list hdc_maxi -filter all-wo-channel 
INFO-FLOW: Model list for configure: hdc_maxi_Pipeline_VITIS_LOOP_15_1 hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 hdc_maxi_Pipeline_VITIS_LOOP_40_5 hdc_maxi_Pipeline_VITIS_LOOP_51_8 hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 hdc_maxi
INFO-FLOW: Configuring Module : hdc_maxi_Pipeline_VITIS_LOOP_15_1 ...
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_15_1 
Execute       apply_spec_resource_limit hdc_maxi_Pipeline_VITIS_LOOP_15_1 
INFO-FLOW: Configuring Module : hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 ...
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
Execute       apply_spec_resource_limit hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
INFO-FLOW: Configuring Module : hdc_maxi_Pipeline_VITIS_LOOP_40_5 ...
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_40_5 
Execute       apply_spec_resource_limit hdc_maxi_Pipeline_VITIS_LOOP_40_5 
INFO-FLOW: Configuring Module : hdc_maxi_Pipeline_VITIS_LOOP_51_8 ...
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_51_8 
Execute       apply_spec_resource_limit hdc_maxi_Pipeline_VITIS_LOOP_51_8 
INFO-FLOW: Configuring Module : hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 ...
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
Execute       apply_spec_resource_limit hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
INFO-FLOW: Configuring Module : hdc_maxi ...
Execute       set_default_model hdc_maxi 
Execute       apply_spec_resource_limit hdc_maxi 
INFO-FLOW: Model list for preprocess: hdc_maxi_Pipeline_VITIS_LOOP_15_1 hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 hdc_maxi_Pipeline_VITIS_LOOP_40_5 hdc_maxi_Pipeline_VITIS_LOOP_51_8 hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 hdc_maxi
INFO-FLOW: Preprocessing Module: hdc_maxi_Pipeline_VITIS_LOOP_15_1 ...
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_15_1 
Execute       cdfg_preprocess -model hdc_maxi_Pipeline_VITIS_LOOP_15_1 
Execute       rtl_gen_preprocess hdc_maxi_Pipeline_VITIS_LOOP_15_1 
INFO-FLOW: Preprocessing Module: hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 ...
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
Execute       cdfg_preprocess -model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
Execute       rtl_gen_preprocess hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
INFO-FLOW: Preprocessing Module: hdc_maxi_Pipeline_VITIS_LOOP_40_5 ...
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_40_5 
Execute       cdfg_preprocess -model hdc_maxi_Pipeline_VITIS_LOOP_40_5 
Execute       rtl_gen_preprocess hdc_maxi_Pipeline_VITIS_LOOP_40_5 
INFO-FLOW: Preprocessing Module: hdc_maxi_Pipeline_VITIS_LOOP_51_8 ...
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_51_8 
Execute       cdfg_preprocess -model hdc_maxi_Pipeline_VITIS_LOOP_51_8 
Execute       rtl_gen_preprocess hdc_maxi_Pipeline_VITIS_LOOP_51_8 
INFO-FLOW: Preprocessing Module: hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 ...
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
Execute       cdfg_preprocess -model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
Execute       rtl_gen_preprocess hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
INFO-FLOW: Preprocessing Module: hdc_maxi ...
Execute       set_default_model hdc_maxi 
Execute       cdfg_preprocess -model hdc_maxi 
Execute       rtl_gen_preprocess hdc_maxi 
INFO-FLOW: Model list for synthesis: hdc_maxi_Pipeline_VITIS_LOOP_15_1 hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 hdc_maxi_Pipeline_VITIS_LOOP_40_5 hdc_maxi_Pipeline_VITIS_LOOP_51_8 hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 hdc_maxi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_15_1 
Execute       schedule -model hdc_maxi_Pipeline_VITIS_LOOP_15_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.383 GB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_15_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_15_1.sched.adb -f 
INFO-FLOW: Finish scheduling hdc_maxi_Pipeline_VITIS_LOOP_15_1.
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_15_1 
Execute       bind -model hdc_maxi_Pipeline_VITIS_LOOP_15_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.383 GB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_15_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_15_1.bind.adb -f 
INFO-FLOW: Finish binding hdc_maxi_Pipeline_VITIS_LOOP_15_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
Execute       schedule -model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_21_2_VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.383 GB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.sched.adb -f 
INFO-FLOW: Finish scheduling hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
Execute       bind -model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.383 GB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.113 sec.
Execute       db_write -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.bind.adb -f 
INFO-FLOW: Finish binding hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_40_5 
Execute       schedule -model hdc_maxi_Pipeline_VITIS_LOOP_40_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.383 GB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_40_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_40_5.sched.adb -f 
INFO-FLOW: Finish scheduling hdc_maxi_Pipeline_VITIS_LOOP_40_5.
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_40_5 
Execute       bind -model hdc_maxi_Pipeline_VITIS_LOOP_40_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.383 GB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_40_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_40_5.bind.adb -f 
INFO-FLOW: Finish binding hdc_maxi_Pipeline_VITIS_LOOP_40_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_51_8 
Execute       schedule -model hdc_maxi_Pipeline_VITIS_LOOP_51_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.135 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.383 GB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_51_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_51_8.sched.adb -f 
INFO-FLOW: Finish scheduling hdc_maxi_Pipeline_VITIS_LOOP_51_8.
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_51_8 
Execute       bind -model hdc_maxi_Pipeline_VITIS_LOOP_51_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.383 GB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_51_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.104 sec.
Execute       db_write -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_51_8.bind.adb -f 
INFO-FLOW: Finish binding hdc_maxi_Pipeline_VITIS_LOOP_51_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
Execute       schedule -model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_68_9_VITIS_LOOP_70_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.383 GB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.sched.adb -f 
INFO-FLOW: Finish scheduling hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.
Execute       set_default_model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
Execute       bind -model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.383 GB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.bind.adb -f 
INFO-FLOW: Finish binding hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hdc_maxi 
Execute       schedule -model hdc_maxi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.333 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.383 GB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.281 sec.
Execute       db_write -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.sched.adb -f 
INFO-FLOW: Finish scheduling hdc_maxi.
Execute       set_default_model hdc_maxi 
Execute       bind -model hdc_maxi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.289 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 1.383 GB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.436 sec.
Execute       db_write -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.bind.adb -f 
Command       db_write done; 0.147 sec.
INFO-FLOW: Finish binding hdc_maxi.
Execute       get_model_list hdc_maxi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess hdc_maxi_Pipeline_VITIS_LOOP_15_1 
Execute       rtl_gen_preprocess hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
Execute       rtl_gen_preprocess hdc_maxi_Pipeline_VITIS_LOOP_40_5 
Execute       rtl_gen_preprocess hdc_maxi_Pipeline_VITIS_LOOP_51_8 
Execute       rtl_gen_preprocess hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
Execute       rtl_gen_preprocess hdc_maxi 
INFO-FLOW: Model list for RTL generation: hdc_maxi_Pipeline_VITIS_LOOP_15_1 hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 hdc_maxi_Pipeline_VITIS_LOOP_40_5 hdc_maxi_Pipeline_VITIS_LOOP_51_8 hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 hdc_maxi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hdc_maxi_Pipeline_VITIS_LOOP_15_1 -top_prefix hdc_maxi_ -sub_prefix hdc_maxi_ -mg_file C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_15_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1' is 16387 from HDL expression: (~((ap_start_int == 1'b0) | ((1'b0 == IM_TVALID) & (icmp_ln15_fu_136_p2 == 1'd0))) & (icmp_ln15_fu_136_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mux_42_8192_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_15_1'.
Command       create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.059 seconds; current allocated memory: 1.383 GB.
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute       gen_rtl hdc_maxi_Pipeline_VITIS_LOOP_15_1 -style xilinx -f -lang vhdl -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/vhdl/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 
Execute       gen_rtl hdc_maxi_Pipeline_VITIS_LOOP_15_1 -style xilinx -f -lang vlog -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 
Execute       syn_report -csynth -model hdc_maxi_Pipeline_VITIS_LOOP_15_1 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/hdc_maxi_Pipeline_VITIS_LOOP_15_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model hdc_maxi_Pipeline_VITIS_LOOP_15_1 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/hdc_maxi_Pipeline_VITIS_LOOP_15_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model hdc_maxi_Pipeline_VITIS_LOOP_15_1 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_15_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model hdc_maxi_Pipeline_VITIS_LOOP_15_1 -f -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_15_1.adb 
Execute       db_write -model hdc_maxi_Pipeline_VITIS_LOOP_15_1 -bindview -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hdc_maxi_Pipeline_VITIS_LOOP_15_1 -p C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_15_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 -top_prefix hdc_maxi_ -sub_prefix hdc_maxi_ -mg_file C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline 'VITIS_LOOP_21_2_VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.383 GB.
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute       gen_rtl hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 -style xilinx -f -lang vhdl -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/vhdl/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
Execute       gen_rtl hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 -style xilinx -f -lang vlog -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
Execute       syn_report -csynth -model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 -f -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.adb 
Execute       db_write -model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 -bindview -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 -p C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hdc_maxi_Pipeline_VITIS_LOOP_40_5 -top_prefix hdc_maxi_ -sub_prefix hdc_maxi_ -mg_file C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_40_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_40_5' pipeline 'VITIS_LOOP_40_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_40_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.383 GB.
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute       gen_rtl hdc_maxi_Pipeline_VITIS_LOOP_40_5 -style xilinx -f -lang vhdl -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/vhdl/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5 
Execute       gen_rtl hdc_maxi_Pipeline_VITIS_LOOP_40_5 -style xilinx -f -lang vlog -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5 
Execute       syn_report -csynth -model hdc_maxi_Pipeline_VITIS_LOOP_40_5 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/hdc_maxi_Pipeline_VITIS_LOOP_40_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model hdc_maxi_Pipeline_VITIS_LOOP_40_5 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/hdc_maxi_Pipeline_VITIS_LOOP_40_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model hdc_maxi_Pipeline_VITIS_LOOP_40_5 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_40_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model hdc_maxi_Pipeline_VITIS_LOOP_40_5 -f -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_40_5.adb 
Execute       db_write -model hdc_maxi_Pipeline_VITIS_LOOP_40_5 -bindview -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hdc_maxi_Pipeline_VITIS_LOOP_40_5 -p C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_40_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hdc_maxi_Pipeline_VITIS_LOOP_51_8 -top_prefix hdc_maxi_ -sub_prefix hdc_maxi_ -mg_file C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_51_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_51_8'.
Command       create_rtl_model done; 0.254 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.383 GB.
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute       gen_rtl hdc_maxi_Pipeline_VITIS_LOOP_51_8 -style xilinx -f -lang vhdl -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/vhdl/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8 
Execute       gen_rtl hdc_maxi_Pipeline_VITIS_LOOP_51_8 -style xilinx -f -lang vlog -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8 
Execute       syn_report -csynth -model hdc_maxi_Pipeline_VITIS_LOOP_51_8 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/hdc_maxi_Pipeline_VITIS_LOOP_51_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model hdc_maxi_Pipeline_VITIS_LOOP_51_8 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/hdc_maxi_Pipeline_VITIS_LOOP_51_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model hdc_maxi_Pipeline_VITIS_LOOP_51_8 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_51_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.115 sec.
Execute       db_write -model hdc_maxi_Pipeline_VITIS_LOOP_51_8 -f -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_51_8.adb 
Execute       db_write -model hdc_maxi_Pipeline_VITIS_LOOP_51_8 -bindview -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hdc_maxi_Pipeline_VITIS_LOOP_51_8 -p C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_51_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 -top_prefix hdc_maxi_ -sub_prefix hdc_maxi_ -mg_file C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline 'VITIS_LOOP_68_9_VITIS_LOOP_70_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.383 GB.
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute       gen_rtl hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 -style xilinx -f -lang vhdl -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/vhdl/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
Execute       gen_rtl hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 -style xilinx -f -lang vlog -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
Execute       syn_report -csynth -model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.135 sec.
Execute       db_write -model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 -f -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.adb 
Execute       db_write -model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 -bindview -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 -p C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hdc_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hdc_maxi -top_prefix  -sub_prefix hdc_maxi_ -mg_file C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/test_label_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/IM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hdc_maxi/AM_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hdc_maxi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hdc_maxi'.
Command       create_rtl_model done; 0.548 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.971 seconds; current allocated memory: 1.383 GB.
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute       gen_rtl hdc_maxi -istop -style xilinx -f -lang vhdl -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/vhdl/hdc_maxi 
Execute       gen_rtl hdc_maxi -istop -style xilinx -f -lang vlog -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/verilog/hdc_maxi 
Execute       syn_report -csynth -model hdc_maxi -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/hdc_maxi_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model hdc_maxi -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/hdc_maxi_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model hdc_maxi -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.666 sec.
Execute       db_write -model hdc_maxi -f -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.adb 
Command       db_write done; 0.157 sec.
Execute       db_write -model hdc_maxi -bindview -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hdc_maxi -p C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi 
Execute       export_constraint_db -f -tool general -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.constraint.tcl 
Execute       syn_report -designview -model hdc_maxi -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.design.xml 
Command       syn_report done; 0.341 sec.
Execute       syn_report -csynthDesign -model hdc_maxi -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model hdc_maxi -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model hdc_maxi -o C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks hdc_maxi 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain hdc_maxi 
INFO-FLOW: Model list for RTL component generation: hdc_maxi_Pipeline_VITIS_LOOP_15_1 hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 hdc_maxi_Pipeline_VITIS_LOOP_40_5 hdc_maxi_Pipeline_VITIS_LOOP_51_8 hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 hdc_maxi
INFO-FLOW: Handling components in module [hdc_maxi_Pipeline_VITIS_LOOP_15_1] ... 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_15_1.compgen.tcl 
INFO-FLOW: Found component hdc_maxi_mux_42_8192_1_1.
INFO-FLOW: Append model hdc_maxi_mux_42_8192_1_1
INFO-FLOW: Found component hdc_maxi_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hdc_maxi_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3] ... 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.compgen.tcl 
INFO-FLOW: Found component hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1.
INFO-FLOW: Append model hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1
INFO-FLOW: Found component hdc_maxi_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hdc_maxi_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hdc_maxi_Pipeline_VITIS_LOOP_40_5] ... 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_40_5.compgen.tcl 
INFO-FLOW: Found component hdc_maxi_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hdc_maxi_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hdc_maxi_Pipeline_VITIS_LOOP_51_8] ... 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_51_8.compgen.tcl 
INFO-FLOW: Found component hdc_maxi_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hdc_maxi_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10] ... 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.compgen.tcl 
INFO-FLOW: Found component hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1.
INFO-FLOW: Append model hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1
INFO-FLOW: Found component hdc_maxi_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hdc_maxi_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hdc_maxi] ... 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.compgen.tcl 
INFO-FLOW: Found component hdc_maxi_AM_RAM_AUTO_1R1W.
INFO-FLOW: Append model hdc_maxi_AM_RAM_AUTO_1R1W
INFO-FLOW: Found component hdc_maxi_ngram_RAM_AUTO_1R1W.
INFO-FLOW: Append model hdc_maxi_ngram_RAM_AUTO_1R1W
INFO-FLOW: Found component hdc_maxi_test_data_d_RAM_AUTO_1R1W.
INFO-FLOW: Append model hdc_maxi_test_data_d_RAM_AUTO_1R1W
INFO-FLOW: Found component hdc_maxi_control_s_axi.
INFO-FLOW: Append model hdc_maxi_control_s_axi
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Found component hdc_maxi_regslice_both.
INFO-FLOW: Append model hdc_maxi_regslice_both
INFO-FLOW: Append model hdc_maxi_Pipeline_VITIS_LOOP_15_1
INFO-FLOW: Append model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3
INFO-FLOW: Append model hdc_maxi_Pipeline_VITIS_LOOP_40_5
INFO-FLOW: Append model hdc_maxi_Pipeline_VITIS_LOOP_51_8
INFO-FLOW: Append model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10
INFO-FLOW: Append model hdc_maxi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: hdc_maxi_mux_42_8192_1_1 hdc_maxi_flow_control_loop_pipe_sequential_init hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1 hdc_maxi_flow_control_loop_pipe_sequential_init hdc_maxi_flow_control_loop_pipe_sequential_init hdc_maxi_flow_control_loop_pipe_sequential_init hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1 hdc_maxi_flow_control_loop_pipe_sequential_init hdc_maxi_AM_RAM_AUTO_1R1W hdc_maxi_ngram_RAM_AUTO_1R1W hdc_maxi_test_data_d_RAM_AUTO_1R1W hdc_maxi_control_s_axi hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_regslice_both hdc_maxi_Pipeline_VITIS_LOOP_15_1 hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 hdc_maxi_Pipeline_VITIS_LOOP_40_5 hdc_maxi_Pipeline_VITIS_LOOP_51_8 hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 hdc_maxi
INFO-FLOW: Generating C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model hdc_maxi_mux_42_8192_1_1
INFO-FLOW: To file: write model hdc_maxi_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1
INFO-FLOW: To file: write model hdc_maxi_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hdc_maxi_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hdc_maxi_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1
INFO-FLOW: To file: write model hdc_maxi_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hdc_maxi_AM_RAM_AUTO_1R1W
INFO-FLOW: To file: write model hdc_maxi_ngram_RAM_AUTO_1R1W
INFO-FLOW: To file: write model hdc_maxi_test_data_d_RAM_AUTO_1R1W
INFO-FLOW: To file: write model hdc_maxi_control_s_axi
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_regslice_both
INFO-FLOW: To file: write model hdc_maxi_Pipeline_VITIS_LOOP_15_1
INFO-FLOW: To file: write model hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3
INFO-FLOW: To file: write model hdc_maxi_Pipeline_VITIS_LOOP_40_5
INFO-FLOW: To file: write model hdc_maxi_Pipeline_VITIS_LOOP_51_8
INFO-FLOW: To file: write model hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10
INFO-FLOW: To file: write model hdc_maxi
INFO-FLOW: Generating C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.129 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.182 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/vlog' tclDir='C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db' modelList='hdc_maxi_mux_42_8192_1_1
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_AM_RAM_AUTO_1R1W
hdc_maxi_ngram_RAM_AUTO_1R1W
hdc_maxi_test_data_d_RAM_AUTO_1R1W
hdc_maxi_control_s_axi
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_Pipeline_VITIS_LOOP_15_1
hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3
hdc_maxi_Pipeline_VITIS_LOOP_40_5
hdc_maxi_Pipeline_VITIS_LOOP_51_8
hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10
hdc_maxi
' expOnly='0'
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_15_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.146 sec.
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_40_5.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_51_8.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.137 sec.
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_AM_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_ngram_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'hdc_maxi_test_data_d_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.492 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.262 seconds; current allocated memory: 1.383 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='hdc_maxi_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='hdc_maxi_mux_42_8192_1_1
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_AM_RAM_AUTO_1R1W
hdc_maxi_ngram_RAM_AUTO_1R1W
hdc_maxi_test_data_d_RAM_AUTO_1R1W
hdc_maxi_control_s_axi
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_Pipeline_VITIS_LOOP_15_1
hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3
hdc_maxi_Pipeline_VITIS_LOOP_40_5
hdc_maxi_Pipeline_VITIS_LOOP_51_8
hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10
hdc_maxi
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.compgen.dataonly.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_15_1.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_40_5.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_51_8.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.constraint.tcl 
Execute       sc_get_clocks hdc_maxi 
Execute       source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE hdc_maxi LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST hdc_maxi MODULE2INSTS {hdc_maxi hdc_maxi hdc_maxi_Pipeline_VITIS_LOOP_15_1 grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139 hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159 hdc_maxi_Pipeline_VITIS_LOOP_40_5 grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178 hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203 hdc_maxi_Pipeline_VITIS_LOOP_51_8 grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210} INST2MODULE {hdc_maxi hdc_maxi grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139 hdc_maxi_Pipeline_VITIS_LOOP_15_1 grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159 hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178 hdc_maxi_Pipeline_VITIS_LOOP_40_5 grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203 hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210 hdc_maxi_Pipeline_VITIS_LOOP_51_8} INSTDATA {hdc_maxi {DEPTH 1 CHILDREN {grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139 grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159 grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178 grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203 grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210}} grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139 {DEPTH 2 CHILDREN {}} grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159 {DEPTH 2 CHILDREN {}} grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178 {DEPTH 2 CHILDREN {}} grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203 {DEPTH 2 CHILDREN {}} grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210 {DEPTH 2 CHILDREN {}}} MODULEDATA {hdc_maxi_Pipeline_VITIS_LOOP_15_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_142_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_152_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_21_2_VITIS_LOOP_22_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_164_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2_VITIS_LOOP_22_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_11_4_1_U12 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:24 VARIABLE mul_ln24 LOOP VITIS_LOOP_21_2_VITIS_LOOP_22_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_11_4_1_U12 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_21_2_VITIS_LOOP_22_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_236_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_21_2_VITIS_LOOP_22_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} hdc_maxi_Pipeline_VITIS_LOOP_40_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_200_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hdc_maxi_Pipeline_VITIS_LOOP_51_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_153_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:55 VARIABLE add_ln55_1 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_3_fu_350_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:55 VARIABLE tmp_3 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_4_fu_355_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:56 VARIABLE tmp_4 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_3_fu_196_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:55 VARIABLE add_ln55_3 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_7_fu_367_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:55 VARIABLE tmp_7 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_8_fu_372_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:56 VARIABLE tmp_8 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_202_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_159_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:68 VARIABLE add_ln68_1 LOOP VITIS_LOOP_68_9_VITIS_LOOP_70_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_168_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_9_VITIS_LOOP_70_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_7ns_11_4_1_U42 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:74 VARIABLE mul_ln74 LOOP VITIS_LOOP_68_9_VITIS_LOOP_70_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_7ns_11_4_1_U42 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:74 VARIABLE add_ln74 LOOP VITIS_LOOP_68_9_VITIS_LOOP_70_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dot_product_5_fu_340_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:74 VARIABLE dot_product_5 LOOP VITIS_LOOP_68_9_VITIS_LOOP_70_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dot_product_6_fu_345_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:75 VARIABLE dot_product_6 LOOP VITIS_LOOP_68_9_VITIS_LOOP_70_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_214_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_68_9_VITIS_LOOP_70_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} hdc_maxi {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME AM_U SOURCE AAHLS_Final_Project_deploy/HDC.cpp:20 VARIABLE AM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME ngram_U SOURCE AAHLS_Final_Project_deploy/HDC.cpp:33 VARIABLE ngram LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME test_data_d_U SOURCE AAHLS_Final_Project_deploy/HDC.cpp:39 VARIABLE test_data_d LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME d_2_fu_1242_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:31 VARIABLE d_2 LOOP hdc_maxi_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_1272_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_46_6_VITIS_LOOP_48_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_1278_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_6_VITIS_LOOP_48_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_1309_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_46_6_VITIS_LOOP_48_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_1364_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:61 VARIABLE sub_ln61 LOOP VITIS_LOOP_46_6_VITIS_LOOP_48_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_1400_p2 SOURCE AAHLS_Final_Project_deploy/HDC.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_46_6_VITIS_LOOP_48_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 38 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.245 seconds; current allocated memory: 1.383 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hdc_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for hdc_maxi.
Execute       syn_report -model hdc_maxi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
Command     autosyn done; 11.366 sec.
Command   csynth_design done; 26.13 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 2 seconds. Elapsed time: 26.13 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 30.003 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1 opened at Thu Jan 05 05:21:51 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.594 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.109 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.156 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.802 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.84 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.139 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.242 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./AAHLS_Final_Project_deploy/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
Execute     set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
Execute     set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
Execute     set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
Execute     set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
Execute     set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.152 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.197 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/HDCTester.cpp C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/./sim/autowrap/testbench/HDCTester.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/./sim/autowrap/testbench/HDCTester.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/./sim/autowrap/testbench/HDCTester.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.067 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/HDC.cpp C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/./sim/autowrap/testbench/HDC.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/./sim/autowrap/testbench/HDC.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/./sim/autowrap/testbench/HDC.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.871 sec.
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.364 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 35.984 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 59 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 59 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 63.175 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1 opened at Thu Jan 05 05:23:04 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.485 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.226 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.282 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.86 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 4.904 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.165 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.275 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./AAHLS_Final_Project_deploy/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./AAHLS_Final_Project_deploy/solution1/directives.tcl
Execute     set_directive_top -name hdc_maxi hdc_maxi 
INFO: [HLS 200-1510] Running: set_directive_top -name hdc_maxi hdc_maxi 
Execute     set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 256 -type cyclic hdc_maxi new_IM 
Execute     set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 16 -dim 1 hdc_maxi/hdc_maxi_label0 test_data_d 
Execute     set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 1 hdc_maxi ngram 
Execute     set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 -dim 2 hdc_maxi AM 
Execute   export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.114 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.153 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=hdc_maxi xml_exists=0
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to hdc_maxi
Execute     get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=28
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=46 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='hdc_maxi_mux_42_8192_1_1
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1
hdc_maxi_flow_control_loop_pipe_sequential_init
hdc_maxi_AM_RAM_AUTO_1R1W
hdc_maxi_ngram_RAM_AUTO_1R1W
hdc_maxi_test_data_d_RAM_AUTO_1R1W
hdc_maxi_control_s_axi
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_regslice_both
hdc_maxi_Pipeline_VITIS_LOOP_15_1
hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3
hdc_maxi_Pipeline_VITIS_LOOP_40_5
hdc_maxi_Pipeline_VITIS_LOOP_51_8
hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10
hdc_maxi
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.compgen.dataonly.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_15_1.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_40_5.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_51_8.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.constraint.tcl 
Execute     sc_get_clocks hdc_maxi 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Command     get_config_debug done; 0.101 sec.
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to hdc_maxi
Execute     get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.compgen.dataonly.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=hdc_maxi
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_part_info done; 0.104 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.constraint.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.143 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.201 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.129 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.constraint.tcl 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/hdc_maxi.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     get_config_export -vivado_synth_run_properties 
Execute     source C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_run_properties 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_max_timing_paths 
Execute     get_config_export -vivado_ip_cache 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix hdc_maxi_ TopModuleNoPrefix hdc_maxi TopModuleWithPrefix hdc_maxi' export_design_flow='syn' impl_dir='C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     get_part 
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
Execute     get_project -name 
Execute     get_solution -name 
Execute     get_solution -flow_target 
Execute     get_clock_period 
Execute     get_clock_uncertainty 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_max_timing_paths 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000020B29479334' export_design_flow='syn' export_rpt='C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
Execute     get_solution -directory 
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s AAHLS_Final_Project_deploy/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file AAHLS_Final_Project_deploy/solution1/impl/export.zip
Command   export_design done; 828.348 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 828.348 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 833.703 sec.
Execute cleanup_all 
