strict digraph "compose( ,  )" {
	node [label="\N"];
	"165:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc7e44d2ad0>",
		fillcolor=firebrick,
		label="165:NS
data_out <= #1 data_in;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc7e44d2ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_160:AL"	 [def_var="['data_out']",
		label="Leaf_160:AL"];
	"165:NS" -> "Leaf_160:AL"	 [cond="[]",
		lineno=None];
	"162:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc7e27414d0>",
		fillcolor=springgreen,
		label="162:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"164:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc7e2741e90>",
		fillcolor=springgreen,
		label="164:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"162:IF" -> "164:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=162];
	"163:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc7e27413d0>",
		fillcolor=firebrick,
		label="163:NS
data_out <= #1 RESET_VALUE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc7e27413d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"162:IF" -> "163:NS"	 [cond="['rst']",
		label=rst,
		lineno=162];
	"161:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc7e27597d0>",
		fillcolor=turquoise,
		label="161:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"161:BL" -> "162:IF"	 [cond="[]",
		lineno=None];
	"160:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fc7e2759050>",
		clk_sens=True,
		fillcolor=gold,
		label="160:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'we', 'data_in']"];
	"160:AL" -> "161:BL"	 [cond="[]",
		lineno=None];
	"164:IF" -> "165:NS"	 [cond="['we']",
		label=we,
		lineno=164];
	"163:NS" -> "Leaf_160:AL"	 [cond="[]",
		lineno=None];
}
